//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_11 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_11
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_11
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_11(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_8
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<65>;
	.reg .b32 	%r<224>;
	.reg .f32 	%f<104>;
	.reg .b64 	%rd<33>;
	.loc	1 19 0                          // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_0];
	ld.param.u64 	%rd18, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_1];
$L__tmp0:
	.loc	1 22 28                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:22:33
	shl.b32 	%r154, %r1, 4;
	ld.param.u64 	%rd19, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_2];
	.loc	1 23 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:23:44
	mov.u32 	%r155, %tid.x;
	ld.param.u64 	%rd20, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_3];
	ld.param.u64 	%rd21, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_4];
	bfe.u32 	%r157, %r155, 6, 2;
	ld.param.u64 	%rd22, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_5];
	ld.param.u64 	%rd23, [triton_poi_fused__native_batch_norm_legit_no_training_add_11_param_6];
	shl.b32 	%r158, %r155, 2;
	.loc	1 23 23                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:23:23
	or.b32  	%r159, %r154, %r157;
	.loc	1 25 28                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:25:33
	shl.b32 	%r160, %r2, 8;
	.loc	1 26 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:26:44
	and.b32  	%r161, %r158, 252;
	and.b32  	%r162, %r155, 255;
	.loc	1 26 23                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:26:23
	or.b32  	%r163, %r160, %r161;
	or.b32  	%r164, %r160, %r162;
	.loc	1 27 21                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:27:21
	setp.lt.s32 	%p1, %r163, 256;
	setp.lt.s32 	%p41, %r164, 256;
	.loc	1 23 23                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:23:23
	shl.b32 	%r165, %r159, 8;
	.loc	1 32 35                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:32:35
	add.s32 	%r166, %r163, %r165;
	add.s32 	%r167, %r166, 1024;
	add.s32 	%r168, %r166, 2048;
	add.s32 	%r169, %r166, 3072;
	.loc	1 32 30                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:32:30
	mul.wide.s32 	%rd24, %r166, 4;
	add.s64 	%rd1, %rd17, %rd24;
	mul.wide.s32 	%rd25, %r167, 4;
	add.s64 	%rd2, %rd17, %rd25;
	mul.wide.s32 	%rd26, %r168, 4;
	add.s64 	%rd3, %rd17, %rd26;
	mul.wide.s32 	%rd27, %r169, 4;
	add.s64 	%rd4, %rd17, %rd27;
	.loc	1 32 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:32:44
	// begin inline asm
	mov.u32 %r20, 0x0;
	mov.u32 %r22, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r26, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r20, %r22, %r24, %r26 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r28, 0x0;
	mov.u32 %r30, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r34, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r28, %r30, %r32, %r34 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r36, 0x0;
	mov.u32 %r38, 0x0;
	mov.u32 %r40, 0x0;
	mov.u32 %r42, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r36, %r38, %r40, %r42 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r44, 0x0;
	mov.u32 %r46, 0x0;
	mov.u32 %r48, 0x0;
	mov.u32 %r50, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r44, %r46, %r48, %r50 }, [ %rd4 + 0 ];
	// end inline asm
	and.b32  	%r170, %r158, 1020;
	bfe.u32 	%r171, %r158, 8, 2;
	or.b32  	%r172, %r171, %r170;
	shl.b32 	%r173, %r172, 2;
	mov.u32 	%r174, global_smem;
	add.s32 	%r19, %r174, %r173;
	mov.pred 	%p5, -1;
	// begin inline asm
	@%p5 st.shared.b32 [ %r19 + 0 ], %r20;
	// end inline asm
	shl.b32 	%r175, %r171, 2;
	add.s32 	%r176, %r174, %r175;
	shl.b32 	%r177, %r170, 2;
	add.s32 	%r178, %r176, %r177;
	add.s32 	%r21, %r178, 4;
	// begin inline asm
	@%p5 st.shared.b32 [ %r21 + 0 ], %r22;
	// end inline asm
	add.s32 	%r23, %r178, 8;
	// begin inline asm
	@%p5 st.shared.b32 [ %r23 + 0 ], %r24;
	// end inline asm
	add.s32 	%r25, %r178, 12;
	// begin inline asm
	@%p5 st.shared.b32 [ %r25 + 0 ], %r26;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r179, %r162, 2;
	add.s32 	%r180, %r174, %r179;
	ld.shared.f32 	%f1, [%r180];
	ld.shared.f32 	%f2, [%r180+1028];
	ld.shared.f32 	%f3, [%r180+2056];
	ld.shared.f32 	%f4, [%r180+3084];
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.b32 [ %r19 + 0 ], %r28;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r21 + 0 ], %r30;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r23 + 0 ], %r32;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r25 + 0 ], %r34;
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f5, [%r180];
	ld.shared.f32 	%f6, [%r180+1028];
	ld.shared.f32 	%f7, [%r180+2056];
	ld.shared.f32 	%f8, [%r180+3084];
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.b32 [ %r19 + 0 ], %r36;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r21 + 0 ], %r38;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r23 + 0 ], %r40;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r25 + 0 ], %r42;
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f9, [%r180];
	ld.shared.f32 	%f10, [%r180+1028];
	ld.shared.f32 	%f11, [%r180+2056];
	ld.shared.f32 	%f12, [%r180+3084];
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.b32 [ %r19 + 0 ], %r44;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r21 + 0 ], %r46;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r23 + 0 ], %r48;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r25 + 0 ], %r50;
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f13, [%r180];
	ld.shared.f32 	%f14, [%r180+1028];
	ld.shared.f32 	%f15, [%r180+2056];
	ld.shared.f32 	%f16, [%r180+3084];
	.loc	1 33 30                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:30
	add.s64 	%rd5, %rd18, %rd24;
	add.s64 	%rd6, %rd18, %rd25;
	add.s64 	%rd7, %rd18, %rd26;
	add.s64 	%rd8, %rd18, %rd27;
	.loc	1 33 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:33:44
	// begin inline asm
	mov.u32 %r68, 0x0;
	mov.u32 %r70, 0x0;
	mov.u32 %r72, 0x0;
	mov.u32 %r74, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r68, %r70, %r72, %r74 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r76, 0x0;
	mov.u32 %r78, 0x0;
	mov.u32 %r80, 0x0;
	mov.u32 %r82, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r76, %r78, %r80, %r82 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r84, 0x0;
	mov.u32 %r86, 0x0;
	mov.u32 %r88, 0x0;
	mov.u32 %r90, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r84, %r86, %r88, %r90 }, [ %rd7 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r92, 0x0;
	mov.u32 %r94, 0x0;
	mov.u32 %r96, 0x0;
	mov.u32 %r98, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r92, %r94, %r96, %r98 }, [ %rd8 + 0 ];
	// end inline asm
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.b32 [ %r19 + 0 ], %r68;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r21 + 0 ], %r70;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r23 + 0 ], %r72;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r25 + 0 ], %r74;
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f17, [%r180];
	ld.shared.f32 	%f18, [%r180+1028];
	ld.shared.f32 	%f19, [%r180+2056];
	ld.shared.f32 	%f20, [%r180+3084];
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.b32 [ %r19 + 0 ], %r76;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r21 + 0 ], %r78;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r23 + 0 ], %r80;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r25 + 0 ], %r82;
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f21, [%r180];
	ld.shared.f32 	%f22, [%r180+1028];
	ld.shared.f32 	%f23, [%r180+2056];
	ld.shared.f32 	%f24, [%r180+3084];
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.b32 [ %r19 + 0 ], %r84;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r21 + 0 ], %r86;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r23 + 0 ], %r88;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r25 + 0 ], %r90;
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f25, [%r180];
	ld.shared.f32 	%f26, [%r180+1028];
	ld.shared.f32 	%f27, [%r180+2056];
	ld.shared.f32 	%f28, [%r180+3084];
	bar.sync 	0;
	// begin inline asm
	@%p5 st.shared.b32 [ %r19 + 0 ], %r92;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r21 + 0 ], %r94;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r23 + 0 ], %r96;
	// end inline asm
	// begin inline asm
	@%p5 st.shared.b32 [ %r25 + 0 ], %r98;
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f29, [%r180];
	ld.shared.f32 	%f30, [%r180+1028];
	ld.shared.f32 	%f31, [%r180+2056];
	ld.shared.f32 	%f32, [%r180+3084];
	.loc	1 34 30                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:34:30
	mul.wide.s32 	%rd28, %r164, 4;
	add.s64 	%rd9, %rd19, %rd28;
	.loc	1 34 35                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:34:35
	// begin inline asm
	mov.u32 %r99, 0x0;
	@%p41 ld.global.L1::evict_last.b32 { %r99 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 35 30                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:35:30
	add.s64 	%rd10, %rd20, %rd28;
	.loc	1 35 35                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:35:35
	// begin inline asm
	mov.u32 %r100, 0x0;
	@%p41 ld.global.L1::evict_last.b32 { %r100 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f33, %r100;
	.loc	1 36 31                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:36:31
	add.s64 	%rd11, %rd21, %rd28;
	.loc	1 36 36                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:36:36
	// begin inline asm
	mov.u32 %r101, 0x0;
	@%p41 ld.global.L1::evict_last.b32 { %r101 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 37 31                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:37:31
	add.s64 	%rd12, %rd22, %rd28;
	.loc	1 37 36                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:37:36
	// begin inline asm
	mov.u32 %r102, 0x0;
	@%p41 ld.global.L1::evict_last.b32 { %r102 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 40 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:40:18
	add.f32 	%f34, %f33, 0f3727C5AC;
	.loc	1 41 26                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:41:26
	sqrt.approx.ftz.f32 	%f35, %f34;
	.loc	1 34 35                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:34:35
	mov.b32 	%f36, %r99;
	.loc	1 38 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:38:18
	sub.f32 	%f37, %f32, %f36;
	sub.f32 	%f38, %f31, %f36;
	sub.f32 	%f39, %f30, %f36;
	sub.f32 	%f40, %f29, %f36;
	sub.f32 	%f41, %f28, %f36;
	sub.f32 	%f42, %f27, %f36;
	sub.f32 	%f43, %f26, %f36;
	sub.f32 	%f44, %f25, %f36;
	sub.f32 	%f45, %f24, %f36;
	sub.f32 	%f46, %f23, %f36;
	sub.f32 	%f47, %f22, %f36;
	sub.f32 	%f48, %f21, %f36;
	sub.f32 	%f49, %f20, %f36;
	sub.f32 	%f50, %f19, %f36;
	sub.f32 	%f51, %f18, %f36;
	sub.f32 	%f52, %f17, %f36;
	.loc	1 37 36                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:37:36
	mov.b32 	%f53, %r102;
	.loc	1 36 36                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:36:36
	mov.b32 	%f54, %r101;
	.loc	1 23 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:23:44
	and.b32  	%r181, %r158, 12;
	.loc	1 23 23                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:23:23
	or.b32  	%r182, %r154, %r181;
	.loc	1 31 19                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:31:19
	bfe.s32 	%r183, %r1, 27, 1;
	shr.u32 	%r184, %r183, 24;
	add.s32 	%r185, %r182, %r184;
	.loc	1 30 19                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:30:19
	and.b32  	%r186, %r185, -256;
	sub.s32 	%r187, %r182, %r186;
	.loc	1 26 44                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:26:44
	bfe.u32 	%r188, %r155, 2, 6;
	.loc	1 26 23                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:26:23
	or.b32  	%r189, %r188, %r160;
	or.b32  	%r190, %r189, 192;
	.loc	1 27 21                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:27:21
	setp.lt.s32 	%p64, %r190, 256;
	.loc	1 26 23                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:26:23
	or.b32  	%r191, %r189, 128;
	.loc	1 27 21                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:27:21
	setp.lt.s32 	%p63, %r191, 256;
	.loc	1 26 23                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:26:23
	or.b32  	%r192, %r189, 64;
	.loc	1 27 21                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:27:21
	setp.lt.s32 	%p62, %r192, 256;
	setp.lt.s32 	%p61, %r189, 256;
	.loc	1 43 18                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:43:18
	mov.b32 	%r105, %f35;
	mov.b32 	%r104, 1065353216;
	// begin inline asm
	div.full.f32 %r103, %r104, %r105;
	// end inline asm
	mov.b32 	%f55, %r103;
	.loc	1 46 19                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:46:19
	mul.f32 	%f56, %f52, %f55;
	mul.f32 	%f57, %f51, %f55;
	mul.f32 	%f58, %f50, %f55;
	mul.f32 	%f59, %f49, %f55;
	mul.f32 	%f60, %f48, %f55;
	mul.f32 	%f61, %f47, %f55;
	mul.f32 	%f62, %f46, %f55;
	mul.f32 	%f63, %f45, %f55;
	mul.f32 	%f64, %f44, %f55;
	mul.f32 	%f65, %f43, %f55;
	mul.f32 	%f66, %f42, %f55;
	mul.f32 	%f67, %f41, %f55;
	mul.f32 	%f68, %f40, %f55;
	mul.f32 	%f69, %f39, %f55;
	mul.f32 	%f70, %f38, %f55;
	mul.f32 	%f71, %f37, %f55;
	.loc	1 48 20                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:48:20
	fma.rn.f32 	%f72, %f56, %f54, %f53;
	fma.rn.f32 	%f73, %f57, %f54, %f53;
	fma.rn.f32 	%f74, %f58, %f54, %f53;
	fma.rn.f32 	%f75, %f59, %f54, %f53;
	fma.rn.f32 	%f76, %f60, %f54, %f53;
	fma.rn.f32 	%f77, %f61, %f54, %f53;
	fma.rn.f32 	%f78, %f62, %f54, %f53;
	fma.rn.f32 	%f79, %f63, %f54, %f53;
	fma.rn.f32 	%f80, %f64, %f54, %f53;
	fma.rn.f32 	%f81, %f65, %f54, %f53;
	fma.rn.f32 	%f82, %f66, %f54, %f53;
	fma.rn.f32 	%f83, %f67, %f54, %f53;
	fma.rn.f32 	%f84, %f68, %f54, %f53;
	fma.rn.f32 	%f85, %f69, %f54, %f53;
	fma.rn.f32 	%f86, %f70, %f54, %f53;
	fma.rn.f32 	%f87, %f71, %f54, %f53;
	.loc	1 49 19                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:49:19
	add.f32 	%f88, %f1, %f72;
	add.f32 	%f89, %f2, %f73;
	add.f32 	%f90, %f3, %f74;
	add.f32 	%f91, %f4, %f75;
	add.f32 	%f92, %f5, %f76;
	add.f32 	%f93, %f6, %f77;
	add.f32 	%f94, %f7, %f78;
	add.f32 	%f95, %f8, %f79;
	add.f32 	%f96, %f9, %f80;
	add.f32 	%f97, %f10, %f81;
	add.f32 	%f98, %f11, %f82;
	add.f32 	%f99, %f12, %f83;
	add.f32 	%f100, %f13, %f84;
	add.f32 	%f101, %f14, %f85;
	add.f32 	%f102, %f15, %f86;
	add.f32 	%f103, %f16, %f87;
	.loc	1 50 34                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:34
	shl.b32 	%r193, %r189, 8;
	shl.b32 	%r194, %r192, 8;
	shl.b32 	%r195, %r191, 8;
	shl.b32 	%r196, %r190, 8;
	.loc	1 50 45                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:45
	shl.b32 	%r197, %r185, 8;
	and.b32  	%r198, %r197, -65536;
	.loc	1 50 30                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:30
	add.s32 	%r199, %r198, %r187;
	.loc	1 50 39                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:39
	add.s32 	%r200, %r199, %r193;
	add.s32 	%r201, %r199, %r194;
	add.s32 	%r202, %r199, %r195;
	add.s32 	%r203, %r199, %r196;
	.loc	1 50 25                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:25
	mul.wide.s32 	%rd29, %r200, 4;
	add.s64 	%rd13, %rd23, %rd29;
	mul.wide.s32 	%rd30, %r201, 4;
	add.s64 	%rd14, %rd23, %rd30;
	mul.wide.s32 	%rd31, %r202, 4;
	add.s64 	%rd15, %rd23, %rd31;
	mul.wide.s32 	%rd32, %r203, 4;
	add.s64 	%rd16, %rd23, %rd32;
	.loc	1 50 57                         // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:57
	bar.sync 	0;
	shl.b32 	%r204, %r155, 4;
	and.b32  	%r205, %r204, 4080;
	add.s32 	%r206, %r174, %r205;
	shl.b32 	%r207, %r205, 2;
	add.s32 	%r106, %r206, %r207;
	mov.b32 	%r107, %f88;
	// begin inline asm
	@%p5 st.shared.b32 [ %r106 + 0 ], %r107;
	// end inline asm
	add.s32 	%r108, %r106, 4;
	mov.b32 	%r109, %f89;
	// begin inline asm
	@%p5 st.shared.b32 [ %r108 + 0 ], %r109;
	// end inline asm
	add.s32 	%r110, %r106, 8;
	mov.b32 	%r111, %f90;
	// begin inline asm
	@%p5 st.shared.b32 [ %r110 + 0 ], %r111;
	// end inline asm
	add.s32 	%r112, %r106, 12;
	mov.b32 	%r113, %f91;
	// begin inline asm
	@%p5 st.shared.b32 [ %r112 + 0 ], %r113;
	// end inline asm
	add.s32 	%r114, %r106, 16;
	mov.b32 	%r115, %f92;
	// begin inline asm
	@%p5 st.shared.b32 [ %r114 + 0 ], %r115;
	// end inline asm
	add.s32 	%r116, %r106, 20;
	mov.b32 	%r117, %f93;
	// begin inline asm
	@%p5 st.shared.b32 [ %r116 + 0 ], %r117;
	// end inline asm
	add.s32 	%r118, %r106, 24;
	mov.b32 	%r119, %f94;
	// begin inline asm
	@%p5 st.shared.b32 [ %r118 + 0 ], %r119;
	// end inline asm
	add.s32 	%r120, %r106, 28;
	mov.b32 	%r121, %f95;
	// begin inline asm
	@%p5 st.shared.b32 [ %r120 + 0 ], %r121;
	// end inline asm
	add.s32 	%r122, %r106, 32;
	mov.b32 	%r123, %f96;
	// begin inline asm
	@%p5 st.shared.b32 [ %r122 + 0 ], %r123;
	// end inline asm
	add.s32 	%r124, %r106, 36;
	mov.b32 	%r125, %f97;
	// begin inline asm
	@%p5 st.shared.b32 [ %r124 + 0 ], %r125;
	// end inline asm
	add.s32 	%r126, %r106, 40;
	mov.b32 	%r127, %f98;
	// begin inline asm
	@%p5 st.shared.b32 [ %r126 + 0 ], %r127;
	// end inline asm
	add.s32 	%r128, %r106, 44;
	mov.b32 	%r129, %f99;
	// begin inline asm
	@%p5 st.shared.b32 [ %r128 + 0 ], %r129;
	// end inline asm
	add.s32 	%r130, %r106, 48;
	mov.b32 	%r131, %f100;
	// begin inline asm
	@%p5 st.shared.b32 [ %r130 + 0 ], %r131;
	// end inline asm
	add.s32 	%r132, %r106, 52;
	mov.b32 	%r133, %f101;
	// begin inline asm
	@%p5 st.shared.b32 [ %r132 + 0 ], %r133;
	// end inline asm
	add.s32 	%r134, %r106, 56;
	mov.b32 	%r135, %f102;
	// begin inline asm
	@%p5 st.shared.b32 [ %r134 + 0 ], %r135;
	// end inline asm
	add.s32 	%r136, %r106, 60;
	mov.b32 	%r137, %f103;
	// begin inline asm
	@%p5 st.shared.b32 [ %r136 + 0 ], %r137;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r208, %r155, 252;
	shl.b32 	%r209, %r208, 2;
	add.s32 	%r210, %r174, %r209;
	add.s32 	%r211, %r210, %r177;
	or.b32  	%r212, %r170, 1024;
	and.b32  	%r213, %r212, 2032;
	add.s32 	%r214, %r174, %r213;
	add.s32 	%r215, %r214, %r177;
	ld.shared.v4.u32 	{%r142, %r143, %r144, %r145}, [%r215+4096];
	or.b32  	%r216, %r170, 2048;
	and.b32  	%r217, %r216, 3056;
	add.s32 	%r218, %r174, %r217;
	add.s32 	%r219, %r218, %r177;
	ld.shared.v4.u32 	{%r146, %r147, %r148, %r149}, [%r219+8192];
	or.b32  	%r220, %r170, 3072;
	and.b32  	%r221, %r220, 4080;
	add.s32 	%r222, %r174, %r221;
	add.s32 	%r223, %r222, %r177;
	ld.shared.v4.u32 	{%r150, %r151, %r152, %r153}, [%r223+12288];
	ld.shared.v4.u32 	{%r138, %r139, %r140, %r141}, [%r211];
	// begin inline asm
	@%p61 st.global.v4.b32 [ %rd13 + 0 ], { %r138, %r139, %r140, %r141 };
	// end inline asm
	// begin inline asm
	@%p62 st.global.v4.b32 [ %rd14 + 0 ], { %r142, %r143, %r144, %r145 };
	// end inline asm
	// begin inline asm
	@%p63 st.global.v4.b32 [ %rd15 + 0 ], { %r146, %r147, %r148, %r149 };
	// end inline asm
	// begin inline asm
	@%p64 st.global.v4.b32 [ %rd16 + 0 ], { %r150, %r151, %r152, %r153 };
	// end inline asm
	.loc	1 50 4                          // c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py:50:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/4f/c4frxsey4iwjr5trqs6hk72r677jec4bfclxen7aaofznvaj5xvl.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 52
.b8 102
.b8 114
.b8 120
.b8 115
.b8 101
.b8 121
.b8 52
.b8 105
.b8 119
.b8 106
.b8 114
.b8 53
.b8 116
.b8 114
.b8 113
.b8 115
.b8 54
.b8 104
.b8 107
.b8 55
.b8 50
.b8 114
.b8 54
.b8 55
.b8 55
.b8 106
.b8 101
.b8 99
.b8 52
.b8 98
.b8 102
.b8 99
.b8 108
.b8 120
.b8 101
.b8 110
.b8 55
.b8 97
.b8 97
.b8 111
.b8 102
.b8 122
.b8 110
.b8 118
.b8 97
.b8 106
.b8 53
.b8 120
.b8 118
.b8 108
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 52
.b8 102
.b8 0
	}
	.section	.debug_macinfo	{	}
