// Seed: 2198960252
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    input wire id_5,
    output tri1 id_6,
    input uwire id_7,
    output wor id_8
    , id_13,
    input tri id_9,
    input supply1 id_10,
    output uwire id_11
);
  wire id_14;
  assign id_1 = 1;
  wire id_15;
  module_0(
      id_14,
      id_15,
      id_15,
      id_14,
      id_13,
      id_14,
      id_15,
      id_15,
      id_14,
      id_13,
      id_14,
      id_13,
      id_15,
      id_13,
      id_15,
      id_15
  );
endmodule
