Reading OpenROAD database at '/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/41-openroad-repairantennas/1-diodeinsertion/FullAdder.odb'…
Reading library file at '/nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/zs0jjs1cnaljzhp3rwp8bw7z27hk44md-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO ORD-0030] Using 32 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   FullAdder
Die area:                 ( 0 0 ) ( 100000 100000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     156
Number of terminals:      7
Number of snets:          2
Number of nets:           13

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 15.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 867.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 399.
[INFO DRT-0033] via shape region query size = 290.
[INFO DRT-0033] met2 shape region query size = 178.
[INFO DRT-0033] via2 shape region query size = 232.
[INFO DRT-0033] met3 shape region query size = 175.
[INFO DRT-0033] via3 shape region query size = 232.
[INFO DRT-0033] met4 shape region query size = 74.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 23 pins.
[INFO DRT-0081]   Complete 9 unique inst patterns.
[INFO DRT-0084]   Complete 7 groups.
#scanned instances     = 156
#unique  instances     = 15
#stdCellGenAp          = 186
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 140
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 25
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 137.09 (MB), peak = 137.09 (MB)

[INFO DRT-0157] Number of guides:     56

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 14 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 20.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 17.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 11.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 31 vertical wires in 1 frboxes and 18 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 0 vertical wires in 1 frboxes and 1 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 137.84 (MB), peak = 137.84 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 137.84 (MB), peak = 137.84 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 138.98 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 138.98 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 139.37 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 143.12 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met2
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 489.23 (MB), peak = 501.12 (MB)
Total wire length = 150 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 67 um.
Total wire length on LAYER met2 = 82 um.
Total wire length on LAYER met3 = 1 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 45.
Up-via summary (total 45):

---------------------
 FR_MASTERSLICE     0
            li1    25
           met1    19
           met2     1
           met3     0
           met4     0
---------------------
                   45


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 489.49 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 489.49 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 489.49 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 489.49 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 489.49 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 491.24 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 491.24 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 491.24 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 491.24 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 491.24 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 491.36 (MB), peak = 503.24 (MB)
Total wire length = 147 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 61 um.
Total wire length on LAYER met2 = 81 um.
Total wire length on LAYER met3 = 4 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 46.
Up-via summary (total 46):

---------------------
 FR_MASTERSLICE     0
            li1    25
           met1    20
           met2     1
           met3     0
           met4     0
---------------------
                   46


[INFO DRT-0198] Complete detail routing.
Total wire length = 147 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 61 um.
Total wire length on LAYER met2 = 81 um.
Total wire length on LAYER met3 = 4 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 46.
Up-via summary (total 46):

---------------------
 FR_MASTERSLICE     0
            li1    25
           met1    20
           met2     1
           met3     0
           met4     0
---------------------
                   46


[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 491.36 (MB), peak = 503.24 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                56     210.20
  Tap cell                                 90     112.61
  Timing Repair Buffer                      5      21.27
  Inverter                                  1       3.75
  Multi-Input combinational cell            4      26.28
  Total                                   156     374.11
Writing OpenROAD database to '/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/43-openroad-detailedrouting/FullAdder.odb'…
Writing netlist to '/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/43-openroad-detailedrouting/FullAdder.nl.v'…
Writing powered netlist to '/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/43-openroad-detailedrouting/FullAdder.pnl.v'…
Writing layout to '/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/43-openroad-detailedrouting/FullAdder.def'…
Writing timing constraints to '/workspace/test_full_adder/runs/RUN_2025-08-19_16-02-41/43-openroad-detailedrouting/FullAdder.sdc'…
