Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx32.o/xelab --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_wrapper_behav --prj /home/mikel/Desktop/7_seg_disp/7_seg_disp.sim/sim_1/behav/test_wrapper.prj xil_defaultlib.test_wrapper xil_defaultlib.glbl 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/7_seg_disp/7_seg_disp.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/7_seg_disp/7_seg_disp.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/7_seg_disp/7_seg_disp.srcs/sources_1/new/7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2seg
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/7_seg_disp/7_seg_disp.srcs/sources_1/new/wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wrapper
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/7_seg_disp/7_seg_disp.srcs/sim_1/new/test_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_wrapper
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port Y [/home/mikel/Desktop/7_seg_disp/7_seg_disp.srcs/sources_1/new/wrapper.v:46]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port I [/home/mikel/Desktop/7_seg_disp/7_seg_disp.srcs/sources_1/new/wrapper.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.bin2seg
Compiling module xil_defaultlib.wrapper
Compiling module xil_defaultlib.test_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_wrapper_behav
