<stg><name>tx_app_table</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %txApp2txSar_upd_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %txApp2txSar_upd_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %txApp2txSar_upd_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="53" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i53 %txSar2txApp_ack_push, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="53" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i53 %txSar2txApp_ack_push, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="53" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i53 %txSar2txApp_ack_push, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="70" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %txSar2txApp_upd_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="70" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %txSar2txApp_upd_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="70" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %txSar2txApp_upd_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="70" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %txSar2txApp_upd_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="35" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %txApp2txSar_upd_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="53" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i53 %txSar2txApp_ack_push, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:12 %specpipeline_ln135 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln135"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
entry:13 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i53P0A, i53 %txSar2txApp_ack_push, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:14 %br_ln147 = br i1 %tmp_i, void, void

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:0 %br_ln0 = br void %tx_app_table.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="53" op_0_bw="53" op_1_bw="53" op_2_bw="0">
<![CDATA[
:0 %txSar2txApp_ack_push_read = read i53 @_ssdm_op_Read.ap_fifo.volatile.i53P0A, i53 %txSar2txApp_ack_push

]]></Node>
<StgValue><ssdm name="txSar2txApp_ack_push_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="53">
<![CDATA[
:1 %ackPush_sessionID_V = trunc i53 %txSar2txApp_ack_push_read

]]></Node>
<StgValue><ssdm name="ackPush_sessionID_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="18" op_1_bw="53" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %ackPush_ackd_V = partselect i18 @_ssdm_op_PartSelect.i18.i53.i32.i32, i53 %txSar2txApp_ack_push_read, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="ackPush_ackd_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="18" op_0_bw="18" op_1_bw="53" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %ackPush_min_window_V = partselect i18 @_ssdm_op_PartSelect.i18.i53.i32.i32, i53 %txSar2txApp_ack_push_read, i32 34, i32 51

]]></Node>
<StgValue><ssdm name="ackPush_min_window_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
:4 %ackPush_init_V = bitselect i1 @_ssdm_op_BitSelect.i1.i53.i32, i53 %txSar2txApp_ack_push_read, i32 52

]]></Node>
<StgValue><ssdm name="ackPush_init_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln150 = br i1 %ackPush_init_V, void, void

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
:0 %tmp_i_162 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i35P0A, i35 %txApp2txSar_upd_req, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_162"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln167 = br i1 %tmp_i_162, void %._crit_edge.i, void

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="35" op_0_bw="35" op_1_bw="35" op_2_bw="0">
<![CDATA[
:0 %txApp2txSar_upd_req_read = read i35 @_ssdm_op_Read.ap_fifo.volatile.i35P0A, i35 %txApp2txSar_upd_req

]]></Node>
<StgValue><ssdm name="txApp2txSar_upd_req_read"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="35">
<![CDATA[
:1 %txAppUpdate_sessionID_V = trunc i35 %txApp2txSar_upd_req_read

]]></Node>
<StgValue><ssdm name="txAppUpdate_sessionID_V"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="18" op_0_bw="18" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %txAppUpdate_mempt_V = partselect i18 @_ssdm_op_PartSelect.i18.i35.i32.i32, i35 %txApp2txSar_upd_req_read, i32 16, i32 33

]]></Node>
<StgValue><ssdm name="txAppUpdate_mempt_V"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="35" op_2_bw="32">
<![CDATA[
:3 %txAppUpdate_write = bitselect i1 @_ssdm_op_BitSelect.i1.i35.i32, i35 %txApp2txSar_upd_req_read, i32 34

]]></Node>
<StgValue><ssdm name="txAppUpdate_write"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="16">
<![CDATA[
:4 %zext_ln587_3 = zext i16 %txAppUpdate_sessionID_V

]]></Node>
<StgValue><ssdm name="zext_ln587_3"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %app_table_mempt_V_addr_1 = getelementptr i18 %app_table_mempt_V, i64 0, i64 %zext_ln587_3

]]></Node>
<StgValue><ssdm name="app_table_mempt_V_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln171 = br i1 %txAppUpdate_write, void, void

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
<literal name="txAppUpdate_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %app_table_ackd_V_addr_1 = getelementptr i18 %app_table_ackd_V, i64 0, i64 %zext_ln587_3

]]></Node>
<StgValue><ssdm name="app_table_ackd_V_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
<literal name="txAppUpdate_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="10">
<![CDATA[
:1 %app_table_ackd_V_load = load i10 %app_table_ackd_V_addr_1

]]></Node>
<StgValue><ssdm name="app_table_ackd_V_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
<literal name="txAppUpdate_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="10">
<![CDATA[
:2 %app_table_mempt_V_load = load i10 %app_table_mempt_V_addr_1

]]></Node>
<StgValue><ssdm name="app_table_mempt_V_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
<literal name="txAppUpdate_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %app_table_min_window_V_addr_1 = getelementptr i18 %app_table_min_window_V, i64 0, i64 %zext_ln587_3

]]></Node>
<StgValue><ssdm name="app_table_min_window_V_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
<literal name="txAppUpdate_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="10">
<![CDATA[
:4 %app_table_min_window_V_load = load i10 %app_table_min_window_V_addr_1

]]></Node>
<StgValue><ssdm name="app_table_min_window_V_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
<literal name="txAppUpdate_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="18" op_1_bw="10">
<![CDATA[
:0 %store_ln173 = store i18 %txAppUpdate_mempt_V, i10 %app_table_mempt_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
<literal name="txAppUpdate_write" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln174 = br void

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln183 = br void %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="10">
<![CDATA[
:5 %zext_ln587 = zext i10 %ackPush_sessionID_V

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %app_table_ackd_V_addr = getelementptr i18 %app_table_ackd_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="app_table_ackd_V_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %app_table_min_window_V_addr = getelementptr i18 %app_table_min_window_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="app_table_min_window_V_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="ackPush_init_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="18" op_1_bw="10">
<![CDATA[
:0 %store_ln161 = store i18 %ackPush_ackd_V, i10 %app_table_ackd_V_addr

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="ackPush_init_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="ackPush_init_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0 %add_ln229 = add i18 %ackPush_ackd_V, i18 262143

]]></Node>
<StgValue><ssdm name="add_ln229"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="ackPush_init_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="18" op_1_bw="10">
<![CDATA[
:1 %store_ln153 = store i18 %add_ln229, i10 %app_table_ackd_V_addr

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="ackPush_init_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %app_table_mempt_V_addr = getelementptr i18 %app_table_mempt_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="app_table_mempt_V_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="ackPush_init_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="18" op_1_bw="10">
<![CDATA[
:3 %store_ln154 = store i18 %ackPush_ackd_V, i10 %app_table_mempt_V_addr

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="ackPush_init_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln158 = br void

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="18" op_1_bw="10">
<![CDATA[
:0 %store_ln156 = store i18 %ackPush_min_window_V, i10 %app_table_min_window_V_addr

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln166 = br void %tx_app_table.exit

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
<literal name="txAppUpdate_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="10">
<![CDATA[
:1 %app_table_ackd_V_load = load i10 %app_table_ackd_V_addr_1

]]></Node>
<StgValue><ssdm name="app_table_ackd_V_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
<literal name="txAppUpdate_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="10">
<![CDATA[
:2 %app_table_mempt_V_load = load i10 %app_table_mempt_V_addr_1

]]></Node>
<StgValue><ssdm name="app_table_mempt_V_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
<literal name="txAppUpdate_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="10">
<![CDATA[
:4 %app_table_min_window_V_load = load i10 %app_table_min_window_V_addr_1

]]></Node>
<StgValue><ssdm name="app_table_min_window_V_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
<literal name="txAppUpdate_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="70" op_0_bw="70" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="16">
<![CDATA[
:5 %p_s = bitconcatenate i70 @_ssdm_op_BitConcatenate.i70.i18.i18.i18.i16, i18 %app_table_min_window_V_load, i18 %app_table_mempt_V_load, i18 %app_table_ackd_V_load, i16 %txAppUpdate_sessionID_V

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
<literal name="txAppUpdate_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="70" op_2_bw="70">
<![CDATA[
:6 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i70P0A, i70 %txSar2txApp_upd_rsp, i70 %p_s

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
<literal name="tmp_i_162" val="1"/>
<literal name="txAppUpdate_write" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
tx_app_table.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
