
CANH7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf44  080002b0  080002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000054c  0800c1f8  0800c1f8  0000d1f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c744  0800c744  0000d744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c74c  0800c74c  0000d74c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800c750  0800c750  0000d750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001f0  24000000  0800c754  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000004c0  240001f0  0800c944  0000e1f0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240006b0  0800c944  0000e6b0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000e1f0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001705e  00000000  00000000  0000e21e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002a3f  00000000  00000000  0002527c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001050  00000000  00000000  00027cc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000c95  00000000  00000000  00028d10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00031d38  00000000  00000000  000299a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00015d74  00000000  00000000  0005b6dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0014169d  00000000  00000000  00071451  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001b2aee  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005364  00000000  00000000  001b2b34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005f  00000000  00000000  001b7e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	240001f0 	.word	0x240001f0
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800c1dc 	.word	0x0800c1dc

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	240001f4 	.word	0x240001f4
 80002ec:	0800c1dc 	.word	0x0800c1dc

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <strlen>:
 8000390:	4603      	mov	r3, r0
 8000392:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000396:	2a00      	cmp	r2, #0
 8000398:	d1fb      	bne.n	8000392 <strlen+0x2>
 800039a:	1a18      	subs	r0, r3, r0
 800039c:	3801      	subs	r0, #1
 800039e:	4770      	bx	lr

080003a0 <__aeabi_uldivmod>:
 80003a0:	b953      	cbnz	r3, 80003b8 <__aeabi_uldivmod+0x18>
 80003a2:	b94a      	cbnz	r2, 80003b8 <__aeabi_uldivmod+0x18>
 80003a4:	2900      	cmp	r1, #0
 80003a6:	bf08      	it	eq
 80003a8:	2800      	cmpeq	r0, #0
 80003aa:	bf1c      	itt	ne
 80003ac:	f04f 31ff 	movne.w	r1, #4294967295
 80003b0:	f04f 30ff 	movne.w	r0, #4294967295
 80003b4:	f000 b988 	b.w	80006c8 <__aeabi_idiv0>
 80003b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003c0:	f000 f806 	bl	80003d0 <__udivmoddi4>
 80003c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003cc:	b004      	add	sp, #16
 80003ce:	4770      	bx	lr

080003d0 <__udivmoddi4>:
 80003d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003d4:	9d08      	ldr	r5, [sp, #32]
 80003d6:	468e      	mov	lr, r1
 80003d8:	4604      	mov	r4, r0
 80003da:	4688      	mov	r8, r1
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d14a      	bne.n	8000476 <__udivmoddi4+0xa6>
 80003e0:	428a      	cmp	r2, r1
 80003e2:	4617      	mov	r7, r2
 80003e4:	d962      	bls.n	80004ac <__udivmoddi4+0xdc>
 80003e6:	fab2 f682 	clz	r6, r2
 80003ea:	b14e      	cbz	r6, 8000400 <__udivmoddi4+0x30>
 80003ec:	f1c6 0320 	rsb	r3, r6, #32
 80003f0:	fa01 f806 	lsl.w	r8, r1, r6
 80003f4:	fa20 f303 	lsr.w	r3, r0, r3
 80003f8:	40b7      	lsls	r7, r6
 80003fa:	ea43 0808 	orr.w	r8, r3, r8
 80003fe:	40b4      	lsls	r4, r6
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	fa1f fc87 	uxth.w	ip, r7
 8000408:	fbb8 f1fe 	udiv	r1, r8, lr
 800040c:	0c23      	lsrs	r3, r4, #16
 800040e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000412:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000416:	fb01 f20c 	mul.w	r2, r1, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d909      	bls.n	8000432 <__udivmoddi4+0x62>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f101 30ff 	add.w	r0, r1, #4294967295
 8000424:	f080 80ea 	bcs.w	80005fc <__udivmoddi4+0x22c>
 8000428:	429a      	cmp	r2, r3
 800042a:	f240 80e7 	bls.w	80005fc <__udivmoddi4+0x22c>
 800042e:	3902      	subs	r1, #2
 8000430:	443b      	add	r3, r7
 8000432:	1a9a      	subs	r2, r3, r2
 8000434:	b2a3      	uxth	r3, r4
 8000436:	fbb2 f0fe 	udiv	r0, r2, lr
 800043a:	fb0e 2210 	mls	r2, lr, r0, r2
 800043e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000442:	fb00 fc0c 	mul.w	ip, r0, ip
 8000446:	459c      	cmp	ip, r3
 8000448:	d909      	bls.n	800045e <__udivmoddi4+0x8e>
 800044a:	18fb      	adds	r3, r7, r3
 800044c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000450:	f080 80d6 	bcs.w	8000600 <__udivmoddi4+0x230>
 8000454:	459c      	cmp	ip, r3
 8000456:	f240 80d3 	bls.w	8000600 <__udivmoddi4+0x230>
 800045a:	443b      	add	r3, r7
 800045c:	3802      	subs	r0, #2
 800045e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000462:	eba3 030c 	sub.w	r3, r3, ip
 8000466:	2100      	movs	r1, #0
 8000468:	b11d      	cbz	r5, 8000472 <__udivmoddi4+0xa2>
 800046a:	40f3      	lsrs	r3, r6
 800046c:	2200      	movs	r2, #0
 800046e:	e9c5 3200 	strd	r3, r2, [r5]
 8000472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000476:	428b      	cmp	r3, r1
 8000478:	d905      	bls.n	8000486 <__udivmoddi4+0xb6>
 800047a:	b10d      	cbz	r5, 8000480 <__udivmoddi4+0xb0>
 800047c:	e9c5 0100 	strd	r0, r1, [r5]
 8000480:	2100      	movs	r1, #0
 8000482:	4608      	mov	r0, r1
 8000484:	e7f5      	b.n	8000472 <__udivmoddi4+0xa2>
 8000486:	fab3 f183 	clz	r1, r3
 800048a:	2900      	cmp	r1, #0
 800048c:	d146      	bne.n	800051c <__udivmoddi4+0x14c>
 800048e:	4573      	cmp	r3, lr
 8000490:	d302      	bcc.n	8000498 <__udivmoddi4+0xc8>
 8000492:	4282      	cmp	r2, r0
 8000494:	f200 8105 	bhi.w	80006a2 <__udivmoddi4+0x2d2>
 8000498:	1a84      	subs	r4, r0, r2
 800049a:	eb6e 0203 	sbc.w	r2, lr, r3
 800049e:	2001      	movs	r0, #1
 80004a0:	4690      	mov	r8, r2
 80004a2:	2d00      	cmp	r5, #0
 80004a4:	d0e5      	beq.n	8000472 <__udivmoddi4+0xa2>
 80004a6:	e9c5 4800 	strd	r4, r8, [r5]
 80004aa:	e7e2      	b.n	8000472 <__udivmoddi4+0xa2>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	f000 8090 	beq.w	80005d2 <__udivmoddi4+0x202>
 80004b2:	fab2 f682 	clz	r6, r2
 80004b6:	2e00      	cmp	r6, #0
 80004b8:	f040 80a4 	bne.w	8000604 <__udivmoddi4+0x234>
 80004bc:	1a8a      	subs	r2, r1, r2
 80004be:	0c03      	lsrs	r3, r0, #16
 80004c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004c4:	b280      	uxth	r0, r0
 80004c6:	b2bc      	uxth	r4, r7
 80004c8:	2101      	movs	r1, #1
 80004ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80004d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004d6:	fb04 f20c 	mul.w	r2, r4, ip
 80004da:	429a      	cmp	r2, r3
 80004dc:	d907      	bls.n	80004ee <__udivmoddi4+0x11e>
 80004de:	18fb      	adds	r3, r7, r3
 80004e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004e4:	d202      	bcs.n	80004ec <__udivmoddi4+0x11c>
 80004e6:	429a      	cmp	r2, r3
 80004e8:	f200 80e0 	bhi.w	80006ac <__udivmoddi4+0x2dc>
 80004ec:	46c4      	mov	ip, r8
 80004ee:	1a9b      	subs	r3, r3, r2
 80004f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004fc:	fb02 f404 	mul.w	r4, r2, r4
 8000500:	429c      	cmp	r4, r3
 8000502:	d907      	bls.n	8000514 <__udivmoddi4+0x144>
 8000504:	18fb      	adds	r3, r7, r3
 8000506:	f102 30ff 	add.w	r0, r2, #4294967295
 800050a:	d202      	bcs.n	8000512 <__udivmoddi4+0x142>
 800050c:	429c      	cmp	r4, r3
 800050e:	f200 80ca 	bhi.w	80006a6 <__udivmoddi4+0x2d6>
 8000512:	4602      	mov	r2, r0
 8000514:	1b1b      	subs	r3, r3, r4
 8000516:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800051a:	e7a5      	b.n	8000468 <__udivmoddi4+0x98>
 800051c:	f1c1 0620 	rsb	r6, r1, #32
 8000520:	408b      	lsls	r3, r1
 8000522:	fa22 f706 	lsr.w	r7, r2, r6
 8000526:	431f      	orrs	r7, r3
 8000528:	fa0e f401 	lsl.w	r4, lr, r1
 800052c:	fa20 f306 	lsr.w	r3, r0, r6
 8000530:	fa2e fe06 	lsr.w	lr, lr, r6
 8000534:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000538:	4323      	orrs	r3, r4
 800053a:	fa00 f801 	lsl.w	r8, r0, r1
 800053e:	fa1f fc87 	uxth.w	ip, r7
 8000542:	fbbe f0f9 	udiv	r0, lr, r9
 8000546:	0c1c      	lsrs	r4, r3, #16
 8000548:	fb09 ee10 	mls	lr, r9, r0, lr
 800054c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000550:	fb00 fe0c 	mul.w	lr, r0, ip
 8000554:	45a6      	cmp	lr, r4
 8000556:	fa02 f201 	lsl.w	r2, r2, r1
 800055a:	d909      	bls.n	8000570 <__udivmoddi4+0x1a0>
 800055c:	193c      	adds	r4, r7, r4
 800055e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000562:	f080 809c 	bcs.w	800069e <__udivmoddi4+0x2ce>
 8000566:	45a6      	cmp	lr, r4
 8000568:	f240 8099 	bls.w	800069e <__udivmoddi4+0x2ce>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	eba4 040e 	sub.w	r4, r4, lr
 8000574:	fa1f fe83 	uxth.w	lr, r3
 8000578:	fbb4 f3f9 	udiv	r3, r4, r9
 800057c:	fb09 4413 	mls	r4, r9, r3, r4
 8000580:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000584:	fb03 fc0c 	mul.w	ip, r3, ip
 8000588:	45a4      	cmp	ip, r4
 800058a:	d908      	bls.n	800059e <__udivmoddi4+0x1ce>
 800058c:	193c      	adds	r4, r7, r4
 800058e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000592:	f080 8082 	bcs.w	800069a <__udivmoddi4+0x2ca>
 8000596:	45a4      	cmp	ip, r4
 8000598:	d97f      	bls.n	800069a <__udivmoddi4+0x2ca>
 800059a:	3b02      	subs	r3, #2
 800059c:	443c      	add	r4, r7
 800059e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005a2:	eba4 040c 	sub.w	r4, r4, ip
 80005a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005aa:	4564      	cmp	r4, ip
 80005ac:	4673      	mov	r3, lr
 80005ae:	46e1      	mov	r9, ip
 80005b0:	d362      	bcc.n	8000678 <__udivmoddi4+0x2a8>
 80005b2:	d05f      	beq.n	8000674 <__udivmoddi4+0x2a4>
 80005b4:	b15d      	cbz	r5, 80005ce <__udivmoddi4+0x1fe>
 80005b6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ba:	eb64 0409 	sbc.w	r4, r4, r9
 80005be:	fa04 f606 	lsl.w	r6, r4, r6
 80005c2:	fa22 f301 	lsr.w	r3, r2, r1
 80005c6:	431e      	orrs	r6, r3
 80005c8:	40cc      	lsrs	r4, r1
 80005ca:	e9c5 6400 	strd	r6, r4, [r5]
 80005ce:	2100      	movs	r1, #0
 80005d0:	e74f      	b.n	8000472 <__udivmoddi4+0xa2>
 80005d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005d6:	0c01      	lsrs	r1, r0, #16
 80005d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005dc:	b280      	uxth	r0, r0
 80005de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005e2:	463b      	mov	r3, r7
 80005e4:	4638      	mov	r0, r7
 80005e6:	463c      	mov	r4, r7
 80005e8:	46b8      	mov	r8, r7
 80005ea:	46be      	mov	lr, r7
 80005ec:	2620      	movs	r6, #32
 80005ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80005f2:	eba2 0208 	sub.w	r2, r2, r8
 80005f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005fa:	e766      	b.n	80004ca <__udivmoddi4+0xfa>
 80005fc:	4601      	mov	r1, r0
 80005fe:	e718      	b.n	8000432 <__udivmoddi4+0x62>
 8000600:	4610      	mov	r0, r2
 8000602:	e72c      	b.n	800045e <__udivmoddi4+0x8e>
 8000604:	f1c6 0220 	rsb	r2, r6, #32
 8000608:	fa2e f302 	lsr.w	r3, lr, r2
 800060c:	40b7      	lsls	r7, r6
 800060e:	40b1      	lsls	r1, r6
 8000610:	fa20 f202 	lsr.w	r2, r0, r2
 8000614:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000618:	430a      	orrs	r2, r1
 800061a:	fbb3 f8fe 	udiv	r8, r3, lr
 800061e:	b2bc      	uxth	r4, r7
 8000620:	fb0e 3318 	mls	r3, lr, r8, r3
 8000624:	0c11      	lsrs	r1, r2, #16
 8000626:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800062a:	fb08 f904 	mul.w	r9, r8, r4
 800062e:	40b0      	lsls	r0, r6
 8000630:	4589      	cmp	r9, r1
 8000632:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000636:	b280      	uxth	r0, r0
 8000638:	d93e      	bls.n	80006b8 <__udivmoddi4+0x2e8>
 800063a:	1879      	adds	r1, r7, r1
 800063c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000640:	d201      	bcs.n	8000646 <__udivmoddi4+0x276>
 8000642:	4589      	cmp	r9, r1
 8000644:	d81f      	bhi.n	8000686 <__udivmoddi4+0x2b6>
 8000646:	eba1 0109 	sub.w	r1, r1, r9
 800064a:	fbb1 f9fe 	udiv	r9, r1, lr
 800064e:	fb09 f804 	mul.w	r8, r9, r4
 8000652:	fb0e 1119 	mls	r1, lr, r9, r1
 8000656:	b292      	uxth	r2, r2
 8000658:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800065c:	4542      	cmp	r2, r8
 800065e:	d229      	bcs.n	80006b4 <__udivmoddi4+0x2e4>
 8000660:	18ba      	adds	r2, r7, r2
 8000662:	f109 31ff 	add.w	r1, r9, #4294967295
 8000666:	d2c4      	bcs.n	80005f2 <__udivmoddi4+0x222>
 8000668:	4542      	cmp	r2, r8
 800066a:	d2c2      	bcs.n	80005f2 <__udivmoddi4+0x222>
 800066c:	f1a9 0102 	sub.w	r1, r9, #2
 8000670:	443a      	add	r2, r7
 8000672:	e7be      	b.n	80005f2 <__udivmoddi4+0x222>
 8000674:	45f0      	cmp	r8, lr
 8000676:	d29d      	bcs.n	80005b4 <__udivmoddi4+0x1e4>
 8000678:	ebbe 0302 	subs.w	r3, lr, r2
 800067c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000680:	3801      	subs	r0, #1
 8000682:	46e1      	mov	r9, ip
 8000684:	e796      	b.n	80005b4 <__udivmoddi4+0x1e4>
 8000686:	eba7 0909 	sub.w	r9, r7, r9
 800068a:	4449      	add	r1, r9
 800068c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000690:	fbb1 f9fe 	udiv	r9, r1, lr
 8000694:	fb09 f804 	mul.w	r8, r9, r4
 8000698:	e7db      	b.n	8000652 <__udivmoddi4+0x282>
 800069a:	4673      	mov	r3, lr
 800069c:	e77f      	b.n	800059e <__udivmoddi4+0x1ce>
 800069e:	4650      	mov	r0, sl
 80006a0:	e766      	b.n	8000570 <__udivmoddi4+0x1a0>
 80006a2:	4608      	mov	r0, r1
 80006a4:	e6fd      	b.n	80004a2 <__udivmoddi4+0xd2>
 80006a6:	443b      	add	r3, r7
 80006a8:	3a02      	subs	r2, #2
 80006aa:	e733      	b.n	8000514 <__udivmoddi4+0x144>
 80006ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80006b0:	443b      	add	r3, r7
 80006b2:	e71c      	b.n	80004ee <__udivmoddi4+0x11e>
 80006b4:	4649      	mov	r1, r9
 80006b6:	e79c      	b.n	80005f2 <__udivmoddi4+0x222>
 80006b8:	eba1 0109 	sub.w	r1, r1, r9
 80006bc:	46c4      	mov	ip, r8
 80006be:	fbb1 f9fe 	udiv	r9, r1, lr
 80006c2:	fb09 f804 	mul.w	r8, r9, r4
 80006c6:	e7c4      	b.n	8000652 <__udivmoddi4+0x282>

080006c8 <__aeabi_idiv0>:
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop

080006cc <__io_putchar>:
/* USER CODE BEGIN PV */
FDCAN_FilterTypeDef sFilterConfig;
FDCAN_TxHeaderTypeDef TxHeader;
FDCAN_RxHeaderTypeDef RxHeader;
int __io_putchar(int ch)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80006d4:	1d39      	adds	r1, r7, #4
 80006d6:	f04f 33ff 	mov.w	r3, #4294967295
 80006da:	2201      	movs	r2, #1
 80006dc:	4803      	ldr	r0, [pc, #12]	@ (80006ec <__io_putchar+0x20>)
 80006de:	f006 fc1f 	bl	8006f20 <HAL_UART_Transmit>
    return ch;
 80006e2:	687b      	ldr	r3, [r7, #4]
}
 80006e4:	4618      	mov	r0, r3
 80006e6:	3708      	adds	r7, #8
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	24000348 	.word	0x24000348

080006f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80006f4:	f000 fdd0 	bl	8001298 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f8:	f001 fa50 	bl	8001b9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006fc:	f000 f884 	bl	8000808 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000700:	f000 f9f4 	bl	8000aec <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000704:	f000 f9a6 	bl	8000a54 <MX_USART3_UART_Init>
  MX_FDCAN2_Init();
 8000708:	f000 f8f2 	bl	80008f0 <MX_FDCAN2_Init>
  MX_USART2_UART_Init();
 800070c:	f000 f956 	bl	80009bc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 8000710:	2200      	movs	r2, #0
 8000712:	2100      	movs	r1, #0
 8000714:	2014      	movs	r0, #20
 8000716:	f001 fbae 	bl	8001e76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 800071a:	2014      	movs	r0, #20
 800071c:	f001 fbc5 	bl	8001eaa <HAL_NVIC_EnableIRQ>
  /* Configure Tx buffer message */
  HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8000720:	2200      	movs	r2, #0
 8000722:	2101      	movs	r1, #1
 8000724:	2026      	movs	r0, #38	@ 0x26
 8000726:	f001 fba6 	bl	8001e76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 800072a:	2026      	movs	r0, #38	@ 0x26
 800072c:	f001 fbbd 	bl	8001eaa <HAL_NVIC_EnableIRQ>
  HAL_UART_Receive_IT(&huart2, rxBuffer, sizeof(rxBuffer));
 8000730:	229c      	movs	r2, #156	@ 0x9c
 8000732:	492f      	ldr	r1, [pc, #188]	@ (80007f0 <main+0x100>)
 8000734:	482f      	ldr	r0, [pc, #188]	@ (80007f4 <main+0x104>)
 8000736:	f006 fc81 	bl	800703c <HAL_UART_Receive_IT>

  printf("UART interrupt ready. Waiting for data...\r\n");
 800073a:	482f      	ldr	r0, [pc, #188]	@ (80007f8 <main+0x108>)
 800073c:	f009 fe4c 	bl	800a3d8 <puts>
    TxHeader.Identifier = 0x581;
 8000740:	4b2e      	ldr	r3, [pc, #184]	@ (80007fc <main+0x10c>)
 8000742:	f240 5281 	movw	r2, #1409	@ 0x581
 8000746:	601a      	str	r2, [r3, #0]
    TxHeader.IdType = FDCAN_STANDARD_ID;
 8000748:	4b2c      	ldr	r3, [pc, #176]	@ (80007fc <main+0x10c>)
 800074a:	2200      	movs	r2, #0
 800074c:	605a      	str	r2, [r3, #4]
    TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 800074e:	4b2b      	ldr	r3, [pc, #172]	@ (80007fc <main+0x10c>)
 8000750:	2200      	movs	r2, #0
 8000752:	609a      	str	r2, [r3, #8]
    TxHeader.DataLength = FDCAN_DLC_BYTES_64;
 8000754:	4b29      	ldr	r3, [pc, #164]	@ (80007fc <main+0x10c>)
 8000756:	220f      	movs	r2, #15
 8000758:	60da      	str	r2, [r3, #12]
    TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800075a:	4b28      	ldr	r3, [pc, #160]	@ (80007fc <main+0x10c>)
 800075c:	2200      	movs	r2, #0
 800075e:	611a      	str	r2, [r3, #16]
    TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8000760:	4b26      	ldr	r3, [pc, #152]	@ (80007fc <main+0x10c>)
 8000762:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000766:	615a      	str	r2, [r3, #20]
    TxHeader.FDFormat = FDCAN_FD_CAN;
 8000768:	4b24      	ldr	r3, [pc, #144]	@ (80007fc <main+0x10c>)
 800076a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800076e:	619a      	str	r2, [r3, #24]
    TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000770:	4b22      	ldr	r3, [pc, #136]	@ (80007fc <main+0x10c>)
 8000772:	2200      	movs	r2, #0
 8000774:	61da      	str	r2, [r3, #28]
    TxHeader.MessageMarker = 0x0; // Ignore because FDCAN_NO_TX_EVENTS
 8000776:	4b21      	ldr	r3, [pc, #132]	@ (80007fc <main+0x10c>)
 8000778:	2200      	movs	r2, #0
 800077a:	621a      	str	r2, [r3, #32]

    /* Configure standard ID reception filter to Rx buffer 0 */
    sFilterConfig.IdType = FDCAN_STANDARD_ID;
 800077c:	4b20      	ldr	r3, [pc, #128]	@ (8000800 <main+0x110>)
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
    sFilterConfig.FilterIndex = 0;
 8000782:	4b1f      	ldr	r3, [pc, #124]	@ (8000800 <main+0x110>)
 8000784:	2200      	movs	r2, #0
 8000786:	605a      	str	r2, [r3, #4]
  #if 0
    sFilterConfig.FilterType = FDCAN_FILTER_DUAL; // Ignore because FDCAN_FILTER_TO_RXBUFFER
  #endif
    sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXBUFFER;
 8000788:	4b1d      	ldr	r3, [pc, #116]	@ (8000800 <main+0x110>)
 800078a:	2207      	movs	r2, #7
 800078c:	60da      	str	r2, [r3, #12]
    sFilterConfig.FilterID1 = 0x601; // ID of Node1
 800078e:	4b1c      	ldr	r3, [pc, #112]	@ (8000800 <main+0x110>)
 8000790:	f240 6201 	movw	r2, #1537	@ 0x601
 8000794:	611a      	str	r2, [r3, #16]
  #if 0
    sFilterConfig.FilterID2 = 0x0; // Ignore because FDCAN_FILTER_TO_RXBUFFER
  #endif
    sFilterConfig.RxBufferIndex = 0;
 8000796:	4b1a      	ldr	r3, [pc, #104]	@ (8000800 <main+0x110>)
 8000798:	2200      	movs	r2, #0
 800079a:	619a      	str	r2, [r3, #24]
    if((HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig)) != HAL_OK)
 800079c:	4918      	ldr	r1, [pc, #96]	@ (8000800 <main+0x110>)
 800079e:	4819      	ldr	r0, [pc, #100]	@ (8000804 <main+0x114>)
 80007a0:	f002 fbbc 	bl	8002f1c <HAL_FDCAN_ConfigFilter>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <main+0xbe>
    {
      Error_Handler();
 80007aa:	f000 fda1 	bl	80012f0 <Error_Handler>
    }

    /* Start the FDCAN module */
    if((HAL_FDCAN_Start(&hfdcan2)) != HAL_OK)
 80007ae:	4815      	ldr	r0, [pc, #84]	@ (8000804 <main+0x114>)
 80007b0:	f002 fc2a 	bl	8003008 <HAL_FDCAN_Start>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d001      	beq.n	80007be <main+0xce>
    {
        Error_Handler();
 80007ba:	f000 fd99 	bl	80012f0 <Error_Handler>
    }

    if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80007be:	2200      	movs	r2, #0
 80007c0:	2101      	movs	r1, #1
 80007c2:	4810      	ldr	r0, [pc, #64]	@ (8000804 <main+0x114>)
 80007c4:	f002 fe12 	bl	80033ec <HAL_FDCAN_ActivateNotification>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <main+0xe2>
       {
         /* Notification Error */
         Error_Handler();
 80007ce:	f000 fd8f 	bl	80012f0 <Error_Handler>
       }

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80007d2:	2000      	movs	r0, #0
 80007d4:	f001 f8d6 	bl	8001984 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 80007d8:	2001      	movs	r0, #1
 80007da:	f001 f8d3 	bl	8001984 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80007de:	2002      	movs	r0, #2
 80007e0:	f001 f8d0 	bl	8001984 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80007e4:	2101      	movs	r1, #1
 80007e6:	2000      	movs	r0, #0
 80007e8:	f001 f942 	bl	8001a70 <BSP_PB_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007ec:	bf00      	nop
 80007ee:	e7fd      	b.n	80007ec <main+0xfc>
 80007f0:	24000420 	.word	0x24000420
 80007f4:	240002b4 	.word	0x240002b4
 80007f8:	0800c1f8 	.word	0x0800c1f8
 80007fc:	240003fc 	.word	0x240003fc
 8000800:	240003dc 	.word	0x240003dc
 8000804:	24000214 	.word	0x24000214

08000808 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b09c      	sub	sp, #112	@ 0x70
 800080c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800080e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000812:	224c      	movs	r2, #76	@ 0x4c
 8000814:	2100      	movs	r1, #0
 8000816:	4618      	mov	r0, r3
 8000818:	f009 febe 	bl	800a598 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800081c:	1d3b      	adds	r3, r7, #4
 800081e:	2220      	movs	r2, #32
 8000820:	2100      	movs	r1, #0
 8000822:	4618      	mov	r0, r3
 8000824:	f009 feb8 	bl	800a598 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8000828:	4b2f      	ldr	r3, [pc, #188]	@ (80008e8 <SystemClock_Config+0xe0>)
 800082a:	f04f 32ff 	mov.w	r2, #4294967295
 800082e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000832:	2004      	movs	r0, #4
 8000834:	f003 fd2c 	bl	8004290 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000838:	2300      	movs	r3, #0
 800083a:	603b      	str	r3, [r7, #0]
 800083c:	4b2b      	ldr	r3, [pc, #172]	@ (80008ec <SystemClock_Config+0xe4>)
 800083e:	699b      	ldr	r3, [r3, #24]
 8000840:	4a2a      	ldr	r2, [pc, #168]	@ (80008ec <SystemClock_Config+0xe4>)
 8000842:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000846:	6193      	str	r3, [r2, #24]
 8000848:	4b28      	ldr	r3, [pc, #160]	@ (80008ec <SystemClock_Config+0xe4>)
 800084a:	699b      	ldr	r3, [r3, #24]
 800084c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000850:	603b      	str	r3, [r7, #0]
 8000852:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000854:	bf00      	nop
 8000856:	4b25      	ldr	r3, [pc, #148]	@ (80008ec <SystemClock_Config+0xe4>)
 8000858:	699b      	ldr	r3, [r3, #24]
 800085a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800085e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000862:	d1f8      	bne.n	8000856 <SystemClock_Config+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000864:	2302      	movs	r3, #2
 8000866:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000868:	2301      	movs	r3, #1
 800086a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 800086c:	2340      	movs	r3, #64	@ 0x40
 800086e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000870:	2302      	movs	r3, #2
 8000872:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000874:	2300      	movs	r3, #0
 8000876:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000878:	2304      	movs	r3, #4
 800087a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 8;
 800087c:	2308      	movs	r3, #8
 800087e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000880:	2302      	movs	r3, #2
 8000882:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000884:	2304      	movs	r3, #4
 8000886:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000888:	2302      	movs	r3, #2
 800088a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800088c:	230c      	movs	r3, #12
 800088e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000890:	2300      	movs	r3, #0
 8000892:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000894:	2300      	movs	r3, #0
 8000896:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000898:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800089c:	4618      	mov	r0, r3
 800089e:	f003 fd51 	bl	8004344 <HAL_RCC_OscConfig>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80008a8:	f000 fd22 	bl	80012f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ac:	233f      	movs	r3, #63	@ 0x3f
 80008ae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008b0:	2300      	movs	r3, #0
 80008b2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80008b4:	2300      	movs	r3, #0
 80008b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80008b8:	2300      	movs	r3, #0
 80008ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80008bc:	2300      	movs	r3, #0
 80008be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80008c0:	2300      	movs	r3, #0
 80008c2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80008c4:	2300      	movs	r3, #0
 80008c6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80008c8:	2300      	movs	r3, #0
 80008ca:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80008cc:	1d3b      	adds	r3, r7, #4
 80008ce:	2101      	movs	r1, #1
 80008d0:	4618      	mov	r0, r3
 80008d2:	f004 f969 	bl	8004ba8 <HAL_RCC_ClockConfig>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 80008dc:	f000 fd08 	bl	80012f0 <Error_Handler>
  }
}
 80008e0:	bf00      	nop
 80008e2:	3770      	adds	r7, #112	@ 0x70
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	58024400 	.word	0x58024400
 80008ec:	58024800 	.word	0x58024800

080008f0 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80008f4:	4b2f      	ldr	r3, [pc, #188]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 80008f6:	4a30      	ldr	r2, [pc, #192]	@ (80009b8 <MX_FDCAN2_Init+0xc8>)
 80008f8:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 80008fa:	4b2e      	ldr	r3, [pc, #184]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 80008fc:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000900:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000902:	4b2c      	ldr	r3, [pc, #176]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 8000904:	2200      	movs	r2, #0
 8000906:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8000908:	4b2a      	ldr	r3, [pc, #168]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 800090a:	2201      	movs	r2, #1
 800090c:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 800090e:	4b29      	ldr	r3, [pc, #164]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 8000910:	2200      	movs	r2, #0
 8000912:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000914:	4b27      	ldr	r3, [pc, #156]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 8000916:	2200      	movs	r2, #0
 8000918:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 800091a:	4b26      	ldr	r3, [pc, #152]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 800091c:	2201      	movs	r2, #1
 800091e:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 13;
 8000920:	4b24      	ldr	r3, [pc, #144]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 8000922:	220d      	movs	r2, #13
 8000924:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 86;
 8000926:	4b23      	ldr	r3, [pc, #140]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 8000928:	2256      	movs	r2, #86	@ 0x56
 800092a:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 13;
 800092c:	4b21      	ldr	r3, [pc, #132]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 800092e:	220d      	movs	r2, #13
 8000930:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 2;
 8000932:	4b20      	ldr	r3, [pc, #128]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 8000934:	2202      	movs	r2, #2
 8000936:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 12;
 8000938:	4b1e      	ldr	r3, [pc, #120]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 800093a:	220c      	movs	r2, #12
 800093c:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 12;
 800093e:	4b1d      	ldr	r3, [pc, #116]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 8000940:	220c      	movs	r2, #12
 8000942:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 12;
 8000944:	4b1b      	ldr	r3, [pc, #108]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 8000946:	220c      	movs	r2, #12
 8000948:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 800094a:	4b1a      	ldr	r3, [pc, #104]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 800094c:	2200      	movs	r2, #0
 800094e:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 8000950:	4b18      	ldr	r3, [pc, #96]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 8000952:	2201      	movs	r2, #1
 8000954:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 8000956:	4b17      	ldr	r3, [pc, #92]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 8000958:	2200      	movs	r2, #0
 800095a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 1;
 800095c:	4b15      	ldr	r3, [pc, #84]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 800095e:	2201      	movs	r2, #1
 8000960:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000962:	4b14      	ldr	r3, [pc, #80]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 8000964:	2204      	movs	r2, #4
 8000966:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 8000968:	4b12      	ldr	r3, [pc, #72]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 800096a:	2200      	movs	r2, #0
 800096c:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800096e:	4b11      	ldr	r3, [pc, #68]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 8000970:	2204      	movs	r2, #4
 8000972:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 8000974:	4b0f      	ldr	r3, [pc, #60]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 8000976:	2200      	movs	r2, #0
 8000978:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_12;
 800097a:	4b0e      	ldr	r3, [pc, #56]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 800097c:	2205      	movs	r2, #5
 800097e:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 8000980:	4b0c      	ldr	r3, [pc, #48]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 8000982:	2200      	movs	r2, #0
 8000984:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8000986:	4b0b      	ldr	r3, [pc, #44]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 8000988:	2200      	movs	r2, #0
 800098a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 1;
 800098c:	4b09      	ldr	r3, [pc, #36]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 800098e:	2201      	movs	r2, #1
 8000990:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000992:	4b08      	ldr	r3, [pc, #32]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 8000994:	2200      	movs	r2, #0
 8000996:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000998:	4b06      	ldr	r3, [pc, #24]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 800099a:	2204      	movs	r2, #4
 800099c:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800099e:	4805      	ldr	r0, [pc, #20]	@ (80009b4 <MX_FDCAN2_Init+0xc4>)
 80009a0:	f002 f8de 	bl	8002b60 <HAL_FDCAN_Init>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <MX_FDCAN2_Init+0xbe>
  {
    Error_Handler();
 80009aa:	f000 fca1 	bl	80012f0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 80009ae:	bf00      	nop
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	24000214 	.word	0x24000214
 80009b8:	4000a400 	.word	0x4000a400

080009bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009c0:	4b22      	ldr	r3, [pc, #136]	@ (8000a4c <MX_USART2_UART_Init+0x90>)
 80009c2:	4a23      	ldr	r2, [pc, #140]	@ (8000a50 <MX_USART2_UART_Init+0x94>)
 80009c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009c6:	4b21      	ldr	r3, [pc, #132]	@ (8000a4c <MX_USART2_UART_Init+0x90>)
 80009c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009ce:	4b1f      	ldr	r3, [pc, #124]	@ (8000a4c <MX_USART2_UART_Init+0x90>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009d4:	4b1d      	ldr	r3, [pc, #116]	@ (8000a4c <MX_USART2_UART_Init+0x90>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009da:	4b1c      	ldr	r3, [pc, #112]	@ (8000a4c <MX_USART2_UART_Init+0x90>)
 80009dc:	2200      	movs	r2, #0
 80009de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009e0:	4b1a      	ldr	r3, [pc, #104]	@ (8000a4c <MX_USART2_UART_Init+0x90>)
 80009e2:	220c      	movs	r2, #12
 80009e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009e6:	4b19      	ldr	r3, [pc, #100]	@ (8000a4c <MX_USART2_UART_Init+0x90>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009ec:	4b17      	ldr	r3, [pc, #92]	@ (8000a4c <MX_USART2_UART_Init+0x90>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009f2:	4b16      	ldr	r3, [pc, #88]	@ (8000a4c <MX_USART2_UART_Init+0x90>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009f8:	4b14      	ldr	r3, [pc, #80]	@ (8000a4c <MX_USART2_UART_Init+0x90>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009fe:	4b13      	ldr	r3, [pc, #76]	@ (8000a4c <MX_USART2_UART_Init+0x90>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a04:	4811      	ldr	r0, [pc, #68]	@ (8000a4c <MX_USART2_UART_Init+0x90>)
 8000a06:	f006 fa3b 	bl	8006e80 <HAL_UART_Init>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000a10:	f000 fc6e 	bl	80012f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a14:	2100      	movs	r1, #0
 8000a16:	480d      	ldr	r0, [pc, #52]	@ (8000a4c <MX_USART2_UART_Init+0x90>)
 8000a18:	f008 feb5 	bl	8009786 <HAL_UARTEx_SetTxFifoThreshold>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000a22:	f000 fc65 	bl	80012f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a26:	2100      	movs	r1, #0
 8000a28:	4808      	ldr	r0, [pc, #32]	@ (8000a4c <MX_USART2_UART_Init+0x90>)
 8000a2a:	f008 feea 	bl	8009802 <HAL_UARTEx_SetRxFifoThreshold>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000a34:	f000 fc5c 	bl	80012f0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000a38:	4804      	ldr	r0, [pc, #16]	@ (8000a4c <MX_USART2_UART_Init+0x90>)
 8000a3a:	f008 fe6b 	bl	8009714 <HAL_UARTEx_DisableFifoMode>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000a44:	f000 fc54 	bl	80012f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a48:	bf00      	nop
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	240002b4 	.word	0x240002b4
 8000a50:	40004400 	.word	0x40004400

08000a54 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a58:	4b22      	ldr	r3, [pc, #136]	@ (8000ae4 <MX_USART3_UART_Init+0x90>)
 8000a5a:	4a23      	ldr	r2, [pc, #140]	@ (8000ae8 <MX_USART3_UART_Init+0x94>)
 8000a5c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a5e:	4b21      	ldr	r3, [pc, #132]	@ (8000ae4 <MX_USART3_UART_Init+0x90>)
 8000a60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a64:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a66:	4b1f      	ldr	r3, [pc, #124]	@ (8000ae4 <MX_USART3_UART_Init+0x90>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a6c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ae4 <MX_USART3_UART_Init+0x90>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a72:	4b1c      	ldr	r3, [pc, #112]	@ (8000ae4 <MX_USART3_UART_Init+0x90>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a78:	4b1a      	ldr	r3, [pc, #104]	@ (8000ae4 <MX_USART3_UART_Init+0x90>)
 8000a7a:	220c      	movs	r2, #12
 8000a7c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a7e:	4b19      	ldr	r3, [pc, #100]	@ (8000ae4 <MX_USART3_UART_Init+0x90>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a84:	4b17      	ldr	r3, [pc, #92]	@ (8000ae4 <MX_USART3_UART_Init+0x90>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a8a:	4b16      	ldr	r3, [pc, #88]	@ (8000ae4 <MX_USART3_UART_Init+0x90>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a90:	4b14      	ldr	r3, [pc, #80]	@ (8000ae4 <MX_USART3_UART_Init+0x90>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a96:	4b13      	ldr	r3, [pc, #76]	@ (8000ae4 <MX_USART3_UART_Init+0x90>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a9c:	4811      	ldr	r0, [pc, #68]	@ (8000ae4 <MX_USART3_UART_Init+0x90>)
 8000a9e:	f006 f9ef 	bl	8006e80 <HAL_UART_Init>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000aa8:	f000 fc22 	bl	80012f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000aac:	2100      	movs	r1, #0
 8000aae:	480d      	ldr	r0, [pc, #52]	@ (8000ae4 <MX_USART3_UART_Init+0x90>)
 8000ab0:	f008 fe69 	bl	8009786 <HAL_UARTEx_SetTxFifoThreshold>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000aba:	f000 fc19 	bl	80012f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000abe:	2100      	movs	r1, #0
 8000ac0:	4808      	ldr	r0, [pc, #32]	@ (8000ae4 <MX_USART3_UART_Init+0x90>)
 8000ac2:	f008 fe9e 	bl	8009802 <HAL_UARTEx_SetRxFifoThreshold>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000acc:	f000 fc10 	bl	80012f0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000ad0:	4804      	ldr	r0, [pc, #16]	@ (8000ae4 <MX_USART3_UART_Init+0x90>)
 8000ad2:	f008 fe1f 	bl	8009714 <HAL_UARTEx_DisableFifoMode>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000adc:	f000 fc08 	bl	80012f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ae0:	bf00      	nop
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	24000348 	.word	0x24000348
 8000ae8:	40004800 	.word	0x40004800

08000aec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	b085      	sub	sp, #20
 8000af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000af2:	4b21      	ldr	r3, [pc, #132]	@ (8000b78 <MX_GPIO_Init+0x8c>)
 8000af4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000af8:	4a1f      	ldr	r2, [pc, #124]	@ (8000b78 <MX_GPIO_Init+0x8c>)
 8000afa:	f043 0304 	orr.w	r3, r3, #4
 8000afe:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000b02:	4b1d      	ldr	r3, [pc, #116]	@ (8000b78 <MX_GPIO_Init+0x8c>)
 8000b04:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000b08:	f003 0304 	and.w	r3, r3, #4
 8000b0c:	60fb      	str	r3, [r7, #12]
 8000b0e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b10:	4b19      	ldr	r3, [pc, #100]	@ (8000b78 <MX_GPIO_Init+0x8c>)
 8000b12:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000b16:	4a18      	ldr	r2, [pc, #96]	@ (8000b78 <MX_GPIO_Init+0x8c>)
 8000b18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b1c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000b20:	4b15      	ldr	r3, [pc, #84]	@ (8000b78 <MX_GPIO_Init+0x8c>)
 8000b22:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000b26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b2a:	60bb      	str	r3, [r7, #8]
 8000b2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b2e:	4b12      	ldr	r3, [pc, #72]	@ (8000b78 <MX_GPIO_Init+0x8c>)
 8000b30:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000b34:	4a10      	ldr	r2, [pc, #64]	@ (8000b78 <MX_GPIO_Init+0x8c>)
 8000b36:	f043 0302 	orr.w	r3, r3, #2
 8000b3a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000b3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b78 <MX_GPIO_Init+0x8c>)
 8000b40:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000b44:	f003 0302 	and.w	r3, r3, #2
 8000b48:	607b      	str	r3, [r7, #4]
 8000b4a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b78 <MX_GPIO_Init+0x8c>)
 8000b4e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000b52:	4a09      	ldr	r2, [pc, #36]	@ (8000b78 <MX_GPIO_Init+0x8c>)
 8000b54:	f043 0308 	orr.w	r3, r3, #8
 8000b58:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000b5c:	4b06      	ldr	r3, [pc, #24]	@ (8000b78 <MX_GPIO_Init+0x8c>)
 8000b5e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000b62:	f003 0308 	and.w	r3, r3, #8
 8000b66:	603b      	str	r3, [r7, #0]
 8000b68:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b6a:	bf00      	nop
 8000b6c:	3714      	adds	r7, #20
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop
 8000b78:	58024400 	.word	0x58024400

08000b7c <processPacket>:

/* USER CODE BEGIN 4 */
void processPacket(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af00      	add	r7, sp, #0
    // Check start/end markers
    if (rxBuffer[0] == START_MARKER_1 && rxBuffer[1] == START_MARKER_2 &&
 8000b82:	4b78      	ldr	r3, [pc, #480]	@ (8000d64 <processPacket+0x1e8>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	2baa      	cmp	r3, #170	@ 0xaa
 8000b88:	f040 80e4 	bne.w	8000d54 <processPacket+0x1d8>
 8000b8c:	4b75      	ldr	r3, [pc, #468]	@ (8000d64 <processPacket+0x1e8>)
 8000b8e:	785b      	ldrb	r3, [r3, #1]
 8000b90:	2b55      	cmp	r3, #85	@ 0x55
 8000b92:	f040 80df 	bne.w	8000d54 <processPacket+0x1d8>
        rxBuffer[154] == END_MARKER_1 && rxBuffer[155] == END_MARKER_2)
 8000b96:	4b73      	ldr	r3, [pc, #460]	@ (8000d64 <processPacket+0x1e8>)
 8000b98:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
    if (rxBuffer[0] == START_MARKER_1 && rxBuffer[1] == START_MARKER_2 &&
 8000b9c:	2b55      	cmp	r3, #85	@ 0x55
 8000b9e:	f040 80d9 	bne.w	8000d54 <processPacket+0x1d8>
        rxBuffer[154] == END_MARKER_1 && rxBuffer[155] == END_MARKER_2)
 8000ba2:	4b70      	ldr	r3, [pc, #448]	@ (8000d64 <processPacket+0x1e8>)
 8000ba4:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8000ba8:	2baa      	cmp	r3, #170	@ 0xaa
 8000baa:	f040 80d3 	bne.w	8000d54 <processPacket+0x1d8>
    {
        // Copy payload (152 bytes) into struct
        memcpy(&packet, &rxBuffer[2], PAYLOAD_SIZE);
 8000bae:	4a6e      	ldr	r2, [pc, #440]	@ (8000d68 <processPacket+0x1ec>)
 8000bb0:	4b6c      	ldr	r3, [pc, #432]	@ (8000d64 <processPacket+0x1e8>)
 8000bb2:	4610      	mov	r0, r2
 8000bb4:	3302      	adds	r3, #2
 8000bb6:	2298      	movs	r2, #152	@ 0x98
 8000bb8:	4619      	mov	r1, r3
 8000bba:	f009 fd6c 	bl	800a696 <memcpy>
        printf("Received %d bytes:\r\n", sizeof(packet));
 8000bbe:	2198      	movs	r1, #152	@ 0x98
 8000bc0:	486a      	ldr	r0, [pc, #424]	@ (8000d6c <processPacket+0x1f0>)
 8000bc2:	f009 fba1 	bl	800a308 <iprintf>
        uint8_t *p = (uint8_t *)&packet;
 8000bc6:	4b68      	ldr	r3, [pc, #416]	@ (8000d68 <processPacket+0x1ec>)
 8000bc8:	603b      	str	r3, [r7, #0]
        for (int i = 0; i < sizeof(packet); i++)
 8000bca:	2300      	movs	r3, #0
 8000bcc:	617b      	str	r3, [r7, #20]
 8000bce:	e00a      	b.n	8000be6 <processPacket+0x6a>
        {
            printf("%02X ", p[i]);
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	683a      	ldr	r2, [r7, #0]
 8000bd4:	4413      	add	r3, r2
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	4619      	mov	r1, r3
 8000bda:	4865      	ldr	r0, [pc, #404]	@ (8000d70 <processPacket+0x1f4>)
 8000bdc:	f009 fb94 	bl	800a308 <iprintf>
        for (int i = 0; i < sizeof(packet); i++)
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	3301      	adds	r3, #1
 8000be4:	617b      	str	r3, [r7, #20]
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	2b97      	cmp	r3, #151	@ 0x97
 8000bea:	d9f1      	bls.n	8000bd0 <processPacket+0x54>
        }
        printf("\r\n");
 8000bec:	4861      	ldr	r0, [pc, #388]	@ (8000d74 <processPacket+0x1f8>)
 8000bee:	f009 fbf3 	bl	800a3d8 <puts>

        // Now you can access the data directly
        printf("Temperature: %.6f\r\n", packet.Temperature);
 8000bf2:	4b5d      	ldr	r3, [pc, #372]	@ (8000d68 <processPacket+0x1ec>)
 8000bf4:	edd3 7a00 	vldr	s15, [r3]
 8000bf8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000bfc:	ec53 2b17 	vmov	r2, r3, d7
 8000c00:	485d      	ldr	r0, [pc, #372]	@ (8000d78 <processPacket+0x1fc>)
 8000c02:	f009 fb81 	bl	800a308 <iprintf>
        printf("Vibration: %.6f\r\n", packet.Vibration);
 8000c06:	4b58      	ldr	r3, [pc, #352]	@ (8000d68 <processPacket+0x1ec>)
 8000c08:	edd3 7a01 	vldr	s15, [r3, #4]
 8000c0c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c10:	ec53 2b17 	vmov	r2, r3, d7
 8000c14:	4859      	ldr	r0, [pc, #356]	@ (8000d7c <processPacket+0x200>)
 8000c16:	f009 fb77 	bl	800a308 <iprintf>
        printf("Pressure: %.6f\r\n", packet.Pressure);
 8000c1a:	4b53      	ldr	r3, [pc, #332]	@ (8000d68 <processPacket+0x1ec>)
 8000c1c:	edd3 7a02 	vldr	s15, [r3, #8]
 8000c20:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c24:	ec53 2b17 	vmov	r2, r3, d7
 8000c28:	4855      	ldr	r0, [pc, #340]	@ (8000d80 <processPacket+0x204>)
 8000c2a:	f009 fb6d 	bl	800a308 <iprintf>
        printf("Flow Rate: %.6f\r\n", packet.Flow_Rate);
 8000c2e:	4b4e      	ldr	r3, [pc, #312]	@ (8000d68 <processPacket+0x1ec>)
 8000c30:	edd3 7a03 	vldr	s15, [r3, #12]
 8000c34:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c38:	ec53 2b17 	vmov	r2, r3, d7
 8000c3c:	4851      	ldr	r0, [pc, #324]	@ (8000d84 <processPacket+0x208>)
 8000c3e:	f009 fb63 	bl	800a308 <iprintf>
        printf("Current: %.6f\r\n", packet.Current);
 8000c42:	4b49      	ldr	r3, [pc, #292]	@ (8000d68 <processPacket+0x1ec>)
 8000c44:	edd3 7a04 	vldr	s15, [r3, #16]
 8000c48:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c4c:	ec53 2b17 	vmov	r2, r3, d7
 8000c50:	484d      	ldr	r0, [pc, #308]	@ (8000d88 <processPacket+0x20c>)
 8000c52:	f009 fb59 	bl	800a308 <iprintf>
        printf("Voltage: %.6f\r\n", packet.Voltage);
 8000c56:	4b44      	ldr	r3, [pc, #272]	@ (8000d68 <processPacket+0x1ec>)
 8000c58:	edd3 7a05 	vldr	s15, [r3, #20]
 8000c5c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c60:	ec53 2b17 	vmov	r2, r3, d7
 8000c64:	4849      	ldr	r0, [pc, #292]	@ (8000d8c <processPacket+0x210>)
 8000c66:	f009 fb4f 	bl	800a308 <iprintf>

        printf("FFT_Temperature: ");
 8000c6a:	4849      	ldr	r0, [pc, #292]	@ (8000d90 <processPacket+0x214>)
 8000c6c:	f009 fb4c 	bl	800a308 <iprintf>
        for (int i = 0; i < 8; i++) printf("%.6f ", packet.FFT_Temperature[i]);
 8000c70:	2300      	movs	r3, #0
 8000c72:	613b      	str	r3, [r7, #16]
 8000c74:	e010      	b.n	8000c98 <processPacket+0x11c>
 8000c76:	4a3c      	ldr	r2, [pc, #240]	@ (8000d68 <processPacket+0x1ec>)
 8000c78:	693b      	ldr	r3, [r7, #16]
 8000c7a:	3306      	adds	r3, #6
 8000c7c:	009b      	lsls	r3, r3, #2
 8000c7e:	4413      	add	r3, r2
 8000c80:	edd3 7a00 	vldr	s15, [r3]
 8000c84:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c88:	ec53 2b17 	vmov	r2, r3, d7
 8000c8c:	4841      	ldr	r0, [pc, #260]	@ (8000d94 <processPacket+0x218>)
 8000c8e:	f009 fb3b 	bl	800a308 <iprintf>
 8000c92:	693b      	ldr	r3, [r7, #16]
 8000c94:	3301      	adds	r3, #1
 8000c96:	613b      	str	r3, [r7, #16]
 8000c98:	693b      	ldr	r3, [r7, #16]
 8000c9a:	2b07      	cmp	r3, #7
 8000c9c:	ddeb      	ble.n	8000c76 <processPacket+0xfa>
        printf("\r\n");
 8000c9e:	4835      	ldr	r0, [pc, #212]	@ (8000d74 <processPacket+0x1f8>)
 8000ca0:	f009 fb9a 	bl	800a3d8 <puts>

        printf("FFT_Vibration: ");
 8000ca4:	483c      	ldr	r0, [pc, #240]	@ (8000d98 <processPacket+0x21c>)
 8000ca6:	f009 fb2f 	bl	800a308 <iprintf>
        for (int i = 0; i < 8; i++) printf("%.6f ", packet.FFT_Vibration[i]);
 8000caa:	2300      	movs	r3, #0
 8000cac:	60fb      	str	r3, [r7, #12]
 8000cae:	e010      	b.n	8000cd2 <processPacket+0x156>
 8000cb0:	4a2d      	ldr	r2, [pc, #180]	@ (8000d68 <processPacket+0x1ec>)
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	330e      	adds	r3, #14
 8000cb6:	009b      	lsls	r3, r3, #2
 8000cb8:	4413      	add	r3, r2
 8000cba:	edd3 7a00 	vldr	s15, [r3]
 8000cbe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000cc2:	ec53 2b17 	vmov	r2, r3, d7
 8000cc6:	4833      	ldr	r0, [pc, #204]	@ (8000d94 <processPacket+0x218>)
 8000cc8:	f009 fb1e 	bl	800a308 <iprintf>
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	3301      	adds	r3, #1
 8000cd0:	60fb      	str	r3, [r7, #12]
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	2b07      	cmp	r3, #7
 8000cd6:	ddeb      	ble.n	8000cb0 <processPacket+0x134>
        printf("\r\n");
 8000cd8:	4826      	ldr	r0, [pc, #152]	@ (8000d74 <processPacket+0x1f8>)
 8000cda:	f009 fb7d 	bl	800a3d8 <puts>

        printf("FFT_Pressure: ");
 8000cde:	482f      	ldr	r0, [pc, #188]	@ (8000d9c <processPacket+0x220>)
 8000ce0:	f009 fb12 	bl	800a308 <iprintf>
        for (int i = 0; i < 8; i++) printf("%.6f ", packet.FFT_Pressure[i]);
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	60bb      	str	r3, [r7, #8]
 8000ce8:	e010      	b.n	8000d0c <processPacket+0x190>
 8000cea:	4a1f      	ldr	r2, [pc, #124]	@ (8000d68 <processPacket+0x1ec>)
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	3316      	adds	r3, #22
 8000cf0:	009b      	lsls	r3, r3, #2
 8000cf2:	4413      	add	r3, r2
 8000cf4:	edd3 7a00 	vldr	s15, [r3]
 8000cf8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000cfc:	ec53 2b17 	vmov	r2, r3, d7
 8000d00:	4824      	ldr	r0, [pc, #144]	@ (8000d94 <processPacket+0x218>)
 8000d02:	f009 fb01 	bl	800a308 <iprintf>
 8000d06:	68bb      	ldr	r3, [r7, #8]
 8000d08:	3301      	adds	r3, #1
 8000d0a:	60bb      	str	r3, [r7, #8]
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	2b07      	cmp	r3, #7
 8000d10:	ddeb      	ble.n	8000cea <processPacket+0x16e>
        printf("\r\n");
 8000d12:	4818      	ldr	r0, [pc, #96]	@ (8000d74 <processPacket+0x1f8>)
 8000d14:	f009 fb60 	bl	800a3d8 <puts>

        printf("FFT_Flow: ");
 8000d18:	4821      	ldr	r0, [pc, #132]	@ (8000da0 <processPacket+0x224>)
 8000d1a:	f009 faf5 	bl	800a308 <iprintf>
        for (int i = 0; i < 8; i++) printf("%.6f ", packet.FFT_Flow[i]);
 8000d1e:	2300      	movs	r3, #0
 8000d20:	607b      	str	r3, [r7, #4]
 8000d22:	e010      	b.n	8000d46 <processPacket+0x1ca>
 8000d24:	4a10      	ldr	r2, [pc, #64]	@ (8000d68 <processPacket+0x1ec>)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	331e      	adds	r3, #30
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	4413      	add	r3, r2
 8000d2e:	edd3 7a00 	vldr	s15, [r3]
 8000d32:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d36:	ec53 2b17 	vmov	r2, r3, d7
 8000d3a:	4816      	ldr	r0, [pc, #88]	@ (8000d94 <processPacket+0x218>)
 8000d3c:	f009 fae4 	bl	800a308 <iprintf>
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	3301      	adds	r3, #1
 8000d44:	607b      	str	r3, [r7, #4]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	2b07      	cmp	r3, #7
 8000d4a:	ddeb      	ble.n	8000d24 <processPacket+0x1a8>
        printf("\r\n");
 8000d4c:	4809      	ldr	r0, [pc, #36]	@ (8000d74 <processPacket+0x1f8>)
 8000d4e:	f009 fb43 	bl	800a3d8 <puts>
    {
 8000d52:	e003      	b.n	8000d5c <processPacket+0x1e0>
    }
    else
    {
        printf("Invalid markers!\r\n");
 8000d54:	4813      	ldr	r0, [pc, #76]	@ (8000da4 <processPacket+0x228>)
 8000d56:	f009 fb3f 	bl	800a3d8 <puts>
    }
}
 8000d5a:	bf00      	nop
 8000d5c:	bf00      	nop
 8000d5e:	3718      	adds	r7, #24
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	24000420 	.word	0x24000420
 8000d68:	240004bc 	.word	0x240004bc
 8000d6c:	0800c224 	.word	0x0800c224
 8000d70:	0800c23c 	.word	0x0800c23c
 8000d74:	0800c244 	.word	0x0800c244
 8000d78:	0800c248 	.word	0x0800c248
 8000d7c:	0800c25c 	.word	0x0800c25c
 8000d80:	0800c270 	.word	0x0800c270
 8000d84:	0800c284 	.word	0x0800c284
 8000d88:	0800c298 	.word	0x0800c298
 8000d8c:	0800c2a8 	.word	0x0800c2a8
 8000d90:	0800c2b8 	.word	0x0800c2b8
 8000d94:	0800c2cc 	.word	0x0800c2cc
 8000d98:	0800c2d4 	.word	0x0800c2d4
 8000d9c:	0800c2e4 	.word	0x0800c2e4
 8000da0:	0800c2f4 	.word	0x0800c2f4
 8000da4:	0800c300 	.word	0x0800c300

08000da8 <CANopen_SDO_Send_Float>:


void CANopen_SDO_Send_Float(uint8_t clientId, uint16_t index, uint8_t sub, float value)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b08e      	sub	sp, #56	@ 0x38
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	4603      	mov	r3, r0
 8000db0:	ed87 0a00 	vstr	s0, [r7]
 8000db4:	71fb      	strb	r3, [r7, #7]
 8000db6:	460b      	mov	r3, r1
 8000db8:	80bb      	strh	r3, [r7, #4]
 8000dba:	4613      	mov	r3, r2
 8000dbc:	71bb      	strb	r3, [r7, #6]
    FDCAN_TxHeaderTypeDef tx = {0};
 8000dbe:	f107 0314 	add.w	r3, r7, #20
 8000dc2:	2224      	movs	r2, #36	@ 0x24
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f009 fbe6 	bl	800a598 <memset>
    uint8_t data[8] = {0};
 8000dcc:	f107 030c 	add.w	r3, r7, #12
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	601a      	str	r2, [r3, #0]
 8000dd4:	605a      	str	r2, [r3, #4]

    data[0] = SDO_EXPEDITED_4B;
 8000dd6:	2343      	movs	r3, #67	@ 0x43
 8000dd8:	733b      	strb	r3, [r7, #12]
    data[1] = index & 0xFF;
 8000dda:	88bb      	ldrh	r3, [r7, #4]
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	737b      	strb	r3, [r7, #13]
    data[2] = index >> 8;
 8000de0:	88bb      	ldrh	r3, [r7, #4]
 8000de2:	0a1b      	lsrs	r3, r3, #8
 8000de4:	b29b      	uxth	r3, r3
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	73bb      	strb	r3, [r7, #14]
    data[3] = sub;
 8000dea:	79bb      	ldrb	r3, [r7, #6]
 8000dec:	73fb      	strb	r3, [r7, #15]
    memcpy(&data[4], &value, sizeof(float));
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	613b      	str	r3, [r7, #16]

    tx.Identifier = 0x580 + clientId;  // server  client
 8000df2:	79fb      	ldrb	r3, [r7, #7]
 8000df4:	f503 63b0 	add.w	r3, r3, #1408	@ 0x580
 8000df8:	617b      	str	r3, [r7, #20]
    tx.IdType = FDCAN_STANDARD_ID;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	61bb      	str	r3, [r7, #24]
    tx.TxFrameType = FDCAN_DATA_FRAME;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	61fb      	str	r3, [r7, #28]
    tx.FDFormat = FDCAN_FD_CAN;
 8000e02:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8000e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tx.BitRateSwitch = FDCAN_BRS_ON;
 8000e08:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000e0c:	62bb      	str	r3, [r7, #40]	@ 0x28
    tx.DataLength = FDCAN_DLC_BYTES_8;
 8000e0e:	2308      	movs	r3, #8
 8000e10:	623b      	str	r3, [r7, #32]

    HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &tx, data);
 8000e12:	f107 020c 	add.w	r2, r7, #12
 8000e16:	f107 0314 	add.w	r3, r7, #20
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	4803      	ldr	r0, [pc, #12]	@ (8000e2c <CANopen_SDO_Send_Float+0x84>)
 8000e1e:	f002 f91e 	bl	800305e <HAL_FDCAN_AddMessageToTxFifoQ>
}
 8000e22:	bf00      	nop
 8000e24:	3738      	adds	r7, #56	@ 0x38
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	24000214 	.word	0x24000214

08000e30 <CANopen_SDO_Send_CHUNK>:


void CANopen_SDO_Send_CHUNK(uint8_t clientId, float *array, uint32_t count)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b090      	sub	sp, #64	@ 0x40
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	4603      	mov	r3, r0
 8000e38:	60b9      	str	r1, [r7, #8]
 8000e3a:	607a      	str	r2, [r7, #4]
 8000e3c:	73fb      	strb	r3, [r7, #15]
    uint8_t txData[8];
    FDCAN_TxHeaderTypeDef tx = {0};
 8000e3e:	f107 0310 	add.w	r3, r7, #16
 8000e42:	2224      	movs	r2, #36	@ 0x24
 8000e44:	2100      	movs	r1, #0
 8000e46:	4618      	mov	r0, r3
 8000e48:	f009 fba6 	bl	800a598 <memset>

    // CAN Tx configuration
    tx.Identifier = 0x580 + clientId;
 8000e4c:	7bfb      	ldrb	r3, [r7, #15]
 8000e4e:	f503 63b0 	add.w	r3, r3, #1408	@ 0x580
 8000e52:	613b      	str	r3, [r7, #16]
    tx.IdType = FDCAN_STANDARD_ID;
 8000e54:	2300      	movs	r3, #0
 8000e56:	617b      	str	r3, [r7, #20]
    tx.TxFrameType = FDCAN_DATA_FRAME;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	61bb      	str	r3, [r7, #24]
    tx.DataLength = FDCAN_DLC_BYTES_8;
 8000e5c:	2308      	movs	r3, #8
 8000e5e:	61fb      	str	r3, [r7, #28]
    tx.FDFormat = FDCAN_FD_CAN;
 8000e60:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8000e64:	62bb      	str	r3, [r7, #40]	@ 0x28
    tx.BitRateSwitch = FDCAN_BRS_ON;
 8000e66:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000e6a:	627b      	str	r3, [r7, #36]	@ 0x24

    // Total bytes in array

        uint8_t n = count - offset;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	4b1a      	ldr	r3, [pc, #104]	@ (8000edc <CANopen_SDO_Send_CHUNK+0xac>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	1ad3      	subs	r3, r2, r3
 8000e78:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (n > 7) n = 7; // max 7 bytes per segment
 8000e7c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000e80:	2b07      	cmp	r3, #7
 8000e82:	d902      	bls.n	8000e8a <CANopen_SDO_Send_CHUNK+0x5a>
 8000e84:	2307      	movs	r3, #7
 8000e86:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

        txData[0] = 0x4F; // Initiate upload array
 8000e8a:	234f      	movs	r3, #79	@ 0x4f
 8000e8c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

        memcpy(&txData[1],((uint8_t *)array) + offset, n);
 8000e90:	4b12      	ldr	r3, [pc, #72]	@ (8000edc <CANopen_SDO_Send_CHUNK+0xac>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	68ba      	ldr	r2, [r7, #8]
 8000e96:	18d1      	adds	r1, r2, r3
 8000e98:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8000e9c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f009 fbf7 	bl	800a696 <memcpy>

        HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &tx, txData);
 8000ea8:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8000eac:	f107 0310 	add.w	r3, r7, #16
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	480b      	ldr	r0, [pc, #44]	@ (8000ee0 <CANopen_SDO_Send_CHUNK+0xb0>)
 8000eb4:	f002 f8d3 	bl	800305e <HAL_FDCAN_AddMessageToTxFifoQ>

        offset += n;
 8000eb8:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8000ebc:	4b07      	ldr	r3, [pc, #28]	@ (8000edc <CANopen_SDO_Send_CHUNK+0xac>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4413      	add	r3, r2
 8000ec2:	4a06      	ldr	r2, [pc, #24]	@ (8000edc <CANopen_SDO_Send_CHUNK+0xac>)
 8000ec4:	6013      	str	r3, [r2, #0]
        if (n < 7)
 8000ec6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000eca:	2b06      	cmp	r3, #6
 8000ecc:	d802      	bhi.n	8000ed4 <CANopen_SDO_Send_CHUNK+0xa4>
        {
            offset = 0 ;
 8000ece:	4b03      	ldr	r3, [pc, #12]	@ (8000edc <CANopen_SDO_Send_CHUNK+0xac>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	601a      	str	r2, [r3, #0]

        }
}
 8000ed4:	bf00      	nop
 8000ed6:	3740      	adds	r7, #64	@ 0x40
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	24000210 	.word	0x24000210
 8000ee0:	24000214 	.word	0x24000214

08000ee4 <CANopen_SDO_Send_Array>:


void CANopen_SDO_Send_Array(uint8_t clientId, uint16_t index, uint8_t sub,float *array, uint32_t count)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b08e      	sub	sp, #56	@ 0x38
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	603b      	str	r3, [r7, #0]
 8000eec:	4603      	mov	r3, r0
 8000eee:	71fb      	strb	r3, [r7, #7]
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	80bb      	strh	r3, [r7, #4]
 8000ef4:	4613      	mov	r3, r2
 8000ef6:	71bb      	strb	r3, [r7, #6]
	index_glob = index;
 8000ef8:	4a1f      	ldr	r2, [pc, #124]	@ (8000f78 <CANopen_SDO_Send_Array+0x94>)
 8000efa:	88bb      	ldrh	r3, [r7, #4]
 8000efc:	8013      	strh	r3, [r2, #0]
	uint8_t data[8];
    FDCAN_TxHeaderTypeDef tx = {0};
 8000efe:	f107 030c 	add.w	r3, r7, #12
 8000f02:	2224      	movs	r2, #36	@ 0x24
 8000f04:	2100      	movs	r1, #0
 8000f06:	4618      	mov	r0, r3
 8000f08:	f009 fb46 	bl	800a598 <memset>

    // ---- 1) Initiate upload response ----
    memset(data, 0, 8);
 8000f0c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f10:	2208      	movs	r2, #8
 8000f12:	2100      	movs	r1, #0
 8000f14:	4618      	mov	r0, r3
 8000f16:	f009 fb3f 	bl	800a598 <memset>
    data[0] = 0x41;             // Initiate upload array
 8000f1a:	2341      	movs	r3, #65	@ 0x41
 8000f1c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    data[1] = index & 0xFF;
 8000f20:	88bb      	ldrh	r3, [r7, #4]
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    data[2] = index >> 8;
 8000f28:	88bb      	ldrh	r3, [r7, #4]
 8000f2a:	0a1b      	lsrs	r3, r3, #8
 8000f2c:	b29b      	uxth	r3, r3
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    data[3] = sub;
 8000f34:	79bb      	ldrb	r3, [r7, #6]
 8000f36:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    memcpy(&data[4], &count, 4);  // total number of bytes in array
 8000f3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f3c:	637b      	str	r3, [r7, #52]	@ 0x34

    tx.Identifier = 0x580 + clientId; // SDO response ID
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	f503 63b0 	add.w	r3, r3, #1408	@ 0x580
 8000f44:	60fb      	str	r3, [r7, #12]
    tx.IdType = FDCAN_STANDARD_ID;
 8000f46:	2300      	movs	r3, #0
 8000f48:	613b      	str	r3, [r7, #16]
    tx.TxFrameType = FDCAN_DATA_FRAME;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	617b      	str	r3, [r7, #20]
    tx.DataLength = FDCAN_DLC_BYTES_8;
 8000f4e:	2308      	movs	r3, #8
 8000f50:	61bb      	str	r3, [r7, #24]
    tx.FDFormat = FDCAN_FD_CAN;
 8000f52:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8000f56:	627b      	str	r3, [r7, #36]	@ 0x24
    tx.BitRateSwitch = FDCAN_BRS_ON;
 8000f58:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000f5c:	623b      	str	r3, [r7, #32]

    HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &tx, data);
 8000f5e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8000f62:	f107 030c 	add.w	r3, r7, #12
 8000f66:	4619      	mov	r1, r3
 8000f68:	4804      	ldr	r0, [pc, #16]	@ (8000f7c <CANopen_SDO_Send_Array+0x98>)
 8000f6a:	f002 f878 	bl	800305e <HAL_FDCAN_AddMessageToTxFifoQ>
}
 8000f6e:	bf00      	nop
 8000f70:	3738      	adds	r7, #56	@ 0x38
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	2400020c 	.word	0x2400020c
 8000f7c:	24000214 	.word	0x24000214

08000f80 <handle_CAN_request>:

void handle_CAN_request(FDCAN_RxHeaderTypeDef *rxHeader, uint8_t *rxData)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b086      	sub	sp, #24
 8000f84:	af02      	add	r7, sp, #8
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
    uint8_t  cs  = rxData[0];
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	73fb      	strb	r3, [r7, #15]
    uint16_t idx = rxData[1] | (rxData[2] << 8);
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	3301      	adds	r3, #1
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	b21a      	sxth	r2, r3
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	3302      	adds	r3, #2
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	b21b      	sxth	r3, r3
 8000fa0:	021b      	lsls	r3, r3, #8
 8000fa2:	b21b      	sxth	r3, r3
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	b21b      	sxth	r3, r3
 8000fa8:	81bb      	strh	r3, [r7, #12]
    uint8_t  sub = rxData[3];
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	78db      	ldrb	r3, [r3, #3]
 8000fae:	72fb      	strb	r3, [r7, #11]

    if (cs == SDO_INIT_UPLOAD)   // only SDO read
 8000fb0:	7bfb      	ldrb	r3, [r7, #15]
 8000fb2:	2b40      	cmp	r3, #64	@ 0x40
 8000fb4:	f040 80a4 	bne.w	8001100 <handle_CAN_request+0x180>
    {
    switch (idx)
 8000fb8:	89bb      	ldrh	r3, [r7, #12]
 8000fba:	f5a3 5300 	sub.w	r3, r3, #8192	@ 0x2000
 8000fbe:	2b13      	cmp	r3, #19
 8000fc0:	f200 8098 	bhi.w	80010f4 <handle_CAN_request+0x174>
 8000fc4:	a201      	add	r2, pc, #4	@ (adr r2, 8000fcc <handle_CAN_request+0x4c>)
 8000fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fca:	bf00      	nop
 8000fcc:	0800101d 	.word	0x0800101d
 8000fd0:	08001035 	.word	0x08001035
 8000fd4:	0800104d 	.word	0x0800104d
 8000fd8:	08001065 	.word	0x08001065
 8000fdc:	0800107d 	.word	0x0800107d
 8000fe0:	08001095 	.word	0x08001095
 8000fe4:	080010f5 	.word	0x080010f5
 8000fe8:	080010f5 	.word	0x080010f5
 8000fec:	080010f5 	.word	0x080010f5
 8000ff0:	080010f5 	.word	0x080010f5
 8000ff4:	080010f5 	.word	0x080010f5
 8000ff8:	080010f5 	.word	0x080010f5
 8000ffc:	080010f5 	.word	0x080010f5
 8001000:	080010f5 	.word	0x080010f5
 8001004:	080010f5 	.word	0x080010f5
 8001008:	080010f5 	.word	0x080010f5
 800100c:	080010ad 	.word	0x080010ad
 8001010:	080010bf 	.word	0x080010bf
 8001014:	080010d1 	.word	0x080010d1
 8001018:	080010e3 	.word	0x080010e3
    {
        // ---- Scalars ----
        case OD_TEMP_INDEX:
            CANopen_SDO_Send_Float(NODE_ID_CLIENT, idx, sub, packet.Temperature);
 800101c:	4b54      	ldr	r3, [pc, #336]	@ (8001170 <handle_CAN_request+0x1f0>)
 800101e:	edd3 7a00 	vldr	s15, [r3]
 8001022:	7afa      	ldrb	r2, [r7, #11]
 8001024:	89bb      	ldrh	r3, [r7, #12]
 8001026:	eeb0 0a67 	vmov.f32	s0, s15
 800102a:	4619      	mov	r1, r3
 800102c:	2001      	movs	r0, #1
 800102e:	f7ff febb 	bl	8000da8 <CANopen_SDO_Send_Float>
            break;
 8001032:	e099      	b.n	8001168 <handle_CAN_request+0x1e8>

        case OD_VIB_INDEX:
            CANopen_SDO_Send_Float(NODE_ID_CLIENT, idx, sub, packet.Vibration);
 8001034:	4b4e      	ldr	r3, [pc, #312]	@ (8001170 <handle_CAN_request+0x1f0>)
 8001036:	edd3 7a01 	vldr	s15, [r3, #4]
 800103a:	7afa      	ldrb	r2, [r7, #11]
 800103c:	89bb      	ldrh	r3, [r7, #12]
 800103e:	eeb0 0a67 	vmov.f32	s0, s15
 8001042:	4619      	mov	r1, r3
 8001044:	2001      	movs	r0, #1
 8001046:	f7ff feaf 	bl	8000da8 <CANopen_SDO_Send_Float>
            break;
 800104a:	e08d      	b.n	8001168 <handle_CAN_request+0x1e8>

        case OD_PRESS_INDEX:
            CANopen_SDO_Send_Float(NODE_ID_CLIENT, idx, sub, packet.Pressure);
 800104c:	4b48      	ldr	r3, [pc, #288]	@ (8001170 <handle_CAN_request+0x1f0>)
 800104e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001052:	7afa      	ldrb	r2, [r7, #11]
 8001054:	89bb      	ldrh	r3, [r7, #12]
 8001056:	eeb0 0a67 	vmov.f32	s0, s15
 800105a:	4619      	mov	r1, r3
 800105c:	2001      	movs	r0, #1
 800105e:	f7ff fea3 	bl	8000da8 <CANopen_SDO_Send_Float>
            break;
 8001062:	e081      	b.n	8001168 <handle_CAN_request+0x1e8>

        case OD_FLOW_INDEX:
            CANopen_SDO_Send_Float(NODE_ID_CLIENT, idx, sub, packet.Flow_Rate);
 8001064:	4b42      	ldr	r3, [pc, #264]	@ (8001170 <handle_CAN_request+0x1f0>)
 8001066:	edd3 7a03 	vldr	s15, [r3, #12]
 800106a:	7afa      	ldrb	r2, [r7, #11]
 800106c:	89bb      	ldrh	r3, [r7, #12]
 800106e:	eeb0 0a67 	vmov.f32	s0, s15
 8001072:	4619      	mov	r1, r3
 8001074:	2001      	movs	r0, #1
 8001076:	f7ff fe97 	bl	8000da8 <CANopen_SDO_Send_Float>
            break;
 800107a:	e075      	b.n	8001168 <handle_CAN_request+0x1e8>

        case OD_CURRENT_INDEX:
            CANopen_SDO_Send_Float(NODE_ID_CLIENT, idx, sub, packet.Current);
 800107c:	4b3c      	ldr	r3, [pc, #240]	@ (8001170 <handle_CAN_request+0x1f0>)
 800107e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001082:	7afa      	ldrb	r2, [r7, #11]
 8001084:	89bb      	ldrh	r3, [r7, #12]
 8001086:	eeb0 0a67 	vmov.f32	s0, s15
 800108a:	4619      	mov	r1, r3
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff fe8b 	bl	8000da8 <CANopen_SDO_Send_Float>
            break;
 8001092:	e069      	b.n	8001168 <handle_CAN_request+0x1e8>

        case OD_VOLTAGE_INDEX:
            CANopen_SDO_Send_Float(NODE_ID_CLIENT, idx, sub, packet.Voltage);
 8001094:	4b36      	ldr	r3, [pc, #216]	@ (8001170 <handle_CAN_request+0x1f0>)
 8001096:	edd3 7a05 	vldr	s15, [r3, #20]
 800109a:	7afa      	ldrb	r2, [r7, #11]
 800109c:	89bb      	ldrh	r3, [r7, #12]
 800109e:	eeb0 0a67 	vmov.f32	s0, s15
 80010a2:	4619      	mov	r1, r3
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff fe7f 	bl	8000da8 <CANopen_SDO_Send_Float>
            break;
 80010aa:	e05d      	b.n	8001168 <handle_CAN_request+0x1e8>

        // ---- FFT Temperature ----
        case OD_FFT_TEMP_INDEX:
            CANopen_SDO_Send_Array(NODE_ID_CLIENT, idx, sub,
 80010ac:	7afa      	ldrb	r2, [r7, #11]
 80010ae:	89b9      	ldrh	r1, [r7, #12]
 80010b0:	2320      	movs	r3, #32
 80010b2:	9300      	str	r3, [sp, #0]
 80010b4:	4b2f      	ldr	r3, [pc, #188]	@ (8001174 <handle_CAN_request+0x1f4>)
 80010b6:	2001      	movs	r0, #1
 80010b8:	f7ff ff14 	bl	8000ee4 <CANopen_SDO_Send_Array>
                                   packet.FFT_Temperature,
                                   sizeof(packet.FFT_Temperature));

            break;
 80010bc:	e054      	b.n	8001168 <handle_CAN_request+0x1e8>

        // ---- FFT Vibration ----
        case OD_FFT_VIB_INDEX:
            CANopen_SDO_Send_Array(NODE_ID_CLIENT, idx, sub,
 80010be:	7afa      	ldrb	r2, [r7, #11]
 80010c0:	89b9      	ldrh	r1, [r7, #12]
 80010c2:	2320      	movs	r3, #32
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	4b2c      	ldr	r3, [pc, #176]	@ (8001178 <handle_CAN_request+0x1f8>)
 80010c8:	2001      	movs	r0, #1
 80010ca:	f7ff ff0b 	bl	8000ee4 <CANopen_SDO_Send_Array>
                                   packet.FFT_Vibration,
                                   sizeof(packet.FFT_Vibration));
            break;
 80010ce:	e04b      	b.n	8001168 <handle_CAN_request+0x1e8>

        // ---- FFT Pressure ----
        case OD_FFT_PRESS_INDEX:
            CANopen_SDO_Send_Array(NODE_ID_CLIENT, idx, sub,
 80010d0:	7afa      	ldrb	r2, [r7, #11]
 80010d2:	89b9      	ldrh	r1, [r7, #12]
 80010d4:	2320      	movs	r3, #32
 80010d6:	9300      	str	r3, [sp, #0]
 80010d8:	4b28      	ldr	r3, [pc, #160]	@ (800117c <handle_CAN_request+0x1fc>)
 80010da:	2001      	movs	r0, #1
 80010dc:	f7ff ff02 	bl	8000ee4 <CANopen_SDO_Send_Array>
                                   packet.FFT_Pressure,
                                   sizeof(packet.FFT_Pressure));
            break;
 80010e0:	e042      	b.n	8001168 <handle_CAN_request+0x1e8>

        // ---- FFT Flow Rate ----
        case OD_FFT_FLOW_INDEX:
        	CANopen_SDO_Send_Array(NODE_ID_CLIENT, idx, sub,
 80010e2:	7afa      	ldrb	r2, [r7, #11]
 80010e4:	89b9      	ldrh	r1, [r7, #12]
 80010e6:	2320      	movs	r3, #32
 80010e8:	9300      	str	r3, [sp, #0]
 80010ea:	4b25      	ldr	r3, [pc, #148]	@ (8001180 <handle_CAN_request+0x200>)
 80010ec:	2001      	movs	r0, #1
 80010ee:	f7ff fef9 	bl	8000ee4 <CANopen_SDO_Send_Array>
                                   packet.FFT_Flow,
								   sizeof(packet.FFT_Flow));
            break;
 80010f2:	e039      	b.n	8001168 <handle_CAN_request+0x1e8>
        default:
            printf("Unknown SDO index 0x%04X\r\n", idx);
 80010f4:	89bb      	ldrh	r3, [r7, #12]
 80010f6:	4619      	mov	r1, r3
 80010f8:	4822      	ldr	r0, [pc, #136]	@ (8001184 <handle_CAN_request+0x204>)
 80010fa:	f009 f905 	bl	800a308 <iprintf>
            break;
 80010fe:	e033      	b.n	8001168 <handle_CAN_request+0x1e8>
    }
   }
    else if ( cs == 0x4E){
 8001100:	7bfb      	ldrb	r3, [r7, #15]
 8001102:	2b4e      	cmp	r3, #78	@ 0x4e
 8001104:	d130      	bne.n	8001168 <handle_CAN_request+0x1e8>

    	switch (index_glob)
 8001106:	4b20      	ldr	r3, [pc, #128]	@ (8001188 <handle_CAN_request+0x208>)
 8001108:	881b      	ldrh	r3, [r3, #0]
 800110a:	461a      	mov	r2, r3
 800110c:	4b1f      	ldr	r3, [pc, #124]	@ (800118c <handle_CAN_request+0x20c>)
 800110e:	4413      	add	r3, r2
 8001110:	2b03      	cmp	r3, #3
 8001112:	d823      	bhi.n	800115c <handle_CAN_request+0x1dc>
 8001114:	a201      	add	r2, pc, #4	@ (adr r2, 800111c <handle_CAN_request+0x19c>)
 8001116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800111a:	bf00      	nop
 800111c:	0800112d 	.word	0x0800112d
 8001120:	08001139 	.word	0x08001139
 8001124:	08001145 	.word	0x08001145
 8001128:	08001151 	.word	0x08001151
    	    {    	        // ---- FFT Temperature ----
    	        case OD_FFT_TEMP_INDEX:
    	            CANopen_SDO_Send_CHUNK(NODE_ID_CLIENT,
 800112c:	2220      	movs	r2, #32
 800112e:	4911      	ldr	r1, [pc, #68]	@ (8001174 <handle_CAN_request+0x1f4>)
 8001130:	2001      	movs	r0, #1
 8001132:	f7ff fe7d 	bl	8000e30 <CANopen_SDO_Send_CHUNK>
    	                                   packet.FFT_Temperature,
    	                                   sizeof(packet.FFT_Temperature));
    	            break;
 8001136:	e017      	b.n	8001168 <handle_CAN_request+0x1e8>

    	        // ---- FFT Vibration ----
    	        case OD_FFT_VIB_INDEX:
    	        	CANopen_SDO_Send_CHUNK(NODE_ID_CLIENT,
 8001138:	2220      	movs	r2, #32
 800113a:	490f      	ldr	r1, [pc, #60]	@ (8001178 <handle_CAN_request+0x1f8>)
 800113c:	2001      	movs	r0, #1
 800113e:	f7ff fe77 	bl	8000e30 <CANopen_SDO_Send_CHUNK>
    	                                   packet.FFT_Vibration,
    	                                   sizeof(packet.FFT_Vibration));
    	            break;
 8001142:	e011      	b.n	8001168 <handle_CAN_request+0x1e8>

    	        // ---- FFT Pressure ----
    	        case OD_FFT_PRESS_INDEX:
    	        	CANopen_SDO_Send_CHUNK(NODE_ID_CLIENT,
 8001144:	2220      	movs	r2, #32
 8001146:	490d      	ldr	r1, [pc, #52]	@ (800117c <handle_CAN_request+0x1fc>)
 8001148:	2001      	movs	r0, #1
 800114a:	f7ff fe71 	bl	8000e30 <CANopen_SDO_Send_CHUNK>
    	                                   packet.FFT_Pressure,
    	                                   sizeof(packet.FFT_Pressure));
    	            break;
 800114e:	e00b      	b.n	8001168 <handle_CAN_request+0x1e8>
        	        // ---- FFT Flow Rate ----
        	    case OD_FFT_FLOW_INDEX:
        	    	CANopen_SDO_Send_CHUNK(NODE_ID_CLIENT,
 8001150:	2220      	movs	r2, #32
 8001152:	490b      	ldr	r1, [pc, #44]	@ (8001180 <handle_CAN_request+0x200>)
 8001154:	2001      	movs	r0, #1
 8001156:	f7ff fe6b 	bl	8000e30 <CANopen_SDO_Send_CHUNK>
        	                                packet.FFT_Flow,
        	                                sizeof(packet.FFT_Flow));
        	        break;
 800115a:	e005      	b.n	8001168 <handle_CAN_request+0x1e8>

    	        default:
    	            printf("Unknown SDO index 0x%04X\r\n", idx);
 800115c:	89bb      	ldrh	r3, [r7, #12]
 800115e:	4619      	mov	r1, r3
 8001160:	4808      	ldr	r0, [pc, #32]	@ (8001184 <handle_CAN_request+0x204>)
 8001162:	f009 f8d1 	bl	800a308 <iprintf>
    	            break;
 8001166:	bf00      	nop
    	    }
    }
}
 8001168:	bf00      	nop
 800116a:	3710      	adds	r7, #16
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	240004bc 	.word	0x240004bc
 8001174:	240004d4 	.word	0x240004d4
 8001178:	240004f4 	.word	0x240004f4
 800117c:	24000514 	.word	0x24000514
 8001180:	24000534 	.word	0x24000534
 8001184:	0800c314 	.word	0x0800c314
 8001188:	2400020c 	.word	0x2400020c
 800118c:	ffffdff0 	.word	0xffffdff0

08001190 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a12      	ldr	r2, [pc, #72]	@ (80011e8 <HAL_UART_RxCpltCallback+0x58>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d11e      	bne.n	80011e0 <HAL_UART_RxCpltCallback+0x50>
    {
        // Print received data to PuTTY
        printf("Received %d bytes:\r\n", sizeof(rxBuffer));
 80011a2:	219c      	movs	r1, #156	@ 0x9c
 80011a4:	4811      	ldr	r0, [pc, #68]	@ (80011ec <HAL_UART_RxCpltCallback+0x5c>)
 80011a6:	f009 f8af 	bl	800a308 <iprintf>
        for (int i = 0; i < sizeof(rxBuffer); i++)
 80011aa:	2300      	movs	r3, #0
 80011ac:	60fb      	str	r3, [r7, #12]
 80011ae:	e00a      	b.n	80011c6 <HAL_UART_RxCpltCallback+0x36>
        {
            printf("%02X ", rxBuffer[i]);
 80011b0:	4a0f      	ldr	r2, [pc, #60]	@ (80011f0 <HAL_UART_RxCpltCallback+0x60>)
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	4413      	add	r3, r2
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	4619      	mov	r1, r3
 80011ba:	480e      	ldr	r0, [pc, #56]	@ (80011f4 <HAL_UART_RxCpltCallback+0x64>)
 80011bc:	f009 f8a4 	bl	800a308 <iprintf>
        for (int i = 0; i < sizeof(rxBuffer); i++)
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	3301      	adds	r3, #1
 80011c4:	60fb      	str	r3, [r7, #12]
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	2b9b      	cmp	r3, #155	@ 0x9b
 80011ca:	d9f1      	bls.n	80011b0 <HAL_UART_RxCpltCallback+0x20>
        }
        printf("\r\n");
 80011cc:	480a      	ldr	r0, [pc, #40]	@ (80011f8 <HAL_UART_RxCpltCallback+0x68>)
 80011ce:	f009 f903 	bl	800a3d8 <puts>
        processPacket();
 80011d2:	f7ff fcd3 	bl	8000b7c <processPacket>
        // Flush buffer and restart interrupt
        HAL_UART_Receive_IT(&huart2, rxBuffer, sizeof(rxBuffer));
 80011d6:	229c      	movs	r2, #156	@ 0x9c
 80011d8:	4905      	ldr	r1, [pc, #20]	@ (80011f0 <HAL_UART_RxCpltCallback+0x60>)
 80011da:	4808      	ldr	r0, [pc, #32]	@ (80011fc <HAL_UART_RxCpltCallback+0x6c>)
 80011dc:	f005 ff2e 	bl	800703c <HAL_UART_Receive_IT>
    }
}
 80011e0:	bf00      	nop
 80011e2:	3710      	adds	r7, #16
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40004400 	.word	0x40004400
 80011ec:	0800c224 	.word	0x0800c224
 80011f0:	24000420 	.word	0x24000420
 80011f4:	0800c23c 	.word	0x0800c23c
 80011f8:	0800c244 	.word	0x0800c244
 80011fc:	240002b4 	.word	0x240002b4

08001200 <HAL_FDCAN_RxFifo0Callback>:



void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b090      	sub	sp, #64	@ 0x40
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
    if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != 0)
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	f003 0301 	and.w	r3, r3, #1
 8001210:	2b00      	cmp	r3, #0
 8001212:	d03b      	beq.n	800128c <HAL_FDCAN_RxFifo0Callback+0x8c>
    {
        FDCAN_RxHeaderTypeDef RxHeader;
        uint8_t rxData[8]={};
 8001214:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
        for (int i = 0; i < sizeof(rxData); i++)
 800121e:	2300      	movs	r3, #0
 8001220:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001222:	e00b      	b.n	800123c <HAL_FDCAN_RxFifo0Callback+0x3c>
         {
             printf("%02X ", rxData[i]);
 8001224:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8001228:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800122a:	4413      	add	r3, r2
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	4619      	mov	r1, r3
 8001230:	4818      	ldr	r0, [pc, #96]	@ (8001294 <HAL_FDCAN_RxFifo0Callback+0x94>)
 8001232:	f009 f869 	bl	800a308 <iprintf>
        for (int i = 0; i < sizeof(rxData); i++)
 8001236:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001238:	3301      	adds	r3, #1
 800123a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800123c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800123e:	2b07      	cmp	r3, #7
 8001240:	d9f0      	bls.n	8001224 <HAL_FDCAN_RxFifo0Callback+0x24>
         }
        if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, rxData) == HAL_OK)
 8001242:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001246:	f107 0208 	add.w	r2, r7, #8
 800124a:	2140      	movs	r1, #64	@ 0x40
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f001 ff61 	bl	8003114 <HAL_FDCAN_GetRxMessage>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d119      	bne.n	800128c <HAL_FDCAN_RxFifo0Callback+0x8c>
        {
            for (int i = 0; i < sizeof(rxData); i++)
 8001258:	2300      	movs	r3, #0
 800125a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800125c:	e00b      	b.n	8001276 <HAL_FDCAN_RxFifo0Callback+0x76>
             {
                 printf("%02X ", rxData[i]);
 800125e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8001262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001264:	4413      	add	r3, r2
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	4619      	mov	r1, r3
 800126a:	480a      	ldr	r0, [pc, #40]	@ (8001294 <HAL_FDCAN_RxFifo0Callback+0x94>)
 800126c:	f009 f84c 	bl	800a308 <iprintf>
            for (int i = 0; i < sizeof(rxData); i++)
 8001270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001272:	3301      	adds	r3, #1
 8001274:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001278:	2b07      	cmp	r3, #7
 800127a:	d9f0      	bls.n	800125e <HAL_FDCAN_RxFifo0Callback+0x5e>
             }

            handle_CAN_request(&RxHeader, rxData);
 800127c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8001280:	f107 0308 	add.w	r3, r7, #8
 8001284:	4611      	mov	r1, r2
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff fe7a 	bl	8000f80 <handle_CAN_request>
            }
        }
    }
 800128c:	bf00      	nop
 800128e:	3740      	adds	r7, #64	@ 0x40
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	0800c23c 	.word	0x0800c23c

08001298 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800129e:	463b      	mov	r3, r7
 80012a0:	2200      	movs	r2, #0
 80012a2:	601a      	str	r2, [r3, #0]
 80012a4:	605a      	str	r2, [r3, #4]
 80012a6:	609a      	str	r2, [r3, #8]
 80012a8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80012aa:	f000 fe19 	bl	8001ee0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80012ae:	2301      	movs	r3, #1
 80012b0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80012b2:	2300      	movs	r3, #0
 80012b4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80012b6:	2300      	movs	r3, #0
 80012b8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80012ba:	231f      	movs	r3, #31
 80012bc:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80012be:	2387      	movs	r3, #135	@ 0x87
 80012c0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80012c2:	2300      	movs	r3, #0
 80012c4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80012c6:	2300      	movs	r3, #0
 80012c8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80012ca:	2301      	movs	r3, #1
 80012cc:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80012ce:	2301      	movs	r3, #1
 80012d0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80012d2:	2300      	movs	r3, #0
 80012d4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80012d6:	2300      	movs	r3, #0
 80012d8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80012da:	463b      	mov	r3, r7
 80012dc:	4618      	mov	r0, r3
 80012de:	f000 fe37 	bl	8001f50 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80012e2:	2004      	movs	r0, #4
 80012e4:	f000 fe14 	bl	8001f10 <HAL_MPU_Enable>

}
 80012e8:	bf00      	nop
 80012ea:	3710      	adds	r7, #16
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012f4:	b672      	cpsid	i
}
 80012f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012f8:	bf00      	nop
 80012fa:	e7fd      	b.n	80012f8 <Error_Handler+0x8>

080012fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001302:	4b0a      	ldr	r3, [pc, #40]	@ (800132c <HAL_MspInit+0x30>)
 8001304:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001308:	4a08      	ldr	r2, [pc, #32]	@ (800132c <HAL_MspInit+0x30>)
 800130a:	f043 0302 	orr.w	r3, r3, #2
 800130e:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8001312:	4b06      	ldr	r3, [pc, #24]	@ (800132c <HAL_MspInit+0x30>)
 8001314:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001318:	f003 0302 	and.w	r3, r3, #2
 800131c:	607b      	str	r3, [r7, #4]
 800131e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001320:	bf00      	nop
 8001322:	370c      	adds	r7, #12
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr
 800132c:	58024400 	.word	0x58024400

08001330 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b0ba      	sub	sp, #232	@ 0xe8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001338:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	605a      	str	r2, [r3, #4]
 8001342:	609a      	str	r2, [r3, #8]
 8001344:	60da      	str	r2, [r3, #12]
 8001346:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001348:	f107 0310 	add.w	r3, r7, #16
 800134c:	22c0      	movs	r2, #192	@ 0xc0
 800134e:	2100      	movs	r1, #0
 8001350:	4618      	mov	r0, r3
 8001352:	f009 f921 	bl	800a598 <memset>
  if(hfdcan->Instance==FDCAN2)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a2f      	ldr	r2, [pc, #188]	@ (8001418 <HAL_FDCAN_MspInit+0xe8>)
 800135c:	4293      	cmp	r3, r2
 800135e:	d157      	bne.n	8001410 <HAL_FDCAN_MspInit+0xe0>

    /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001360:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001364:	f04f 0300 	mov.w	r3, #0
 8001368:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800136c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001370:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001374:	f107 0310 	add.w	r3, r7, #16
 8001378:	4618      	mov	r0, r3
 800137a:	f003 ffa1 	bl	80052c0 <HAL_RCCEx_PeriphCLKConfig>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001384:	f7ff ffb4 	bl	80012f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001388:	4b24      	ldr	r3, [pc, #144]	@ (800141c <HAL_FDCAN_MspInit+0xec>)
 800138a:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 800138e:	4a23      	ldr	r2, [pc, #140]	@ (800141c <HAL_FDCAN_MspInit+0xec>)
 8001390:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001394:	f8c2 314c 	str.w	r3, [r2, #332]	@ 0x14c
 8001398:	4b20      	ldr	r3, [pc, #128]	@ (800141c <HAL_FDCAN_MspInit+0xec>)
 800139a:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 800139e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a6:	4b1d      	ldr	r3, [pc, #116]	@ (800141c <HAL_FDCAN_MspInit+0xec>)
 80013a8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80013ac:	4a1b      	ldr	r2, [pc, #108]	@ (800141c <HAL_FDCAN_MspInit+0xec>)
 80013ae:	f043 0302 	orr.w	r3, r3, #2
 80013b2:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80013b6:	4b19      	ldr	r3, [pc, #100]	@ (800141c <HAL_FDCAN_MspInit+0xec>)
 80013b8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80013bc:	f003 0302 	and.w	r3, r3, #2
 80013c0:	60bb      	str	r3, [r7, #8]
 80013c2:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB12     ------> FDCAN2_RX
    PB13     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80013c4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80013c8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013cc:	2302      	movs	r3, #2
 80013ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d8:	2300      	movs	r3, #0
 80013da:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80013de:	2309      	movs	r3, #9
 80013e0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80013e8:	4619      	mov	r1, r3
 80013ea:	480d      	ldr	r0, [pc, #52]	@ (8001420 <HAL_FDCAN_MspInit+0xf0>)
 80013ec:	f002 fd86 	bl	8003efc <HAL_GPIO_Init>

    /* FDCAN2 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 80013f0:	2200      	movs	r2, #0
 80013f2:	2100      	movs	r1, #0
 80013f4:	2014      	movs	r0, #20
 80013f6:	f000 fd3e 	bl	8001e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 80013fa:	2014      	movs	r0, #20
 80013fc:	f000 fd55 	bl	8001eaa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 0, 0);
 8001400:	2200      	movs	r2, #0
 8001402:	2100      	movs	r1, #0
 8001404:	2016      	movs	r0, #22
 8001406:	f000 fd36 	bl	8001e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 800140a:	2016      	movs	r0, #22
 800140c:	f000 fd4d 	bl	8001eaa <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN2_MspInit 1 */

  }

}
 8001410:	bf00      	nop
 8001412:	37e8      	adds	r7, #232	@ 0xe8
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	4000a400 	.word	0x4000a400
 800141c:	58024400 	.word	0x58024400
 8001420:	58020400 	.word	0x58020400

08001424 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b0bc      	sub	sp, #240	@ 0xf0
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800142c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	605a      	str	r2, [r3, #4]
 8001436:	609a      	str	r2, [r3, #8]
 8001438:	60da      	str	r2, [r3, #12]
 800143a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800143c:	f107 0318 	add.w	r3, r7, #24
 8001440:	22c0      	movs	r2, #192	@ 0xc0
 8001442:	2100      	movs	r1, #0
 8001444:	4618      	mov	r0, r3
 8001446:	f009 f8a7 	bl	800a598 <memset>
  if(huart->Instance==USART2)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a51      	ldr	r2, [pc, #324]	@ (8001594 <HAL_UART_MspInit+0x170>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d14e      	bne.n	80014f2 <HAL_UART_MspInit+0xce>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001454:	f04f 0202 	mov.w	r2, #2
 8001458:	f04f 0300 	mov.w	r3, #0
 800145c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001460:	2300      	movs	r3, #0
 8001462:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001466:	f107 0318 	add.w	r3, r7, #24
 800146a:	4618      	mov	r0, r3
 800146c:	f003 ff28 	bl	80052c0 <HAL_RCCEx_PeriphCLKConfig>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001476:	f7ff ff3b 	bl	80012f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800147a:	4b47      	ldr	r3, [pc, #284]	@ (8001598 <HAL_UART_MspInit+0x174>)
 800147c:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001480:	4a45      	ldr	r2, [pc, #276]	@ (8001598 <HAL_UART_MspInit+0x174>)
 8001482:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001486:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 800148a:	4b43      	ldr	r3, [pc, #268]	@ (8001598 <HAL_UART_MspInit+0x174>)
 800148c:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001490:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001494:	617b      	str	r3, [r7, #20]
 8001496:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001498:	4b3f      	ldr	r3, [pc, #252]	@ (8001598 <HAL_UART_MspInit+0x174>)
 800149a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800149e:	4a3e      	ldr	r2, [pc, #248]	@ (8001598 <HAL_UART_MspInit+0x174>)
 80014a0:	f043 0308 	orr.w	r3, r3, #8
 80014a4:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80014a8:	4b3b      	ldr	r3, [pc, #236]	@ (8001598 <HAL_UART_MspInit+0x174>)
 80014aa:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80014ae:	f003 0308 	and.w	r3, r3, #8
 80014b2:	613b      	str	r3, [r7, #16]
 80014b4:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80014b6:	2360      	movs	r3, #96	@ 0x60
 80014b8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014bc:	2302      	movs	r3, #2
 80014be:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c2:	2300      	movs	r3, #0
 80014c4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014c8:	2303      	movs	r3, #3
 80014ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014ce:	2307      	movs	r3, #7
 80014d0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014d4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80014d8:	4619      	mov	r1, r3
 80014da:	4830      	ldr	r0, [pc, #192]	@ (800159c <HAL_UART_MspInit+0x178>)
 80014dc:	f002 fd0e 	bl	8003efc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80014e0:	2200      	movs	r2, #0
 80014e2:	2100      	movs	r1, #0
 80014e4:	2026      	movs	r0, #38	@ 0x26
 80014e6:	f000 fcc6 	bl	8001e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014ea:	2026      	movs	r0, #38	@ 0x26
 80014ec:	f000 fcdd 	bl	8001eaa <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80014f0:	e04b      	b.n	800158a <HAL_UART_MspInit+0x166>
  else if(huart->Instance==USART3)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a2a      	ldr	r2, [pc, #168]	@ (80015a0 <HAL_UART_MspInit+0x17c>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d146      	bne.n	800158a <HAL_UART_MspInit+0x166>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80014fc:	f04f 0202 	mov.w	r2, #2
 8001500:	f04f 0300 	mov.w	r3, #0
 8001504:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001508:	2300      	movs	r3, #0
 800150a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800150e:	f107 0318 	add.w	r3, r7, #24
 8001512:	4618      	mov	r0, r3
 8001514:	f003 fed4 	bl	80052c0 <HAL_RCCEx_PeriphCLKConfig>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <HAL_UART_MspInit+0xfe>
      Error_Handler();
 800151e:	f7ff fee7 	bl	80012f0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001522:	4b1d      	ldr	r3, [pc, #116]	@ (8001598 <HAL_UART_MspInit+0x174>)
 8001524:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001528:	4a1b      	ldr	r2, [pc, #108]	@ (8001598 <HAL_UART_MspInit+0x174>)
 800152a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800152e:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8001532:	4b19      	ldr	r3, [pc, #100]	@ (8001598 <HAL_UART_MspInit+0x174>)
 8001534:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001538:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800153c:	60fb      	str	r3, [r7, #12]
 800153e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001540:	4b15      	ldr	r3, [pc, #84]	@ (8001598 <HAL_UART_MspInit+0x174>)
 8001542:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001546:	4a14      	ldr	r2, [pc, #80]	@ (8001598 <HAL_UART_MspInit+0x174>)
 8001548:	f043 0308 	orr.w	r3, r3, #8
 800154c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001550:	4b11      	ldr	r3, [pc, #68]	@ (8001598 <HAL_UART_MspInit+0x174>)
 8001552:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001556:	f003 0308 	and.w	r3, r3, #8
 800155a:	60bb      	str	r3, [r7, #8]
 800155c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800155e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001562:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001566:	2302      	movs	r3, #2
 8001568:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156c:	2300      	movs	r3, #0
 800156e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001572:	2300      	movs	r3, #0
 8001574:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001578:	2307      	movs	r3, #7
 800157a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800157e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001582:	4619      	mov	r1, r3
 8001584:	4805      	ldr	r0, [pc, #20]	@ (800159c <HAL_UART_MspInit+0x178>)
 8001586:	f002 fcb9 	bl	8003efc <HAL_GPIO_Init>
}
 800158a:	bf00      	nop
 800158c:	37f0      	adds	r7, #240	@ 0xf0
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	40004400 	.word	0x40004400
 8001598:	58024400 	.word	0x58024400
 800159c:	58020c00 	.word	0x58020c00
 80015a0:	40004800 	.word	0x40004800

080015a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015a8:	bf00      	nop
 80015aa:	e7fd      	b.n	80015a8 <NMI_Handler+0x4>

080015ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015b0:	bf00      	nop
 80015b2:	e7fd      	b.n	80015b0 <HardFault_Handler+0x4>

080015b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015b8:	bf00      	nop
 80015ba:	e7fd      	b.n	80015b8 <MemManage_Handler+0x4>

080015bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015c0:	bf00      	nop
 80015c2:	e7fd      	b.n	80015c0 <BusFault_Handler+0x4>

080015c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015c8:	bf00      	nop
 80015ca:	e7fd      	b.n	80015c8 <UsageFault_Handler+0x4>

080015cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015d0:	bf00      	nop
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr

080015da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015da:	b480      	push	{r7}
 80015dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015de:	bf00      	nop
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr

080015e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015ec:	bf00      	nop
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr

080015f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015f6:	b580      	push	{r7, lr}
 80015f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015fa:	f000 fb41 	bl	8001c80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015fe:	bf00      	nop
 8001600:	bd80      	pop	{r7, pc}
	...

08001604 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8001608:	4802      	ldr	r0, [pc, #8]	@ (8001614 <FDCAN2_IT0_IRQHandler+0x10>)
 800160a:	f001 ff69 	bl	80034e0 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 800160e:	bf00      	nop
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	24000214 	.word	0x24000214

08001618 <FDCAN2_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 1.
  */
void FDCAN2_IT1_IRQHandler(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 0 */

  /* USER CODE END FDCAN2_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 800161c:	4802      	ldr	r0, [pc, #8]	@ (8001628 <FDCAN2_IT1_IRQHandler+0x10>)
 800161e:	f001 ff5f 	bl	80034e0 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 1 */

  /* USER CODE END FDCAN2_IT1_IRQn 1 */
}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	24000214 	.word	0x24000214

0800162c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001630:	4802      	ldr	r0, [pc, #8]	@ (800163c <USART2_IRQHandler+0x10>)
 8001632:	f005 fd4f 	bl	80070d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	240002b4 	.word	0x240002b4

08001640 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001644:	2000      	movs	r0, #0
 8001646:	f000 fa85 	bl	8001b54 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800164a:	bf00      	nop
 800164c:	bd80      	pop	{r7, pc}

0800164e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800164e:	b480      	push	{r7}
 8001650:	af00      	add	r7, sp, #0
  return 1;
 8001652:	2301      	movs	r3, #1
}
 8001654:	4618      	mov	r0, r3
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr

0800165e <_kill>:

int _kill(int pid, int sig)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	b082      	sub	sp, #8
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
 8001666:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001668:	f008 ffe8 	bl	800a63c <__errno>
 800166c:	4603      	mov	r3, r0
 800166e:	2216      	movs	r2, #22
 8001670:	601a      	str	r2, [r3, #0]
  return -1;
 8001672:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001676:	4618      	mov	r0, r3
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}

0800167e <_exit>:

void _exit (int status)
{
 800167e:	b580      	push	{r7, lr}
 8001680:	b082      	sub	sp, #8
 8001682:	af00      	add	r7, sp, #0
 8001684:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001686:	f04f 31ff 	mov.w	r1, #4294967295
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f7ff ffe7 	bl	800165e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001690:	bf00      	nop
 8001692:	e7fd      	b.n	8001690 <_exit+0x12>

08001694 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	60f8      	str	r0, [r7, #12]
 800169c:	60b9      	str	r1, [r7, #8]
 800169e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]
 80016a4:	e00a      	b.n	80016bc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016a6:	f3af 8000 	nop.w
 80016aa:	4601      	mov	r1, r0
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	1c5a      	adds	r2, r3, #1
 80016b0:	60ba      	str	r2, [r7, #8]
 80016b2:	b2ca      	uxtb	r2, r1
 80016b4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	3301      	adds	r3, #1
 80016ba:	617b      	str	r3, [r7, #20]
 80016bc:	697a      	ldr	r2, [r7, #20]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	dbf0      	blt.n	80016a6 <_read+0x12>
  }

  return len;
 80016c4:	687b      	ldr	r3, [r7, #4]
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3718      	adds	r7, #24
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b086      	sub	sp, #24
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	60f8      	str	r0, [r7, #12]
 80016d6:	60b9      	str	r1, [r7, #8]
 80016d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016da:	2300      	movs	r3, #0
 80016dc:	617b      	str	r3, [r7, #20]
 80016de:	e009      	b.n	80016f4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	1c5a      	adds	r2, r3, #1
 80016e4:	60ba      	str	r2, [r7, #8]
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7fe ffef 	bl	80006cc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	3301      	adds	r3, #1
 80016f2:	617b      	str	r3, [r7, #20]
 80016f4:	697a      	ldr	r2, [r7, #20]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	dbf1      	blt.n	80016e0 <_write+0x12>
  }
  return len;
 80016fc:	687b      	ldr	r3, [r7, #4]
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3718      	adds	r7, #24
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}

08001706 <_close>:

int _close(int file)
{
 8001706:	b480      	push	{r7}
 8001708:	b083      	sub	sp, #12
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800170e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001712:	4618      	mov	r0, r3
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr

0800171e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800171e:	b480      	push	{r7}
 8001720:	b083      	sub	sp, #12
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
 8001726:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800172e:	605a      	str	r2, [r3, #4]
  return 0;
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr

0800173e <_isatty>:

int _isatty(int file)
{
 800173e:	b480      	push	{r7}
 8001740:	b083      	sub	sp, #12
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001746:	2301      	movs	r3, #1
}
 8001748:	4618      	mov	r0, r3
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001754:	b480      	push	{r7}
 8001756:	b085      	sub	sp, #20
 8001758:	af00      	add	r7, sp, #0
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	60b9      	str	r1, [r7, #8]
 800175e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001760:	2300      	movs	r3, #0
}
 8001762:	4618      	mov	r0, r3
 8001764:	3714      	adds	r7, #20
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
	...

08001770 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001778:	4a14      	ldr	r2, [pc, #80]	@ (80017cc <_sbrk+0x5c>)
 800177a:	4b15      	ldr	r3, [pc, #84]	@ (80017d0 <_sbrk+0x60>)
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001784:	4b13      	ldr	r3, [pc, #76]	@ (80017d4 <_sbrk+0x64>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d102      	bne.n	8001792 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800178c:	4b11      	ldr	r3, [pc, #68]	@ (80017d4 <_sbrk+0x64>)
 800178e:	4a12      	ldr	r2, [pc, #72]	@ (80017d8 <_sbrk+0x68>)
 8001790:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001792:	4b10      	ldr	r3, [pc, #64]	@ (80017d4 <_sbrk+0x64>)
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4413      	add	r3, r2
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	429a      	cmp	r2, r3
 800179e:	d207      	bcs.n	80017b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017a0:	f008 ff4c 	bl	800a63c <__errno>
 80017a4:	4603      	mov	r3, r0
 80017a6:	220c      	movs	r2, #12
 80017a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017aa:	f04f 33ff 	mov.w	r3, #4294967295
 80017ae:	e009      	b.n	80017c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017b0:	4b08      	ldr	r3, [pc, #32]	@ (80017d4 <_sbrk+0x64>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017b6:	4b07      	ldr	r3, [pc, #28]	@ (80017d4 <_sbrk+0x64>)
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4413      	add	r3, r2
 80017be:	4a05      	ldr	r2, [pc, #20]	@ (80017d4 <_sbrk+0x64>)
 80017c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017c2:	68fb      	ldr	r3, [r7, #12]
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3718      	adds	r7, #24
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	24100000 	.word	0x24100000
 80017d0:	00000400 	.word	0x00000400
 80017d4:	24000554 	.word	0x24000554
 80017d8:	240006b0 	.word	0x240006b0

080017dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80017e0:	4b3e      	ldr	r3, [pc, #248]	@ (80018dc <SystemInit+0x100>)
 80017e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017e6:	4a3d      	ldr	r2, [pc, #244]	@ (80018dc <SystemInit+0x100>)
 80017e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80017f0:	4b3b      	ldr	r3, [pc, #236]	@ (80018e0 <SystemInit+0x104>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 030f 	and.w	r3, r3, #15
 80017f8:	2b02      	cmp	r3, #2
 80017fa:	d807      	bhi.n	800180c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80017fc:	4b38      	ldr	r3, [pc, #224]	@ (80018e0 <SystemInit+0x104>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f023 030f 	bic.w	r3, r3, #15
 8001804:	4a36      	ldr	r2, [pc, #216]	@ (80018e0 <SystemInit+0x104>)
 8001806:	f043 0303 	orr.w	r3, r3, #3
 800180a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800180c:	4b35      	ldr	r3, [pc, #212]	@ (80018e4 <SystemInit+0x108>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a34      	ldr	r2, [pc, #208]	@ (80018e4 <SystemInit+0x108>)
 8001812:	f043 0301 	orr.w	r3, r3, #1
 8001816:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001818:	4b32      	ldr	r3, [pc, #200]	@ (80018e4 <SystemInit+0x108>)
 800181a:	2200      	movs	r2, #0
 800181c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800181e:	4b31      	ldr	r3, [pc, #196]	@ (80018e4 <SystemInit+0x108>)
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	4930      	ldr	r1, [pc, #192]	@ (80018e4 <SystemInit+0x108>)
 8001824:	4b30      	ldr	r3, [pc, #192]	@ (80018e8 <SystemInit+0x10c>)
 8001826:	4013      	ands	r3, r2
 8001828:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800182a:	4b2d      	ldr	r3, [pc, #180]	@ (80018e0 <SystemInit+0x104>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 030c 	and.w	r3, r3, #12
 8001832:	2b00      	cmp	r3, #0
 8001834:	d007      	beq.n	8001846 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001836:	4b2a      	ldr	r3, [pc, #168]	@ (80018e0 <SystemInit+0x104>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f023 030f 	bic.w	r3, r3, #15
 800183e:	4a28      	ldr	r2, [pc, #160]	@ (80018e0 <SystemInit+0x104>)
 8001840:	f043 0303 	orr.w	r3, r3, #3
 8001844:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8001846:	4b27      	ldr	r3, [pc, #156]	@ (80018e4 <SystemInit+0x108>)
 8001848:	2200      	movs	r2, #0
 800184a:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 800184c:	4b25      	ldr	r3, [pc, #148]	@ (80018e4 <SystemInit+0x108>)
 800184e:	2200      	movs	r2, #0
 8001850:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8001852:	4b24      	ldr	r3, [pc, #144]	@ (80018e4 <SystemInit+0x108>)
 8001854:	2200      	movs	r2, #0
 8001856:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001858:	4b22      	ldr	r3, [pc, #136]	@ (80018e4 <SystemInit+0x108>)
 800185a:	4a24      	ldr	r2, [pc, #144]	@ (80018ec <SystemInit+0x110>)
 800185c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800185e:	4b21      	ldr	r3, [pc, #132]	@ (80018e4 <SystemInit+0x108>)
 8001860:	4a23      	ldr	r2, [pc, #140]	@ (80018f0 <SystemInit+0x114>)
 8001862:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001864:	4b1f      	ldr	r3, [pc, #124]	@ (80018e4 <SystemInit+0x108>)
 8001866:	4a23      	ldr	r2, [pc, #140]	@ (80018f4 <SystemInit+0x118>)
 8001868:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800186a:	4b1e      	ldr	r3, [pc, #120]	@ (80018e4 <SystemInit+0x108>)
 800186c:	2200      	movs	r2, #0
 800186e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001870:	4b1c      	ldr	r3, [pc, #112]	@ (80018e4 <SystemInit+0x108>)
 8001872:	4a20      	ldr	r2, [pc, #128]	@ (80018f4 <SystemInit+0x118>)
 8001874:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001876:	4b1b      	ldr	r3, [pc, #108]	@ (80018e4 <SystemInit+0x108>)
 8001878:	2200      	movs	r2, #0
 800187a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800187c:	4b19      	ldr	r3, [pc, #100]	@ (80018e4 <SystemInit+0x108>)
 800187e:	4a1d      	ldr	r2, [pc, #116]	@ (80018f4 <SystemInit+0x118>)
 8001880:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001882:	4b18      	ldr	r3, [pc, #96]	@ (80018e4 <SystemInit+0x108>)
 8001884:	2200      	movs	r2, #0
 8001886:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001888:	4b16      	ldr	r3, [pc, #88]	@ (80018e4 <SystemInit+0x108>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a15      	ldr	r2, [pc, #84]	@ (80018e4 <SystemInit+0x108>)
 800188e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001892:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001894:	4b13      	ldr	r3, [pc, #76]	@ (80018e4 <SystemInit+0x108>)
 8001896:	2200      	movs	r2, #0
 8001898:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800189a:	4b12      	ldr	r3, [pc, #72]	@ (80018e4 <SystemInit+0x108>)
 800189c:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80018a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d113      	bne.n	80018d0 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80018a8:	4b0e      	ldr	r3, [pc, #56]	@ (80018e4 <SystemInit+0x108>)
 80018aa:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80018ae:	4a0d      	ldr	r2, [pc, #52]	@ (80018e4 <SystemInit+0x108>)
 80018b0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018b4:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80018b8:	4b0f      	ldr	r3, [pc, #60]	@ (80018f8 <SystemInit+0x11c>)
 80018ba:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80018be:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80018c0:	4b08      	ldr	r3, [pc, #32]	@ (80018e4 <SystemInit+0x108>)
 80018c2:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80018c6:	4a07      	ldr	r2, [pc, #28]	@ (80018e4 <SystemInit+0x108>)
 80018c8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80018cc:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80018d0:	bf00      	nop
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	e000ed00 	.word	0xe000ed00
 80018e0:	52002000 	.word	0x52002000
 80018e4:	58024400 	.word	0x58024400
 80018e8:	eaf6ed7f 	.word	0xeaf6ed7f
 80018ec:	02020200 	.word	0x02020200
 80018f0:	01ff0000 	.word	0x01ff0000
 80018f4:	01010280 	.word	0x01010280
 80018f8:	52004000 	.word	0x52004000

080018fc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8001900:	4b09      	ldr	r3, [pc, #36]	@ (8001928 <ExitRun0Mode+0x2c>)
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	4a08      	ldr	r2, [pc, #32]	@ (8001928 <ExitRun0Mode+0x2c>)
 8001906:	f023 0302 	bic.w	r3, r3, #2
 800190a:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800190c:	bf00      	nop
 800190e:	4b06      	ldr	r3, [pc, #24]	@ (8001928 <ExitRun0Mode+0x2c>)
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d0f9      	beq.n	800190e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800191a:	bf00      	nop
 800191c:	bf00      	nop
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	58024800 	.word	0x58024800

0800192c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800192c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001968 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001930:	f7ff ffe4 	bl	80018fc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001934:	f7ff ff52 	bl	80017dc <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001938:	480c      	ldr	r0, [pc, #48]	@ (800196c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800193a:	490d      	ldr	r1, [pc, #52]	@ (8001970 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800193c:	4a0d      	ldr	r2, [pc, #52]	@ (8001974 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800193e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001940:	e002      	b.n	8001948 <LoopCopyDataInit>

08001942 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001942:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001944:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001946:	3304      	adds	r3, #4

08001948 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8001948:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800194a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800194c:	d3f9      	bcc.n	8001942 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800194e:	4a0a      	ldr	r2, [pc, #40]	@ (8001978 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001950:	4c0a      	ldr	r4, [pc, #40]	@ (800197c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001952:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001954:	e001      	b.n	800195a <LoopFillZerobss>

08001956 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001956:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001958:	3204      	adds	r2, #4

0800195a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800195a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800195c:	d3fb      	bcc.n	8001956 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800195e:	f008 fe73 	bl	800a648 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001962:	f7fe fec5 	bl	80006f0 <main>
  bx  lr
 8001966:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001968:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 800196c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001970:	240001f0 	.word	0x240001f0
  ldr r2, =_sidata
 8001974:	0800c754 	.word	0x0800c754
  ldr r2, =_sbss
 8001978:	240001f0 	.word	0x240001f0
  ldr r4, =_ebss
 800197c:	240006b0 	.word	0x240006b0

08001980 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001980:	e7fe      	b.n	8001980 <ADC_IRQHandler>
	...

08001984 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b08c      	sub	sp, #48	@ 0x30
 8001988:	af00      	add	r7, sp, #0
 800198a:	4603      	mov	r3, r0
 800198c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800198e:	2300      	movs	r3, #0
 8001990:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001992:	79fb      	ldrb	r3, [r7, #7]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d009      	beq.n	80019ac <BSP_LED_Init+0x28>
 8001998:	79fb      	ldrb	r3, [r7, #7]
 800199a:	2b01      	cmp	r3, #1
 800199c:	d006      	beq.n	80019ac <BSP_LED_Init+0x28>
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d003      	beq.n	80019ac <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80019a4:	f06f 0301 	mvn.w	r3, #1
 80019a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80019aa:	e055      	b.n	8001a58 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 80019ac:	79fb      	ldrb	r3, [r7, #7]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d10f      	bne.n	80019d2 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 80019b2:	4b2c      	ldr	r3, [pc, #176]	@ (8001a64 <BSP_LED_Init+0xe0>)
 80019b4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80019b8:	4a2a      	ldr	r2, [pc, #168]	@ (8001a64 <BSP_LED_Init+0xe0>)
 80019ba:	f043 0302 	orr.w	r3, r3, #2
 80019be:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80019c2:	4b28      	ldr	r3, [pc, #160]	@ (8001a64 <BSP_LED_Init+0xe0>)
 80019c4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80019c8:	f003 0302 	and.w	r3, r3, #2
 80019cc:	617b      	str	r3, [r7, #20]
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	e021      	b.n	8001a16 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 80019d2:	79fb      	ldrb	r3, [r7, #7]
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d10f      	bne.n	80019f8 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 80019d8:	4b22      	ldr	r3, [pc, #136]	@ (8001a64 <BSP_LED_Init+0xe0>)
 80019da:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80019de:	4a21      	ldr	r2, [pc, #132]	@ (8001a64 <BSP_LED_Init+0xe0>)
 80019e0:	f043 0310 	orr.w	r3, r3, #16
 80019e4:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80019e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001a64 <BSP_LED_Init+0xe0>)
 80019ea:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80019ee:	f003 0310 	and.w	r3, r3, #16
 80019f2:	613b      	str	r3, [r7, #16]
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	e00e      	b.n	8001a16 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 80019f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001a64 <BSP_LED_Init+0xe0>)
 80019fa:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80019fe:	4a19      	ldr	r2, [pc, #100]	@ (8001a64 <BSP_LED_Init+0xe0>)
 8001a00:	f043 0302 	orr.w	r3, r3, #2
 8001a04:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001a08:	4b16      	ldr	r3, [pc, #88]	@ (8001a64 <BSP_LED_Init+0xe0>)
 8001a0a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001a0e:	f003 0302 	and.w	r3, r3, #2
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8001a16:	79fb      	ldrb	r3, [r7, #7]
 8001a18:	4a13      	ldr	r2, [pc, #76]	@ (8001a68 <BSP_LED_Init+0xe4>)
 8001a1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a1e:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001a20:	2301      	movs	r3, #1
 8001a22:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001a24:	2300      	movs	r3, #0
 8001a26:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001a2c:	79fb      	ldrb	r3, [r7, #7]
 8001a2e:	4a0f      	ldr	r2, [pc, #60]	@ (8001a6c <BSP_LED_Init+0xe8>)
 8001a30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a34:	f107 0218 	add.w	r2, r7, #24
 8001a38:	4611      	mov	r1, r2
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f002 fa5e 	bl	8003efc <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001a40:	79fb      	ldrb	r3, [r7, #7]
 8001a42:	4a0a      	ldr	r2, [pc, #40]	@ (8001a6c <BSP_LED_Init+0xe8>)
 8001a44:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001a48:	79fb      	ldrb	r3, [r7, #7]
 8001a4a:	4a07      	ldr	r2, [pc, #28]	@ (8001a68 <BSP_LED_Init+0xe4>)
 8001a4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a50:	2200      	movs	r2, #0
 8001a52:	4619      	mov	r1, r3
 8001a54:	f002 fc02 	bl	800425c <HAL_GPIO_WritePin>
  }

  return ret;
 8001a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3730      	adds	r7, #48	@ 0x30
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	58024400 	.word	0x58024400
 8001a68:	0800c38c 	.word	0x0800c38c
 8001a6c:	24000008 	.word	0x24000008

08001a70 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b088      	sub	sp, #32
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	4603      	mov	r3, r0
 8001a78:	460a      	mov	r2, r1
 8001a7a:	71fb      	strb	r3, [r7, #7]
 8001a7c:	4613      	mov	r3, r2
 8001a7e:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001a80:	4b2e      	ldr	r3, [pc, #184]	@ (8001b3c <BSP_PB_Init+0xcc>)
 8001a82:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001a86:	4a2d      	ldr	r2, [pc, #180]	@ (8001b3c <BSP_PB_Init+0xcc>)
 8001a88:	f043 0304 	orr.w	r3, r3, #4
 8001a8c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001a90:	4b2a      	ldr	r3, [pc, #168]	@ (8001b3c <BSP_PB_Init+0xcc>)
 8001a92:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001a96:	f003 0304 	and.w	r3, r3, #4
 8001a9a:	60bb      	str	r3, [r7, #8]
 8001a9c:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8001a9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001aa2:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001aac:	79bb      	ldrb	r3, [r7, #6]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d10c      	bne.n	8001acc <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8001ab6:	79fb      	ldrb	r3, [r7, #7]
 8001ab8:	4a21      	ldr	r2, [pc, #132]	@ (8001b40 <BSP_PB_Init+0xd0>)
 8001aba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001abe:	f107 020c 	add.w	r2, r7, #12
 8001ac2:	4611      	mov	r1, r2
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f002 fa19 	bl	8003efc <HAL_GPIO_Init>
 8001aca:	e031      	b.n	8001b30 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001acc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ad0:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001ad2:	79fb      	ldrb	r3, [r7, #7]
 8001ad4:	4a1a      	ldr	r2, [pc, #104]	@ (8001b40 <BSP_PB_Init+0xd0>)
 8001ad6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ada:	f107 020c 	add.w	r2, r7, #12
 8001ade:	4611      	mov	r1, r2
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f002 fa0b 	bl	8003efc <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001ae6:	79fb      	ldrb	r3, [r7, #7]
 8001ae8:	00db      	lsls	r3, r3, #3
 8001aea:	4a16      	ldr	r2, [pc, #88]	@ (8001b44 <BSP_PB_Init+0xd4>)
 8001aec:	441a      	add	r2, r3
 8001aee:	79fb      	ldrb	r3, [r7, #7]
 8001af0:	4915      	ldr	r1, [pc, #84]	@ (8001b48 <BSP_PB_Init+0xd8>)
 8001af2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001af6:	4619      	mov	r1, r3
 8001af8:	4610      	mov	r0, r2
 8001afa:	f000 ffec 	bl	8002ad6 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001afe:	79fb      	ldrb	r3, [r7, #7]
 8001b00:	00db      	lsls	r3, r3, #3
 8001b02:	4a10      	ldr	r2, [pc, #64]	@ (8001b44 <BSP_PB_Init+0xd4>)
 8001b04:	1898      	adds	r0, r3, r2
 8001b06:	79fb      	ldrb	r3, [r7, #7]
 8001b08:	4a10      	ldr	r2, [pc, #64]	@ (8001b4c <BSP_PB_Init+0xdc>)
 8001b0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b0e:	461a      	mov	r2, r3
 8001b10:	2100      	movs	r1, #0
 8001b12:	f000 ffc1 	bl	8002a98 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001b16:	2028      	movs	r0, #40	@ 0x28
 8001b18:	79fb      	ldrb	r3, [r7, #7]
 8001b1a:	4a0d      	ldr	r2, [pc, #52]	@ (8001b50 <BSP_PB_Init+0xe0>)
 8001b1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b20:	2200      	movs	r2, #0
 8001b22:	4619      	mov	r1, r3
 8001b24:	f000 f9a7 	bl	8001e76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001b28:	2328      	movs	r3, #40	@ 0x28
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f000 f9bd 	bl	8001eaa <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001b30:	2300      	movs	r3, #0
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3720      	adds	r7, #32
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	58024400 	.word	0x58024400
 8001b40:	24000014 	.word	0x24000014
 8001b44:	24000558 	.word	0x24000558
 8001b48:	0800c394 	.word	0x0800c394
 8001b4c:	24000018 	.word	0x24000018
 8001b50:	2400001c 	.word	0x2400001c

08001b54 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001b5e:	79fb      	ldrb	r3, [r7, #7]
 8001b60:	00db      	lsls	r3, r3, #3
 8001b62:	4a04      	ldr	r2, [pc, #16]	@ (8001b74 <BSP_PB_IRQHandler+0x20>)
 8001b64:	4413      	add	r3, r2
 8001b66:	4618      	mov	r0, r3
 8001b68:	f000 ffca 	bl	8002b00 <HAL_EXTI_IRQHandler>
}
 8001b6c:	bf00      	nop
 8001b6e:	3708      	adds	r7, #8
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	24000558 	.word	0x24000558

08001b78 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	4603      	mov	r3, r0
 8001b80:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001b82:	bf00      	nop
 8001b84:	370c      	adds	r7, #12
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001b92:	2000      	movs	r0, #0
 8001b94:	f7ff fff0 	bl	8001b78 <BSP_PB_Callback>
}
 8001b98:	bf00      	nop
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ba2:	2003      	movs	r0, #3
 8001ba4:	f000 f95c 	bl	8001e60 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8001ba8:	f003 f9b4 	bl	8004f14 <HAL_RCC_GetSysClockFreq>
 8001bac:	4602      	mov	r2, r0
 8001bae:	4b15      	ldr	r3, [pc, #84]	@ (8001c04 <HAL_Init+0x68>)
 8001bb0:	699b      	ldr	r3, [r3, #24]
 8001bb2:	0a1b      	lsrs	r3, r3, #8
 8001bb4:	f003 030f 	and.w	r3, r3, #15
 8001bb8:	4913      	ldr	r1, [pc, #76]	@ (8001c08 <HAL_Init+0x6c>)
 8001bba:	5ccb      	ldrb	r3, [r1, r3]
 8001bbc:	f003 031f 	and.w	r3, r3, #31
 8001bc0:	fa22 f303 	lsr.w	r3, r2, r3
 8001bc4:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8001bc6:	4b0f      	ldr	r3, [pc, #60]	@ (8001c04 <HAL_Init+0x68>)
 8001bc8:	699b      	ldr	r3, [r3, #24]
 8001bca:	f003 030f 	and.w	r3, r3, #15
 8001bce:	4a0e      	ldr	r2, [pc, #56]	@ (8001c08 <HAL_Init+0x6c>)
 8001bd0:	5cd3      	ldrb	r3, [r2, r3]
 8001bd2:	f003 031f 	and.w	r3, r3, #31
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	fa22 f303 	lsr.w	r3, r2, r3
 8001bdc:	4a0b      	ldr	r2, [pc, #44]	@ (8001c0c <HAL_Init+0x70>)
 8001bde:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001be0:	4a0b      	ldr	r2, [pc, #44]	@ (8001c10 <HAL_Init+0x74>)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001be6:	2000      	movs	r0, #0
 8001be8:	f000 f814 	bl	8001c14 <HAL_InitTick>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e002      	b.n	8001bfc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001bf6:	f7ff fb81 	bl	80012fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bfa:	2300      	movs	r3, #0
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3708      	adds	r7, #8
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	58024400 	.word	0x58024400
 8001c08:	0800c37c 	.word	0x0800c37c
 8001c0c:	24000004 	.word	0x24000004
 8001c10:	24000000 	.word	0x24000000

08001c14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001c1c:	4b15      	ldr	r3, [pc, #84]	@ (8001c74 <HAL_InitTick+0x60>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d101      	bne.n	8001c28 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	e021      	b.n	8001c6c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001c28:	4b13      	ldr	r3, [pc, #76]	@ (8001c78 <HAL_InitTick+0x64>)
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	4b11      	ldr	r3, [pc, #68]	@ (8001c74 <HAL_InitTick+0x60>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	4619      	mov	r1, r3
 8001c32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f000 f941 	bl	8001ec6 <HAL_SYSTICK_Config>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e00e      	b.n	8001c6c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2b0f      	cmp	r3, #15
 8001c52:	d80a      	bhi.n	8001c6a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c54:	2200      	movs	r2, #0
 8001c56:	6879      	ldr	r1, [r7, #4]
 8001c58:	f04f 30ff 	mov.w	r0, #4294967295
 8001c5c:	f000 f90b 	bl	8001e76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c60:	4a06      	ldr	r2, [pc, #24]	@ (8001c7c <HAL_InitTick+0x68>)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c66:	2300      	movs	r3, #0
 8001c68:	e000      	b.n	8001c6c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3708      	adds	r7, #8
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	24000024 	.word	0x24000024
 8001c78:	24000000 	.word	0x24000000
 8001c7c:	24000020 	.word	0x24000020

08001c80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c84:	4b06      	ldr	r3, [pc, #24]	@ (8001ca0 <HAL_IncTick+0x20>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	461a      	mov	r2, r3
 8001c8a:	4b06      	ldr	r3, [pc, #24]	@ (8001ca4 <HAL_IncTick+0x24>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4413      	add	r3, r2
 8001c90:	4a04      	ldr	r2, [pc, #16]	@ (8001ca4 <HAL_IncTick+0x24>)
 8001c92:	6013      	str	r3, [r2, #0]
}
 8001c94:	bf00      	nop
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	24000024 	.word	0x24000024
 8001ca4:	24000560 	.word	0x24000560

08001ca8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  return uwTick;
 8001cac:	4b03      	ldr	r3, [pc, #12]	@ (8001cbc <HAL_GetTick+0x14>)
 8001cae:	681b      	ldr	r3, [r3, #0]
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	24000560 	.word	0x24000560

08001cc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b085      	sub	sp, #20
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	f003 0307 	and.w	r3, r3, #7
 8001cce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8001d00 <__NVIC_SetPriorityGrouping+0x40>)
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cd6:	68ba      	ldr	r2, [r7, #8]
 8001cd8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cdc:	4013      	ands	r3, r2
 8001cde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001ce8:	4b06      	ldr	r3, [pc, #24]	@ (8001d04 <__NVIC_SetPriorityGrouping+0x44>)
 8001cea:	4313      	orrs	r3, r2
 8001cec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cee:	4a04      	ldr	r2, [pc, #16]	@ (8001d00 <__NVIC_SetPriorityGrouping+0x40>)
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	60d3      	str	r3, [r2, #12]
}
 8001cf4:	bf00      	nop
 8001cf6:	3714      	adds	r7, #20
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr
 8001d00:	e000ed00 	.word	0xe000ed00
 8001d04:	05fa0000 	.word	0x05fa0000

08001d08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d0c:	4b04      	ldr	r3, [pc, #16]	@ (8001d20 <__NVIC_GetPriorityGrouping+0x18>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	0a1b      	lsrs	r3, r3, #8
 8001d12:	f003 0307 	and.w	r3, r3, #7
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr
 8001d20:	e000ed00 	.word	0xe000ed00

08001d24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001d2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	db0b      	blt.n	8001d4e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d36:	88fb      	ldrh	r3, [r7, #6]
 8001d38:	f003 021f 	and.w	r2, r3, #31
 8001d3c:	4907      	ldr	r1, [pc, #28]	@ (8001d5c <__NVIC_EnableIRQ+0x38>)
 8001d3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d42:	095b      	lsrs	r3, r3, #5
 8001d44:	2001      	movs	r0, #1
 8001d46:	fa00 f202 	lsl.w	r2, r0, r2
 8001d4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d4e:	bf00      	nop
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	e000e100 	.word	0xe000e100

08001d60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	4603      	mov	r3, r0
 8001d68:	6039      	str	r1, [r7, #0]
 8001d6a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001d6c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	db0a      	blt.n	8001d8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	b2da      	uxtb	r2, r3
 8001d78:	490c      	ldr	r1, [pc, #48]	@ (8001dac <__NVIC_SetPriority+0x4c>)
 8001d7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d7e:	0112      	lsls	r2, r2, #4
 8001d80:	b2d2      	uxtb	r2, r2
 8001d82:	440b      	add	r3, r1
 8001d84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d88:	e00a      	b.n	8001da0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	b2da      	uxtb	r2, r3
 8001d8e:	4908      	ldr	r1, [pc, #32]	@ (8001db0 <__NVIC_SetPriority+0x50>)
 8001d90:	88fb      	ldrh	r3, [r7, #6]
 8001d92:	f003 030f 	and.w	r3, r3, #15
 8001d96:	3b04      	subs	r3, #4
 8001d98:	0112      	lsls	r2, r2, #4
 8001d9a:	b2d2      	uxtb	r2, r2
 8001d9c:	440b      	add	r3, r1
 8001d9e:	761a      	strb	r2, [r3, #24]
}
 8001da0:	bf00      	nop
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr
 8001dac:	e000e100 	.word	0xe000e100
 8001db0:	e000ed00 	.word	0xe000ed00

08001db4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b089      	sub	sp, #36	@ 0x24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	60f8      	str	r0, [r7, #12]
 8001dbc:	60b9      	str	r1, [r7, #8]
 8001dbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f003 0307 	and.w	r3, r3, #7
 8001dc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	f1c3 0307 	rsb	r3, r3, #7
 8001dce:	2b04      	cmp	r3, #4
 8001dd0:	bf28      	it	cs
 8001dd2:	2304      	movcs	r3, #4
 8001dd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	3304      	adds	r3, #4
 8001dda:	2b06      	cmp	r3, #6
 8001ddc:	d902      	bls.n	8001de4 <NVIC_EncodePriority+0x30>
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	3b03      	subs	r3, #3
 8001de2:	e000      	b.n	8001de6 <NVIC_EncodePriority+0x32>
 8001de4:	2300      	movs	r3, #0
 8001de6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de8:	f04f 32ff 	mov.w	r2, #4294967295
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	fa02 f303 	lsl.w	r3, r2, r3
 8001df2:	43da      	mvns	r2, r3
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	401a      	ands	r2, r3
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dfc:	f04f 31ff 	mov.w	r1, #4294967295
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	fa01 f303 	lsl.w	r3, r1, r3
 8001e06:	43d9      	mvns	r1, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e0c:	4313      	orrs	r3, r2
         );
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3724      	adds	r7, #36	@ 0x24
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
	...

08001e1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	3b01      	subs	r3, #1
 8001e28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e2c:	d301      	bcc.n	8001e32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e00f      	b.n	8001e52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e32:	4a0a      	ldr	r2, [pc, #40]	@ (8001e5c <SysTick_Config+0x40>)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	3b01      	subs	r3, #1
 8001e38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e3a:	210f      	movs	r1, #15
 8001e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e40:	f7ff ff8e 	bl	8001d60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e44:	4b05      	ldr	r3, [pc, #20]	@ (8001e5c <SysTick_Config+0x40>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e4a:	4b04      	ldr	r3, [pc, #16]	@ (8001e5c <SysTick_Config+0x40>)
 8001e4c:	2207      	movs	r2, #7
 8001e4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e50:	2300      	movs	r3, #0
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	e000e010 	.word	0xe000e010

08001e60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e68:	6878      	ldr	r0, [r7, #4]
 8001e6a:	f7ff ff29 	bl	8001cc0 <__NVIC_SetPriorityGrouping>
}
 8001e6e:	bf00      	nop
 8001e70:	3708      	adds	r7, #8
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}

08001e76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e76:	b580      	push	{r7, lr}
 8001e78:	b086      	sub	sp, #24
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	60b9      	str	r1, [r7, #8]
 8001e80:	607a      	str	r2, [r7, #4]
 8001e82:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e84:	f7ff ff40 	bl	8001d08 <__NVIC_GetPriorityGrouping>
 8001e88:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	68b9      	ldr	r1, [r7, #8]
 8001e8e:	6978      	ldr	r0, [r7, #20]
 8001e90:	f7ff ff90 	bl	8001db4 <NVIC_EncodePriority>
 8001e94:	4602      	mov	r2, r0
 8001e96:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e9a:	4611      	mov	r1, r2
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7ff ff5f 	bl	8001d60 <__NVIC_SetPriority>
}
 8001ea2:	bf00      	nop
 8001ea4:	3718      	adds	r7, #24
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b082      	sub	sp, #8
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001eb4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff ff33 	bl	8001d24 <__NVIC_EnableIRQ>
}
 8001ebe:	bf00      	nop
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}

08001ec6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b082      	sub	sp, #8
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f7ff ffa4 	bl	8001e1c <SysTick_Config>
 8001ed4:	4603      	mov	r3, r0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3708      	adds	r7, #8
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
	...

08001ee0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001ee4:	f3bf 8f5f 	dmb	sy
}
 8001ee8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001eea:	4b07      	ldr	r3, [pc, #28]	@ (8001f08 <HAL_MPU_Disable+0x28>)
 8001eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eee:	4a06      	ldr	r2, [pc, #24]	@ (8001f08 <HAL_MPU_Disable+0x28>)
 8001ef0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ef4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001ef6:	4b05      	ldr	r3, [pc, #20]	@ (8001f0c <HAL_MPU_Disable+0x2c>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	605a      	str	r2, [r3, #4]
}
 8001efc:	bf00      	nop
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	e000ed00 	.word	0xe000ed00
 8001f0c:	e000ed90 	.word	0xe000ed90

08001f10 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001f18:	4a0b      	ldr	r2, [pc, #44]	@ (8001f48 <HAL_MPU_Enable+0x38>)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	f043 0301 	orr.w	r3, r3, #1
 8001f20:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001f22:	4b0a      	ldr	r3, [pc, #40]	@ (8001f4c <HAL_MPU_Enable+0x3c>)
 8001f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f26:	4a09      	ldr	r2, [pc, #36]	@ (8001f4c <HAL_MPU_Enable+0x3c>)
 8001f28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f2c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001f2e:	f3bf 8f4f 	dsb	sy
}
 8001f32:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001f34:	f3bf 8f6f 	isb	sy
}
 8001f38:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001f3a:	bf00      	nop
 8001f3c:	370c      	adds	r7, #12
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	e000ed90 	.word	0xe000ed90
 8001f4c:	e000ed00 	.word	0xe000ed00

08001f50 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	785a      	ldrb	r2, [r3, #1]
 8001f5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001fcc <HAL_MPU_ConfigRegion+0x7c>)
 8001f5e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001f60:	4b1a      	ldr	r3, [pc, #104]	@ (8001fcc <HAL_MPU_ConfigRegion+0x7c>)
 8001f62:	691b      	ldr	r3, [r3, #16]
 8001f64:	4a19      	ldr	r2, [pc, #100]	@ (8001fcc <HAL_MPU_ConfigRegion+0x7c>)
 8001f66:	f023 0301 	bic.w	r3, r3, #1
 8001f6a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001f6c:	4a17      	ldr	r2, [pc, #92]	@ (8001fcc <HAL_MPU_ConfigRegion+0x7c>)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	7b1b      	ldrb	r3, [r3, #12]
 8001f78:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	7adb      	ldrb	r3, [r3, #11]
 8001f7e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001f80:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	7a9b      	ldrb	r3, [r3, #10]
 8001f86:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001f88:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	7b5b      	ldrb	r3, [r3, #13]
 8001f8e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001f90:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	7b9b      	ldrb	r3, [r3, #14]
 8001f96:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001f98:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	7bdb      	ldrb	r3, [r3, #15]
 8001f9e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001fa0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	7a5b      	ldrb	r3, [r3, #9]
 8001fa6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001fa8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	7a1b      	ldrb	r3, [r3, #8]
 8001fae:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001fb0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	7812      	ldrb	r2, [r2, #0]
 8001fb6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001fb8:	4a04      	ldr	r2, [pc, #16]	@ (8001fcc <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001fba:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001fbc:	6113      	str	r3, [r2, #16]
}
 8001fbe:	bf00      	nop
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	e000ed90 	.word	0xe000ed90

08001fd0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b086      	sub	sp, #24
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8001fd8:	f7ff fe66 	bl	8001ca8 <HAL_GetTick>
 8001fdc:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d101      	bne.n	8001fe8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e2dc      	b.n	80025a2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d008      	beq.n	8002006 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2280      	movs	r2, #128	@ 0x80
 8001ff8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e2cd      	b.n	80025a2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a76      	ldr	r2, [pc, #472]	@ (80021e4 <HAL_DMA_Abort+0x214>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d04a      	beq.n	80020a6 <HAL_DMA_Abort+0xd6>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a74      	ldr	r2, [pc, #464]	@ (80021e8 <HAL_DMA_Abort+0x218>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d045      	beq.n	80020a6 <HAL_DMA_Abort+0xd6>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a73      	ldr	r2, [pc, #460]	@ (80021ec <HAL_DMA_Abort+0x21c>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d040      	beq.n	80020a6 <HAL_DMA_Abort+0xd6>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a71      	ldr	r2, [pc, #452]	@ (80021f0 <HAL_DMA_Abort+0x220>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d03b      	beq.n	80020a6 <HAL_DMA_Abort+0xd6>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a70      	ldr	r2, [pc, #448]	@ (80021f4 <HAL_DMA_Abort+0x224>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d036      	beq.n	80020a6 <HAL_DMA_Abort+0xd6>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a6e      	ldr	r2, [pc, #440]	@ (80021f8 <HAL_DMA_Abort+0x228>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d031      	beq.n	80020a6 <HAL_DMA_Abort+0xd6>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a6d      	ldr	r2, [pc, #436]	@ (80021fc <HAL_DMA_Abort+0x22c>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d02c      	beq.n	80020a6 <HAL_DMA_Abort+0xd6>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a6b      	ldr	r2, [pc, #428]	@ (8002200 <HAL_DMA_Abort+0x230>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d027      	beq.n	80020a6 <HAL_DMA_Abort+0xd6>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a6a      	ldr	r2, [pc, #424]	@ (8002204 <HAL_DMA_Abort+0x234>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d022      	beq.n	80020a6 <HAL_DMA_Abort+0xd6>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a68      	ldr	r2, [pc, #416]	@ (8002208 <HAL_DMA_Abort+0x238>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d01d      	beq.n	80020a6 <HAL_DMA_Abort+0xd6>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a67      	ldr	r2, [pc, #412]	@ (800220c <HAL_DMA_Abort+0x23c>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d018      	beq.n	80020a6 <HAL_DMA_Abort+0xd6>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a65      	ldr	r2, [pc, #404]	@ (8002210 <HAL_DMA_Abort+0x240>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d013      	beq.n	80020a6 <HAL_DMA_Abort+0xd6>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a64      	ldr	r2, [pc, #400]	@ (8002214 <HAL_DMA_Abort+0x244>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d00e      	beq.n	80020a6 <HAL_DMA_Abort+0xd6>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a62      	ldr	r2, [pc, #392]	@ (8002218 <HAL_DMA_Abort+0x248>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d009      	beq.n	80020a6 <HAL_DMA_Abort+0xd6>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a61      	ldr	r2, [pc, #388]	@ (800221c <HAL_DMA_Abort+0x24c>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d004      	beq.n	80020a6 <HAL_DMA_Abort+0xd6>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a5f      	ldr	r2, [pc, #380]	@ (8002220 <HAL_DMA_Abort+0x250>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d101      	bne.n	80020aa <HAL_DMA_Abort+0xda>
 80020a6:	2301      	movs	r3, #1
 80020a8:	e000      	b.n	80020ac <HAL_DMA_Abort+0xdc>
 80020aa:	2300      	movs	r3, #0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d013      	beq.n	80020d8 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f022 021e 	bic.w	r2, r2, #30
 80020be:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	695a      	ldr	r2, [r3, #20]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80020ce:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	617b      	str	r3, [r7, #20]
 80020d6:	e00a      	b.n	80020ee <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f022 020e 	bic.w	r2, r2, #14
 80020e6:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a3c      	ldr	r2, [pc, #240]	@ (80021e4 <HAL_DMA_Abort+0x214>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d072      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a3a      	ldr	r2, [pc, #232]	@ (80021e8 <HAL_DMA_Abort+0x218>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d06d      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a39      	ldr	r2, [pc, #228]	@ (80021ec <HAL_DMA_Abort+0x21c>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d068      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a37      	ldr	r2, [pc, #220]	@ (80021f0 <HAL_DMA_Abort+0x220>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d063      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a36      	ldr	r2, [pc, #216]	@ (80021f4 <HAL_DMA_Abort+0x224>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d05e      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a34      	ldr	r2, [pc, #208]	@ (80021f8 <HAL_DMA_Abort+0x228>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d059      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a33      	ldr	r2, [pc, #204]	@ (80021fc <HAL_DMA_Abort+0x22c>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d054      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a31      	ldr	r2, [pc, #196]	@ (8002200 <HAL_DMA_Abort+0x230>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d04f      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a30      	ldr	r2, [pc, #192]	@ (8002204 <HAL_DMA_Abort+0x234>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d04a      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a2e      	ldr	r2, [pc, #184]	@ (8002208 <HAL_DMA_Abort+0x238>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d045      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a2d      	ldr	r2, [pc, #180]	@ (800220c <HAL_DMA_Abort+0x23c>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d040      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a2b      	ldr	r2, [pc, #172]	@ (8002210 <HAL_DMA_Abort+0x240>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d03b      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a2a      	ldr	r2, [pc, #168]	@ (8002214 <HAL_DMA_Abort+0x244>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d036      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a28      	ldr	r2, [pc, #160]	@ (8002218 <HAL_DMA_Abort+0x248>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d031      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a27      	ldr	r2, [pc, #156]	@ (800221c <HAL_DMA_Abort+0x24c>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d02c      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a25      	ldr	r2, [pc, #148]	@ (8002220 <HAL_DMA_Abort+0x250>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d027      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a24      	ldr	r2, [pc, #144]	@ (8002224 <HAL_DMA_Abort+0x254>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d022      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a22      	ldr	r2, [pc, #136]	@ (8002228 <HAL_DMA_Abort+0x258>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d01d      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a21      	ldr	r2, [pc, #132]	@ (800222c <HAL_DMA_Abort+0x25c>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d018      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a1f      	ldr	r2, [pc, #124]	@ (8002230 <HAL_DMA_Abort+0x260>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d013      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a1e      	ldr	r2, [pc, #120]	@ (8002234 <HAL_DMA_Abort+0x264>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d00e      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a1c      	ldr	r2, [pc, #112]	@ (8002238 <HAL_DMA_Abort+0x268>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d009      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a1b      	ldr	r2, [pc, #108]	@ (800223c <HAL_DMA_Abort+0x26c>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d004      	beq.n	80021de <HAL_DMA_Abort+0x20e>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a19      	ldr	r2, [pc, #100]	@ (8002240 <HAL_DMA_Abort+0x270>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d132      	bne.n	8002244 <HAL_DMA_Abort+0x274>
 80021de:	2301      	movs	r3, #1
 80021e0:	e031      	b.n	8002246 <HAL_DMA_Abort+0x276>
 80021e2:	bf00      	nop
 80021e4:	40020010 	.word	0x40020010
 80021e8:	40020028 	.word	0x40020028
 80021ec:	40020040 	.word	0x40020040
 80021f0:	40020058 	.word	0x40020058
 80021f4:	40020070 	.word	0x40020070
 80021f8:	40020088 	.word	0x40020088
 80021fc:	400200a0 	.word	0x400200a0
 8002200:	400200b8 	.word	0x400200b8
 8002204:	40020410 	.word	0x40020410
 8002208:	40020428 	.word	0x40020428
 800220c:	40020440 	.word	0x40020440
 8002210:	40020458 	.word	0x40020458
 8002214:	40020470 	.word	0x40020470
 8002218:	40020488 	.word	0x40020488
 800221c:	400204a0 	.word	0x400204a0
 8002220:	400204b8 	.word	0x400204b8
 8002224:	58025408 	.word	0x58025408
 8002228:	5802541c 	.word	0x5802541c
 800222c:	58025430 	.word	0x58025430
 8002230:	58025444 	.word	0x58025444
 8002234:	58025458 	.word	0x58025458
 8002238:	5802546c 	.word	0x5802546c
 800223c:	58025480 	.word	0x58025480
 8002240:	58025494 	.word	0x58025494
 8002244:	2300      	movs	r3, #0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d007      	beq.n	800225a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002254:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002258:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a6d      	ldr	r2, [pc, #436]	@ (8002414 <HAL_DMA_Abort+0x444>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d04a      	beq.n	80022fa <HAL_DMA_Abort+0x32a>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a6b      	ldr	r2, [pc, #428]	@ (8002418 <HAL_DMA_Abort+0x448>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d045      	beq.n	80022fa <HAL_DMA_Abort+0x32a>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a6a      	ldr	r2, [pc, #424]	@ (800241c <HAL_DMA_Abort+0x44c>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d040      	beq.n	80022fa <HAL_DMA_Abort+0x32a>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a68      	ldr	r2, [pc, #416]	@ (8002420 <HAL_DMA_Abort+0x450>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d03b      	beq.n	80022fa <HAL_DMA_Abort+0x32a>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a67      	ldr	r2, [pc, #412]	@ (8002424 <HAL_DMA_Abort+0x454>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d036      	beq.n	80022fa <HAL_DMA_Abort+0x32a>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a65      	ldr	r2, [pc, #404]	@ (8002428 <HAL_DMA_Abort+0x458>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d031      	beq.n	80022fa <HAL_DMA_Abort+0x32a>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a64      	ldr	r2, [pc, #400]	@ (800242c <HAL_DMA_Abort+0x45c>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d02c      	beq.n	80022fa <HAL_DMA_Abort+0x32a>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a62      	ldr	r2, [pc, #392]	@ (8002430 <HAL_DMA_Abort+0x460>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d027      	beq.n	80022fa <HAL_DMA_Abort+0x32a>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a61      	ldr	r2, [pc, #388]	@ (8002434 <HAL_DMA_Abort+0x464>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d022      	beq.n	80022fa <HAL_DMA_Abort+0x32a>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a5f      	ldr	r2, [pc, #380]	@ (8002438 <HAL_DMA_Abort+0x468>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d01d      	beq.n	80022fa <HAL_DMA_Abort+0x32a>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a5e      	ldr	r2, [pc, #376]	@ (800243c <HAL_DMA_Abort+0x46c>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d018      	beq.n	80022fa <HAL_DMA_Abort+0x32a>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a5c      	ldr	r2, [pc, #368]	@ (8002440 <HAL_DMA_Abort+0x470>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d013      	beq.n	80022fa <HAL_DMA_Abort+0x32a>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a5b      	ldr	r2, [pc, #364]	@ (8002444 <HAL_DMA_Abort+0x474>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d00e      	beq.n	80022fa <HAL_DMA_Abort+0x32a>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a59      	ldr	r2, [pc, #356]	@ (8002448 <HAL_DMA_Abort+0x478>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d009      	beq.n	80022fa <HAL_DMA_Abort+0x32a>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a58      	ldr	r2, [pc, #352]	@ (800244c <HAL_DMA_Abort+0x47c>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d004      	beq.n	80022fa <HAL_DMA_Abort+0x32a>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a56      	ldr	r2, [pc, #344]	@ (8002450 <HAL_DMA_Abort+0x480>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d108      	bne.n	800230c <HAL_DMA_Abort+0x33c>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f022 0201 	bic.w	r2, r2, #1
 8002308:	601a      	str	r2, [r3, #0]
 800230a:	e007      	b.n	800231c <HAL_DMA_Abort+0x34c>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f022 0201 	bic.w	r2, r2, #1
 800231a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800231c:	e013      	b.n	8002346 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800231e:	f7ff fcc3 	bl	8001ca8 <HAL_GetTick>
 8002322:	4602      	mov	r2, r0
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	1ad3      	subs	r3, r2, r3
 8002328:	2b05      	cmp	r3, #5
 800232a:	d90c      	bls.n	8002346 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2220      	movs	r2, #32
 8002330:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2203      	movs	r2, #3
 8002336:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	e12d      	b.n	80025a2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	2b00      	cmp	r3, #0
 8002350:	d1e5      	bne.n	800231e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a2f      	ldr	r2, [pc, #188]	@ (8002414 <HAL_DMA_Abort+0x444>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d04a      	beq.n	80023f2 <HAL_DMA_Abort+0x422>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a2d      	ldr	r2, [pc, #180]	@ (8002418 <HAL_DMA_Abort+0x448>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d045      	beq.n	80023f2 <HAL_DMA_Abort+0x422>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a2c      	ldr	r2, [pc, #176]	@ (800241c <HAL_DMA_Abort+0x44c>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d040      	beq.n	80023f2 <HAL_DMA_Abort+0x422>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a2a      	ldr	r2, [pc, #168]	@ (8002420 <HAL_DMA_Abort+0x450>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d03b      	beq.n	80023f2 <HAL_DMA_Abort+0x422>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a29      	ldr	r2, [pc, #164]	@ (8002424 <HAL_DMA_Abort+0x454>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d036      	beq.n	80023f2 <HAL_DMA_Abort+0x422>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a27      	ldr	r2, [pc, #156]	@ (8002428 <HAL_DMA_Abort+0x458>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d031      	beq.n	80023f2 <HAL_DMA_Abort+0x422>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a26      	ldr	r2, [pc, #152]	@ (800242c <HAL_DMA_Abort+0x45c>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d02c      	beq.n	80023f2 <HAL_DMA_Abort+0x422>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a24      	ldr	r2, [pc, #144]	@ (8002430 <HAL_DMA_Abort+0x460>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d027      	beq.n	80023f2 <HAL_DMA_Abort+0x422>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a23      	ldr	r2, [pc, #140]	@ (8002434 <HAL_DMA_Abort+0x464>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d022      	beq.n	80023f2 <HAL_DMA_Abort+0x422>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a21      	ldr	r2, [pc, #132]	@ (8002438 <HAL_DMA_Abort+0x468>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d01d      	beq.n	80023f2 <HAL_DMA_Abort+0x422>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a20      	ldr	r2, [pc, #128]	@ (800243c <HAL_DMA_Abort+0x46c>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d018      	beq.n	80023f2 <HAL_DMA_Abort+0x422>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a1e      	ldr	r2, [pc, #120]	@ (8002440 <HAL_DMA_Abort+0x470>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d013      	beq.n	80023f2 <HAL_DMA_Abort+0x422>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a1d      	ldr	r2, [pc, #116]	@ (8002444 <HAL_DMA_Abort+0x474>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d00e      	beq.n	80023f2 <HAL_DMA_Abort+0x422>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a1b      	ldr	r2, [pc, #108]	@ (8002448 <HAL_DMA_Abort+0x478>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d009      	beq.n	80023f2 <HAL_DMA_Abort+0x422>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a1a      	ldr	r2, [pc, #104]	@ (800244c <HAL_DMA_Abort+0x47c>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d004      	beq.n	80023f2 <HAL_DMA_Abort+0x422>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a18      	ldr	r2, [pc, #96]	@ (8002450 <HAL_DMA_Abort+0x480>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d101      	bne.n	80023f6 <HAL_DMA_Abort+0x426>
 80023f2:	2301      	movs	r3, #1
 80023f4:	e000      	b.n	80023f8 <HAL_DMA_Abort+0x428>
 80023f6:	2300      	movs	r3, #0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d02b      	beq.n	8002454 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002400:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002406:	f003 031f 	and.w	r3, r3, #31
 800240a:	223f      	movs	r2, #63	@ 0x3f
 800240c:	409a      	lsls	r2, r3
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	609a      	str	r2, [r3, #8]
 8002412:	e02a      	b.n	800246a <HAL_DMA_Abort+0x49a>
 8002414:	40020010 	.word	0x40020010
 8002418:	40020028 	.word	0x40020028
 800241c:	40020040 	.word	0x40020040
 8002420:	40020058 	.word	0x40020058
 8002424:	40020070 	.word	0x40020070
 8002428:	40020088 	.word	0x40020088
 800242c:	400200a0 	.word	0x400200a0
 8002430:	400200b8 	.word	0x400200b8
 8002434:	40020410 	.word	0x40020410
 8002438:	40020428 	.word	0x40020428
 800243c:	40020440 	.word	0x40020440
 8002440:	40020458 	.word	0x40020458
 8002444:	40020470 	.word	0x40020470
 8002448:	40020488 	.word	0x40020488
 800244c:	400204a0 	.word	0x400204a0
 8002450:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002458:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800245e:	f003 031f 	and.w	r3, r3, #31
 8002462:	2201      	movs	r2, #1
 8002464:	409a      	lsls	r2, r3
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a4f      	ldr	r2, [pc, #316]	@ (80025ac <HAL_DMA_Abort+0x5dc>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d072      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a4d      	ldr	r2, [pc, #308]	@ (80025b0 <HAL_DMA_Abort+0x5e0>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d06d      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a4c      	ldr	r2, [pc, #304]	@ (80025b4 <HAL_DMA_Abort+0x5e4>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d068      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a4a      	ldr	r2, [pc, #296]	@ (80025b8 <HAL_DMA_Abort+0x5e8>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d063      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a49      	ldr	r2, [pc, #292]	@ (80025bc <HAL_DMA_Abort+0x5ec>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d05e      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a47      	ldr	r2, [pc, #284]	@ (80025c0 <HAL_DMA_Abort+0x5f0>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d059      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a46      	ldr	r2, [pc, #280]	@ (80025c4 <HAL_DMA_Abort+0x5f4>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d054      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a44      	ldr	r2, [pc, #272]	@ (80025c8 <HAL_DMA_Abort+0x5f8>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d04f      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a43      	ldr	r2, [pc, #268]	@ (80025cc <HAL_DMA_Abort+0x5fc>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d04a      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a41      	ldr	r2, [pc, #260]	@ (80025d0 <HAL_DMA_Abort+0x600>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d045      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a40      	ldr	r2, [pc, #256]	@ (80025d4 <HAL_DMA_Abort+0x604>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d040      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a3e      	ldr	r2, [pc, #248]	@ (80025d8 <HAL_DMA_Abort+0x608>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d03b      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a3d      	ldr	r2, [pc, #244]	@ (80025dc <HAL_DMA_Abort+0x60c>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d036      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a3b      	ldr	r2, [pc, #236]	@ (80025e0 <HAL_DMA_Abort+0x610>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d031      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a3a      	ldr	r2, [pc, #232]	@ (80025e4 <HAL_DMA_Abort+0x614>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d02c      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a38      	ldr	r2, [pc, #224]	@ (80025e8 <HAL_DMA_Abort+0x618>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d027      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a37      	ldr	r2, [pc, #220]	@ (80025ec <HAL_DMA_Abort+0x61c>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d022      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a35      	ldr	r2, [pc, #212]	@ (80025f0 <HAL_DMA_Abort+0x620>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d01d      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a34      	ldr	r2, [pc, #208]	@ (80025f4 <HAL_DMA_Abort+0x624>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d018      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a32      	ldr	r2, [pc, #200]	@ (80025f8 <HAL_DMA_Abort+0x628>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d013      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a31      	ldr	r2, [pc, #196]	@ (80025fc <HAL_DMA_Abort+0x62c>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d00e      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a2f      	ldr	r2, [pc, #188]	@ (8002600 <HAL_DMA_Abort+0x630>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d009      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a2e      	ldr	r2, [pc, #184]	@ (8002604 <HAL_DMA_Abort+0x634>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d004      	beq.n	800255a <HAL_DMA_Abort+0x58a>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a2c      	ldr	r2, [pc, #176]	@ (8002608 <HAL_DMA_Abort+0x638>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d101      	bne.n	800255e <HAL_DMA_Abort+0x58e>
 800255a:	2301      	movs	r3, #1
 800255c:	e000      	b.n	8002560 <HAL_DMA_Abort+0x590>
 800255e:	2300      	movs	r3, #0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d015      	beq.n	8002590 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800256c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002572:	2b00      	cmp	r3, #0
 8002574:	d00c      	beq.n	8002590 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002580:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002584:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800258e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2201      	movs	r2, #1
 8002594:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2200      	movs	r2, #0
 800259c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3718      	adds	r7, #24
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	40020010 	.word	0x40020010
 80025b0:	40020028 	.word	0x40020028
 80025b4:	40020040 	.word	0x40020040
 80025b8:	40020058 	.word	0x40020058
 80025bc:	40020070 	.word	0x40020070
 80025c0:	40020088 	.word	0x40020088
 80025c4:	400200a0 	.word	0x400200a0
 80025c8:	400200b8 	.word	0x400200b8
 80025cc:	40020410 	.word	0x40020410
 80025d0:	40020428 	.word	0x40020428
 80025d4:	40020440 	.word	0x40020440
 80025d8:	40020458 	.word	0x40020458
 80025dc:	40020470 	.word	0x40020470
 80025e0:	40020488 	.word	0x40020488
 80025e4:	400204a0 	.word	0x400204a0
 80025e8:	400204b8 	.word	0x400204b8
 80025ec:	58025408 	.word	0x58025408
 80025f0:	5802541c 	.word	0x5802541c
 80025f4:	58025430 	.word	0x58025430
 80025f8:	58025444 	.word	0x58025444
 80025fc:	58025458 	.word	0x58025458
 8002600:	5802546c 	.word	0x5802546c
 8002604:	58025480 	.word	0x58025480
 8002608:	58025494 	.word	0x58025494

0800260c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d101      	bne.n	800261e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e237      	b.n	8002a8e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002624:	b2db      	uxtb	r3, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d004      	beq.n	8002634 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2280      	movs	r2, #128	@ 0x80
 800262e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e22c      	b.n	8002a8e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a5c      	ldr	r2, [pc, #368]	@ (80027ac <HAL_DMA_Abort_IT+0x1a0>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d04a      	beq.n	80026d4 <HAL_DMA_Abort_IT+0xc8>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a5b      	ldr	r2, [pc, #364]	@ (80027b0 <HAL_DMA_Abort_IT+0x1a4>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d045      	beq.n	80026d4 <HAL_DMA_Abort_IT+0xc8>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a59      	ldr	r2, [pc, #356]	@ (80027b4 <HAL_DMA_Abort_IT+0x1a8>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d040      	beq.n	80026d4 <HAL_DMA_Abort_IT+0xc8>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a58      	ldr	r2, [pc, #352]	@ (80027b8 <HAL_DMA_Abort_IT+0x1ac>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d03b      	beq.n	80026d4 <HAL_DMA_Abort_IT+0xc8>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a56      	ldr	r2, [pc, #344]	@ (80027bc <HAL_DMA_Abort_IT+0x1b0>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d036      	beq.n	80026d4 <HAL_DMA_Abort_IT+0xc8>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a55      	ldr	r2, [pc, #340]	@ (80027c0 <HAL_DMA_Abort_IT+0x1b4>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d031      	beq.n	80026d4 <HAL_DMA_Abort_IT+0xc8>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a53      	ldr	r2, [pc, #332]	@ (80027c4 <HAL_DMA_Abort_IT+0x1b8>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d02c      	beq.n	80026d4 <HAL_DMA_Abort_IT+0xc8>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a52      	ldr	r2, [pc, #328]	@ (80027c8 <HAL_DMA_Abort_IT+0x1bc>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d027      	beq.n	80026d4 <HAL_DMA_Abort_IT+0xc8>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a50      	ldr	r2, [pc, #320]	@ (80027cc <HAL_DMA_Abort_IT+0x1c0>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d022      	beq.n	80026d4 <HAL_DMA_Abort_IT+0xc8>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a4f      	ldr	r2, [pc, #316]	@ (80027d0 <HAL_DMA_Abort_IT+0x1c4>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d01d      	beq.n	80026d4 <HAL_DMA_Abort_IT+0xc8>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a4d      	ldr	r2, [pc, #308]	@ (80027d4 <HAL_DMA_Abort_IT+0x1c8>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d018      	beq.n	80026d4 <HAL_DMA_Abort_IT+0xc8>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a4c      	ldr	r2, [pc, #304]	@ (80027d8 <HAL_DMA_Abort_IT+0x1cc>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d013      	beq.n	80026d4 <HAL_DMA_Abort_IT+0xc8>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a4a      	ldr	r2, [pc, #296]	@ (80027dc <HAL_DMA_Abort_IT+0x1d0>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d00e      	beq.n	80026d4 <HAL_DMA_Abort_IT+0xc8>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a49      	ldr	r2, [pc, #292]	@ (80027e0 <HAL_DMA_Abort_IT+0x1d4>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d009      	beq.n	80026d4 <HAL_DMA_Abort_IT+0xc8>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a47      	ldr	r2, [pc, #284]	@ (80027e4 <HAL_DMA_Abort_IT+0x1d8>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d004      	beq.n	80026d4 <HAL_DMA_Abort_IT+0xc8>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a46      	ldr	r2, [pc, #280]	@ (80027e8 <HAL_DMA_Abort_IT+0x1dc>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d101      	bne.n	80026d8 <HAL_DMA_Abort_IT+0xcc>
 80026d4:	2301      	movs	r3, #1
 80026d6:	e000      	b.n	80026da <HAL_DMA_Abort_IT+0xce>
 80026d8:	2300      	movs	r3, #0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	f000 8086 	beq.w	80027ec <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2204      	movs	r2, #4
 80026e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a2f      	ldr	r2, [pc, #188]	@ (80027ac <HAL_DMA_Abort_IT+0x1a0>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d04a      	beq.n	8002788 <HAL_DMA_Abort_IT+0x17c>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a2e      	ldr	r2, [pc, #184]	@ (80027b0 <HAL_DMA_Abort_IT+0x1a4>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d045      	beq.n	8002788 <HAL_DMA_Abort_IT+0x17c>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a2c      	ldr	r2, [pc, #176]	@ (80027b4 <HAL_DMA_Abort_IT+0x1a8>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d040      	beq.n	8002788 <HAL_DMA_Abort_IT+0x17c>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a2b      	ldr	r2, [pc, #172]	@ (80027b8 <HAL_DMA_Abort_IT+0x1ac>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d03b      	beq.n	8002788 <HAL_DMA_Abort_IT+0x17c>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a29      	ldr	r2, [pc, #164]	@ (80027bc <HAL_DMA_Abort_IT+0x1b0>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d036      	beq.n	8002788 <HAL_DMA_Abort_IT+0x17c>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a28      	ldr	r2, [pc, #160]	@ (80027c0 <HAL_DMA_Abort_IT+0x1b4>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d031      	beq.n	8002788 <HAL_DMA_Abort_IT+0x17c>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a26      	ldr	r2, [pc, #152]	@ (80027c4 <HAL_DMA_Abort_IT+0x1b8>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d02c      	beq.n	8002788 <HAL_DMA_Abort_IT+0x17c>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a25      	ldr	r2, [pc, #148]	@ (80027c8 <HAL_DMA_Abort_IT+0x1bc>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d027      	beq.n	8002788 <HAL_DMA_Abort_IT+0x17c>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a23      	ldr	r2, [pc, #140]	@ (80027cc <HAL_DMA_Abort_IT+0x1c0>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d022      	beq.n	8002788 <HAL_DMA_Abort_IT+0x17c>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a22      	ldr	r2, [pc, #136]	@ (80027d0 <HAL_DMA_Abort_IT+0x1c4>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d01d      	beq.n	8002788 <HAL_DMA_Abort_IT+0x17c>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a20      	ldr	r2, [pc, #128]	@ (80027d4 <HAL_DMA_Abort_IT+0x1c8>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d018      	beq.n	8002788 <HAL_DMA_Abort_IT+0x17c>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a1f      	ldr	r2, [pc, #124]	@ (80027d8 <HAL_DMA_Abort_IT+0x1cc>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d013      	beq.n	8002788 <HAL_DMA_Abort_IT+0x17c>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a1d      	ldr	r2, [pc, #116]	@ (80027dc <HAL_DMA_Abort_IT+0x1d0>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d00e      	beq.n	8002788 <HAL_DMA_Abort_IT+0x17c>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a1c      	ldr	r2, [pc, #112]	@ (80027e0 <HAL_DMA_Abort_IT+0x1d4>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d009      	beq.n	8002788 <HAL_DMA_Abort_IT+0x17c>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a1a      	ldr	r2, [pc, #104]	@ (80027e4 <HAL_DMA_Abort_IT+0x1d8>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d004      	beq.n	8002788 <HAL_DMA_Abort_IT+0x17c>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a19      	ldr	r2, [pc, #100]	@ (80027e8 <HAL_DMA_Abort_IT+0x1dc>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d108      	bne.n	800279a <HAL_DMA_Abort_IT+0x18e>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f022 0201 	bic.w	r2, r2, #1
 8002796:	601a      	str	r2, [r3, #0]
 8002798:	e178      	b.n	8002a8c <HAL_DMA_Abort_IT+0x480>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f022 0201 	bic.w	r2, r2, #1
 80027a8:	601a      	str	r2, [r3, #0]
 80027aa:	e16f      	b.n	8002a8c <HAL_DMA_Abort_IT+0x480>
 80027ac:	40020010 	.word	0x40020010
 80027b0:	40020028 	.word	0x40020028
 80027b4:	40020040 	.word	0x40020040
 80027b8:	40020058 	.word	0x40020058
 80027bc:	40020070 	.word	0x40020070
 80027c0:	40020088 	.word	0x40020088
 80027c4:	400200a0 	.word	0x400200a0
 80027c8:	400200b8 	.word	0x400200b8
 80027cc:	40020410 	.word	0x40020410
 80027d0:	40020428 	.word	0x40020428
 80027d4:	40020440 	.word	0x40020440
 80027d8:	40020458 	.word	0x40020458
 80027dc:	40020470 	.word	0x40020470
 80027e0:	40020488 	.word	0x40020488
 80027e4:	400204a0 	.word	0x400204a0
 80027e8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f022 020e 	bic.w	r2, r2, #14
 80027fa:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a6c      	ldr	r2, [pc, #432]	@ (80029b4 <HAL_DMA_Abort_IT+0x3a8>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d04a      	beq.n	800289c <HAL_DMA_Abort_IT+0x290>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a6b      	ldr	r2, [pc, #428]	@ (80029b8 <HAL_DMA_Abort_IT+0x3ac>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d045      	beq.n	800289c <HAL_DMA_Abort_IT+0x290>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a69      	ldr	r2, [pc, #420]	@ (80029bc <HAL_DMA_Abort_IT+0x3b0>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d040      	beq.n	800289c <HAL_DMA_Abort_IT+0x290>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a68      	ldr	r2, [pc, #416]	@ (80029c0 <HAL_DMA_Abort_IT+0x3b4>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d03b      	beq.n	800289c <HAL_DMA_Abort_IT+0x290>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a66      	ldr	r2, [pc, #408]	@ (80029c4 <HAL_DMA_Abort_IT+0x3b8>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d036      	beq.n	800289c <HAL_DMA_Abort_IT+0x290>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a65      	ldr	r2, [pc, #404]	@ (80029c8 <HAL_DMA_Abort_IT+0x3bc>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d031      	beq.n	800289c <HAL_DMA_Abort_IT+0x290>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a63      	ldr	r2, [pc, #396]	@ (80029cc <HAL_DMA_Abort_IT+0x3c0>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d02c      	beq.n	800289c <HAL_DMA_Abort_IT+0x290>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a62      	ldr	r2, [pc, #392]	@ (80029d0 <HAL_DMA_Abort_IT+0x3c4>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d027      	beq.n	800289c <HAL_DMA_Abort_IT+0x290>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a60      	ldr	r2, [pc, #384]	@ (80029d4 <HAL_DMA_Abort_IT+0x3c8>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d022      	beq.n	800289c <HAL_DMA_Abort_IT+0x290>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a5f      	ldr	r2, [pc, #380]	@ (80029d8 <HAL_DMA_Abort_IT+0x3cc>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d01d      	beq.n	800289c <HAL_DMA_Abort_IT+0x290>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a5d      	ldr	r2, [pc, #372]	@ (80029dc <HAL_DMA_Abort_IT+0x3d0>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d018      	beq.n	800289c <HAL_DMA_Abort_IT+0x290>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a5c      	ldr	r2, [pc, #368]	@ (80029e0 <HAL_DMA_Abort_IT+0x3d4>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d013      	beq.n	800289c <HAL_DMA_Abort_IT+0x290>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a5a      	ldr	r2, [pc, #360]	@ (80029e4 <HAL_DMA_Abort_IT+0x3d8>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d00e      	beq.n	800289c <HAL_DMA_Abort_IT+0x290>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a59      	ldr	r2, [pc, #356]	@ (80029e8 <HAL_DMA_Abort_IT+0x3dc>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d009      	beq.n	800289c <HAL_DMA_Abort_IT+0x290>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a57      	ldr	r2, [pc, #348]	@ (80029ec <HAL_DMA_Abort_IT+0x3e0>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d004      	beq.n	800289c <HAL_DMA_Abort_IT+0x290>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a56      	ldr	r2, [pc, #344]	@ (80029f0 <HAL_DMA_Abort_IT+0x3e4>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d108      	bne.n	80028ae <HAL_DMA_Abort_IT+0x2a2>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f022 0201 	bic.w	r2, r2, #1
 80028aa:	601a      	str	r2, [r3, #0]
 80028ac:	e007      	b.n	80028be <HAL_DMA_Abort_IT+0x2b2>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f022 0201 	bic.w	r2, r2, #1
 80028bc:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a3c      	ldr	r2, [pc, #240]	@ (80029b4 <HAL_DMA_Abort_IT+0x3a8>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d072      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a3a      	ldr	r2, [pc, #232]	@ (80029b8 <HAL_DMA_Abort_IT+0x3ac>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d06d      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a39      	ldr	r2, [pc, #228]	@ (80029bc <HAL_DMA_Abort_IT+0x3b0>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d068      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a37      	ldr	r2, [pc, #220]	@ (80029c0 <HAL_DMA_Abort_IT+0x3b4>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d063      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a36      	ldr	r2, [pc, #216]	@ (80029c4 <HAL_DMA_Abort_IT+0x3b8>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d05e      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a34      	ldr	r2, [pc, #208]	@ (80029c8 <HAL_DMA_Abort_IT+0x3bc>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d059      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a33      	ldr	r2, [pc, #204]	@ (80029cc <HAL_DMA_Abort_IT+0x3c0>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d054      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a31      	ldr	r2, [pc, #196]	@ (80029d0 <HAL_DMA_Abort_IT+0x3c4>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d04f      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a30      	ldr	r2, [pc, #192]	@ (80029d4 <HAL_DMA_Abort_IT+0x3c8>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d04a      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a2e      	ldr	r2, [pc, #184]	@ (80029d8 <HAL_DMA_Abort_IT+0x3cc>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d045      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a2d      	ldr	r2, [pc, #180]	@ (80029dc <HAL_DMA_Abort_IT+0x3d0>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d040      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a2b      	ldr	r2, [pc, #172]	@ (80029e0 <HAL_DMA_Abort_IT+0x3d4>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d03b      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a2a      	ldr	r2, [pc, #168]	@ (80029e4 <HAL_DMA_Abort_IT+0x3d8>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d036      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a28      	ldr	r2, [pc, #160]	@ (80029e8 <HAL_DMA_Abort_IT+0x3dc>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d031      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a27      	ldr	r2, [pc, #156]	@ (80029ec <HAL_DMA_Abort_IT+0x3e0>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d02c      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a25      	ldr	r2, [pc, #148]	@ (80029f0 <HAL_DMA_Abort_IT+0x3e4>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d027      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a24      	ldr	r2, [pc, #144]	@ (80029f4 <HAL_DMA_Abort_IT+0x3e8>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d022      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a22      	ldr	r2, [pc, #136]	@ (80029f8 <HAL_DMA_Abort_IT+0x3ec>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d01d      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a21      	ldr	r2, [pc, #132]	@ (80029fc <HAL_DMA_Abort_IT+0x3f0>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d018      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a1f      	ldr	r2, [pc, #124]	@ (8002a00 <HAL_DMA_Abort_IT+0x3f4>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d013      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a1e      	ldr	r2, [pc, #120]	@ (8002a04 <HAL_DMA_Abort_IT+0x3f8>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d00e      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a1c      	ldr	r2, [pc, #112]	@ (8002a08 <HAL_DMA_Abort_IT+0x3fc>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d009      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a1b      	ldr	r2, [pc, #108]	@ (8002a0c <HAL_DMA_Abort_IT+0x400>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d004      	beq.n	80029ae <HAL_DMA_Abort_IT+0x3a2>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a19      	ldr	r2, [pc, #100]	@ (8002a10 <HAL_DMA_Abort_IT+0x404>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d132      	bne.n	8002a14 <HAL_DMA_Abort_IT+0x408>
 80029ae:	2301      	movs	r3, #1
 80029b0:	e031      	b.n	8002a16 <HAL_DMA_Abort_IT+0x40a>
 80029b2:	bf00      	nop
 80029b4:	40020010 	.word	0x40020010
 80029b8:	40020028 	.word	0x40020028
 80029bc:	40020040 	.word	0x40020040
 80029c0:	40020058 	.word	0x40020058
 80029c4:	40020070 	.word	0x40020070
 80029c8:	40020088 	.word	0x40020088
 80029cc:	400200a0 	.word	0x400200a0
 80029d0:	400200b8 	.word	0x400200b8
 80029d4:	40020410 	.word	0x40020410
 80029d8:	40020428 	.word	0x40020428
 80029dc:	40020440 	.word	0x40020440
 80029e0:	40020458 	.word	0x40020458
 80029e4:	40020470 	.word	0x40020470
 80029e8:	40020488 	.word	0x40020488
 80029ec:	400204a0 	.word	0x400204a0
 80029f0:	400204b8 	.word	0x400204b8
 80029f4:	58025408 	.word	0x58025408
 80029f8:	5802541c 	.word	0x5802541c
 80029fc:	58025430 	.word	0x58025430
 8002a00:	58025444 	.word	0x58025444
 8002a04:	58025458 	.word	0x58025458
 8002a08:	5802546c 	.word	0x5802546c
 8002a0c:	58025480 	.word	0x58025480
 8002a10:	58025494 	.word	0x58025494
 8002a14:	2300      	movs	r3, #0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d028      	beq.n	8002a6c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a24:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a28:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a2e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a34:	f003 031f 	and.w	r3, r3, #31
 8002a38:	2201      	movs	r2, #1
 8002a3a:	409a      	lsls	r2, r3
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002a48:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d00c      	beq.n	8002a6c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a5c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a60:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002a6a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d003      	beq.n	8002a8c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop

08002a98 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b087      	sub	sp, #28
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	607a      	str	r2, [r7, #4]
 8002aa4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d101      	bne.n	8002ab4 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e00a      	b.n	8002aca <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8002ab4:	7afb      	ldrb	r3, [r7, #11]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d103      	bne.n	8002ac2 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	687a      	ldr	r2, [r7, #4]
 8002abe:	605a      	str	r2, [r3, #4]
      break;
 8002ac0:	e002      	b.n	8002ac8 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	75fb      	strb	r3, [r7, #23]
      break;
 8002ac6:	bf00      	nop
  }

  return status;
 8002ac8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	371c      	adds	r7, #28
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr

08002ad6 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	b083      	sub	sp, #12
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
 8002ade:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d101      	bne.n	8002aea <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e003      	b.n	8002af2 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	683a      	ldr	r2, [r7, #0]
 8002aee:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002af0:	2300      	movs	r3, #0
  }
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	370c      	adds	r7, #12
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
	...

08002b00 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b086      	sub	sp, #24
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	0c1b      	lsrs	r3, r3, #16
 8002b0e:	f003 0303 	and.w	r3, r3, #3
 8002b12:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 031f 	and.w	r3, r3, #31
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b22:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	011a      	lsls	r2, r3, #4
 8002b28:	4b0c      	ldr	r3, [pc, #48]	@ (8002b5c <HAL_EXTI_IRQHandler+0x5c>)
 8002b2a:	4413      	add	r3, r2
 8002b2c:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	693a      	ldr	r2, [r7, #16]
 8002b34:	4013      	ands	r3, r2
 8002b36:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d009      	beq.n	8002b52 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	693a      	ldr	r2, [r7, #16]
 8002b42:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d002      	beq.n	8002b52 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	4798      	blx	r3
    }
  }
}
 8002b52:	bf00      	nop
 8002b54:	3718      	adds	r7, #24
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	58000088 	.word	0x58000088

08002b60 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b098      	sub	sp, #96	@ 0x60
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8002b68:	4a84      	ldr	r2, [pc, #528]	@ (8002d7c <HAL_FDCAN_Init+0x21c>)
 8002b6a:	f107 030c 	add.w	r3, r7, #12
 8002b6e:	4611      	mov	r1, r2
 8002b70:	224c      	movs	r2, #76	@ 0x4c
 8002b72:	4618      	mov	r0, r3
 8002b74:	f007 fd8f 	bl	800a696 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e1c6      	b.n	8002f10 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a7e      	ldr	r2, [pc, #504]	@ (8002d80 <HAL_FDCAN_Init+0x220>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d106      	bne.n	8002b9a <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002b94:	461a      	mov	r2, r3
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d106      	bne.n	8002bb4 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f7fe fbbe 	bl	8001330 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	699a      	ldr	r2, [r3, #24]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f022 0210 	bic.w	r2, r2, #16
 8002bc2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bc4:	f7ff f870 	bl	8001ca8 <HAL_GetTick>
 8002bc8:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002bca:	e014      	b.n	8002bf6 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002bcc:	f7ff f86c 	bl	8001ca8 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b0a      	cmp	r3, #10
 8002bd8:	d90d      	bls.n	8002bf6 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002be0:	f043 0201 	orr.w	r2, r3, #1
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2203      	movs	r2, #3
 8002bee:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e18c      	b.n	8002f10 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	699b      	ldr	r3, [r3, #24]
 8002bfc:	f003 0308 	and.w	r3, r3, #8
 8002c00:	2b08      	cmp	r3, #8
 8002c02:	d0e3      	beq.n	8002bcc <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	699a      	ldr	r2, [r3, #24]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f042 0201 	orr.w	r2, r2, #1
 8002c12:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c14:	f7ff f848 	bl	8001ca8 <HAL_GetTick>
 8002c18:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002c1a:	e014      	b.n	8002c46 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002c1c:	f7ff f844 	bl	8001ca8 <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	2b0a      	cmp	r3, #10
 8002c28:	d90d      	bls.n	8002c46 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c30:	f043 0201 	orr.w	r2, r3, #1
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2203      	movs	r2, #3
 8002c3e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e164      	b.n	8002f10 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	f003 0301 	and.w	r3, r3, #1
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d0e3      	beq.n	8002c1c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	699a      	ldr	r2, [r3, #24]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f042 0202 	orr.w	r2, r2, #2
 8002c62:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	7c1b      	ldrb	r3, [r3, #16]
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d108      	bne.n	8002c7e <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	699a      	ldr	r2, [r3, #24]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c7a:	619a      	str	r2, [r3, #24]
 8002c7c:	e007      	b.n	8002c8e <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	699a      	ldr	r2, [r3, #24]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c8c:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	7c5b      	ldrb	r3, [r3, #17]
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d108      	bne.n	8002ca8 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	699a      	ldr	r2, [r3, #24]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002ca4:	619a      	str	r2, [r3, #24]
 8002ca6:	e007      	b.n	8002cb8 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	699a      	ldr	r2, [r3, #24]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002cb6:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	7c9b      	ldrb	r3, [r3, #18]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d108      	bne.n	8002cd2 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	699a      	ldr	r2, [r3, #24]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002cce:	619a      	str	r2, [r3, #24]
 8002cd0:	e007      	b.n	8002ce2 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	699a      	ldr	r2, [r3, #24]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002ce0:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	699b      	ldr	r3, [r3, #24]
 8002ce8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689a      	ldr	r2, [r3, #8]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	430a      	orrs	r2, r1
 8002cf6:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	699a      	ldr	r2, [r3, #24]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002d06:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	691a      	ldr	r2, [r3, #16]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f022 0210 	bic.w	r2, r2, #16
 8002d16:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d108      	bne.n	8002d32 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	699a      	ldr	r2, [r3, #24]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f042 0204 	orr.w	r2, r2, #4
 8002d2e:	619a      	str	r2, [r3, #24]
 8002d30:	e030      	b.n	8002d94 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	68db      	ldr	r3, [r3, #12]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d02c      	beq.n	8002d94 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d020      	beq.n	8002d84 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	699a      	ldr	r2, [r3, #24]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002d50:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	691a      	ldr	r2, [r3, #16]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f042 0210 	orr.w	r2, r2, #16
 8002d60:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	2b03      	cmp	r3, #3
 8002d68:	d114      	bne.n	8002d94 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	699a      	ldr	r2, [r3, #24]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f042 0220 	orr.w	r2, r2, #32
 8002d78:	619a      	str	r2, [r3, #24]
 8002d7a:	e00b      	b.n	8002d94 <HAL_FDCAN_Init+0x234>
 8002d7c:	0800c330 	.word	0x0800c330
 8002d80:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	699a      	ldr	r2, [r3, #24]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f042 0220 	orr.w	r2, r2, #32
 8002d92:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	3b01      	subs	r3, #1
 8002d9a:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	69db      	ldr	r3, [r3, #28]
 8002da0:	3b01      	subs	r3, #1
 8002da2:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002da4:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6a1b      	ldr	r3, [r3, #32]
 8002daa:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002dac:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	695b      	ldr	r3, [r3, #20]
 8002db4:	3b01      	subs	r3, #1
 8002db6:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002dbc:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002dbe:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002dc8:	d115      	bne.n	8002df6 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dce:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd4:	3b01      	subs	r3, #1
 8002dd6:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002dd8:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dde:	3b01      	subs	r3, #1
 8002de0:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002de2:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dea:	3b01      	subs	r3, #1
 8002dec:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002df2:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002df4:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d00a      	beq.n	8002e14 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e1c:	4413      	add	r3, r2
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d011      	beq.n	8002e46 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002e2a:	f023 0107 	bic.w	r1, r3, #7
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	3360      	adds	r3, #96	@ 0x60
 8002e36:	443b      	add	r3, r7
 8002e38:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	430a      	orrs	r2, r1
 8002e42:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d011      	beq.n	8002e72 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002e56:	f023 0107 	bic.w	r1, r3, #7
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	3360      	adds	r3, #96	@ 0x60
 8002e62:	443b      	add	r3, r7
 8002e64:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	430a      	orrs	r2, r1
 8002e6e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d012      	beq.n	8002ea0 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002e82:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	3360      	adds	r3, #96	@ 0x60
 8002e8e:	443b      	add	r3, r7
 8002e90:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002e94:	011a      	lsls	r2, r3, #4
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d012      	beq.n	8002ece <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002eb0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eb8:	009b      	lsls	r3, r3, #2
 8002eba:	3360      	adds	r3, #96	@ 0x60
 8002ebc:	443b      	add	r3, r7
 8002ebe:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002ec2:	021a      	lsls	r2, r3, #8
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	430a      	orrs	r2, r1
 8002eca:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a11      	ldr	r2, [pc, #68]	@ (8002f18 <HAL_FDCAN_Init+0x3b8>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d107      	bne.n	8002ee8 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	689a      	ldr	r2, [r3, #8]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f022 0203 	bic.w	r2, r2, #3
 8002ee6:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2201      	movs	r2, #1
 8002efc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f000 fdf7 	bl	8003af4 <FDCAN_CalcultateRamBlockAddresses>
 8002f06:	4603      	mov	r3, r0
 8002f08:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8002f0c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3760      	adds	r7, #96	@ 0x60
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	4000a000 	.word	0x4000a000

08002f1c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b087      	sub	sp, #28
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002f2c:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002f2e:	7bfb      	ldrb	r3, [r7, #15]
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d002      	beq.n	8002f3a <HAL_FDCAN_ConfigFilter+0x1e>
 8002f34:	7bfb      	ldrb	r3, [r7, #15]
 8002f36:	2b02      	cmp	r3, #2
 8002f38:	d157      	bne.n	8002fea <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d12b      	bne.n	8002f9a <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	68db      	ldr	r3, [r3, #12]
 8002f46:	2b07      	cmp	r3, #7
 8002f48:	d10d      	bne.n	8002f66 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	691b      	ldr	r3, [r3, #16]
 8002f4e:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	69db      	ldr	r3, [r3, #28]
 8002f54:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8002f56:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8002f5c:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8002f5e:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8002f62:	617b      	str	r3, [r7, #20]
 8002f64:	e00e      	b.n	8002f84 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002f72:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8002f7a:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002f80:	4313      	orrs	r3, r2
 8002f82:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	009b      	lsls	r3, r3, #2
 8002f8e:	4413      	add	r3, r2
 8002f90:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	697a      	ldr	r2, [r7, #20]
 8002f96:	601a      	str	r2, [r3, #0]
 8002f98:	e025      	b.n	8002fe6 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	075a      	lsls	r2, r3, #29
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	691b      	ldr	r3, [r3, #16]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	2b07      	cmp	r3, #7
 8002fae:	d103      	bne.n	8002fb8 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	699b      	ldr	r3, [r3, #24]
 8002fb4:	613b      	str	r3, [r7, #16]
 8002fb6:	e006      	b.n	8002fc6 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	079a      	lsls	r2, r3, #30
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	695b      	ldr	r3, [r3, #20]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	00db      	lsls	r3, r3, #3
 8002fd0:	4413      	add	r3, r2
 8002fd2:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	697a      	ldr	r2, [r7, #20]
 8002fd8:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	3304      	adds	r3, #4
 8002fde:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	693a      	ldr	r2, [r7, #16]
 8002fe4:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	e008      	b.n	8002ffc <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002ff0:	f043 0202 	orr.w	r2, r3, #2
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
  }
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	371c      	adds	r7, #28
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr

08003008 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003016:	b2db      	uxtb	r3, r3
 8003018:	2b01      	cmp	r3, #1
 800301a:	d111      	bne.n	8003040 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2202      	movs	r2, #2
 8003020:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	699a      	ldr	r2, [r3, #24]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 0201 	bic.w	r2, r2, #1
 8003032:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2200      	movs	r2, #0
 8003038:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 800303c:	2300      	movs	r3, #0
 800303e:	e008      	b.n	8003052 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003046:	f043 0204 	orr.w	r2, r3, #4
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
  }
}
 8003052:	4618      	mov	r0, r3
 8003054:	370c      	adds	r7, #12
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr

0800305e <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 800305e:	b580      	push	{r7, lr}
 8003060:	b086      	sub	sp, #24
 8003062:	af00      	add	r7, sp, #0
 8003064:	60f8      	str	r0, [r7, #12]
 8003066:	60b9      	str	r1, [r7, #8]
 8003068:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003070:	b2db      	uxtb	r3, r3
 8003072:	2b02      	cmp	r3, #2
 8003074:	d141      	bne.n	80030fa <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800307e:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d109      	bne.n	800309a <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800308c:	f043 0220 	orr.w	r2, r3, #32
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e038      	b.n	800310c <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80030a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d009      	beq.n	80030be <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80030b0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e026      	b.n	800310c <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80030c6:	0c1b      	lsrs	r3, r3, #16
 80030c8:	f003 031f 	and.w	r3, r3, #31
 80030cc:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	687a      	ldr	r2, [r7, #4]
 80030d2:	68b9      	ldr	r1, [r7, #8]
 80030d4:	68f8      	ldr	r0, [r7, #12]
 80030d6:	f000 fe93 	bl	8003e00 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	2101      	movs	r1, #1
 80030e0:	697a      	ldr	r2, [r7, #20]
 80030e2:	fa01 f202 	lsl.w	r2, r1, r2
 80030e6:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80030ea:	2201      	movs	r2, #1
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	409a      	lsls	r2, r3
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 80030f6:	2300      	movs	r3, #0
 80030f8:	e008      	b.n	800310c <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003100:	f043 0208 	orr.w	r2, r3, #8
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
  }
}
 800310c:	4618      	mov	r0, r3
 800310e:	3718      	adds	r7, #24
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}

08003114 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8003114:	b480      	push	{r7}
 8003116:	b08b      	sub	sp, #44	@ 0x2c
 8003118:	af00      	add	r7, sp, #0
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	60b9      	str	r1, [r7, #8]
 800311e:	607a      	str	r2, [r7, #4]
 8003120:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8003122:	2300      	movs	r3, #0
 8003124:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800312c:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 800312e:	7efb      	ldrb	r3, [r7, #27]
 8003130:	2b02      	cmp	r3, #2
 8003132:	f040 8149 	bne.w	80033c8 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	2b40      	cmp	r3, #64	@ 0x40
 800313a:	d14c      	bne.n	80031d6 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003144:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d109      	bne.n	8003160 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003152:	f043 0220 	orr.w	r2, r3, #32
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e13c      	b.n	80033da <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003168:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800316c:	2b00      	cmp	r3, #0
 800316e:	d109      	bne.n	8003184 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003176:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e12a      	b.n	80033da <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800318c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003190:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003194:	d10a      	bne.n	80031ac <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800319e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80031a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80031a6:	d101      	bne.n	80031ac <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80031a8:	2301      	movs	r3, #1
 80031aa:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80031b4:	0a1b      	lsrs	r3, r3, #8
 80031b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031ba:	69fa      	ldr	r2, [r7, #28]
 80031bc:	4413      	add	r3, r2
 80031be:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031c8:	69f9      	ldr	r1, [r7, #28]
 80031ca:	fb01 f303 	mul.w	r3, r1, r3
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	4413      	add	r3, r2
 80031d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80031d4:	e068      	b.n	80032a8 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	2b41      	cmp	r3, #65	@ 0x41
 80031da:	d14c      	bne.n	8003276 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80031e4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d109      	bne.n	8003200 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80031f2:	f043 0220 	orr.w	r2, r3, #32
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e0ec      	b.n	80033da <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003208:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800320c:	2b00      	cmp	r3, #0
 800320e:	d109      	bne.n	8003224 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003216:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e0da      	b.n	80033da <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800322c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003230:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003234:	d10a      	bne.n	800324c <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800323e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003242:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003246:	d101      	bne.n	800324c <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8003248:	2301      	movs	r3, #1
 800324a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003254:	0a1b      	lsrs	r3, r3, #8
 8003256:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800325a:	69fa      	ldr	r2, [r7, #28]
 800325c:	4413      	add	r3, r2
 800325e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003268:	69f9      	ldr	r1, [r7, #28]
 800326a:	fb01 f303 	mul.w	r3, r1, r3
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	4413      	add	r3, r2
 8003272:	627b      	str	r3, [r7, #36]	@ 0x24
 8003274:	e018      	b.n	80032a8 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800327a:	68ba      	ldr	r2, [r7, #8]
 800327c:	429a      	cmp	r2, r3
 800327e:	d309      	bcc.n	8003294 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003286:	f043 0220 	orr.w	r2, r3, #32
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e0a2      	b.n	80033da <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800329c:	68b9      	ldr	r1, [r7, #8]
 800329e:	fb01 f303 	mul.w	r3, r1, r3
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	4413      	add	r3, r2
 80032a6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80032a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d107      	bne.n	80032cc <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80032bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	0c9b      	lsrs	r3, r3, #18
 80032c2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	601a      	str	r2, [r3, #0]
 80032ca:	e005      	b.n	80032d8 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80032cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80032d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80032e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80032f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f2:	3304      	adds	r3, #4
 80032f4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80032f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	b29a      	uxth	r2, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8003300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	0c1b      	lsrs	r3, r3, #16
 8003306:	f003 020f 	and.w	r2, r3, #15
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800330e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800331a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8003326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	0e1b      	lsrs	r3, r3, #24
 800332c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8003334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	0fda      	lsrs	r2, r3, #31
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800333e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003340:	3304      	adds	r3, #4
 8003342:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8003344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003346:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8003348:	2300      	movs	r3, #0
 800334a:	623b      	str	r3, [r7, #32]
 800334c:	e00a      	b.n	8003364 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800334e:	697a      	ldr	r2, [r7, #20]
 8003350:	6a3b      	ldr	r3, [r7, #32]
 8003352:	441a      	add	r2, r3
 8003354:	6839      	ldr	r1, [r7, #0]
 8003356:	6a3b      	ldr	r3, [r7, #32]
 8003358:	440b      	add	r3, r1
 800335a:	7812      	ldrb	r2, [r2, #0]
 800335c:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800335e:	6a3b      	ldr	r3, [r7, #32]
 8003360:	3301      	adds	r3, #1
 8003362:	623b      	str	r3, [r7, #32]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	4a1f      	ldr	r2, [pc, #124]	@ (80033e8 <HAL_FDCAN_GetRxMessage+0x2d4>)
 800336a:	5cd3      	ldrb	r3, [r2, r3]
 800336c:	461a      	mov	r2, r3
 800336e:	6a3b      	ldr	r3, [r7, #32]
 8003370:	4293      	cmp	r3, r2
 8003372:	d3ec      	bcc.n	800334e <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	2b40      	cmp	r3, #64	@ 0x40
 8003378:	d105      	bne.n	8003386 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	69fa      	ldr	r2, [r7, #28]
 8003380:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8003384:	e01e      	b.n	80033c4 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	2b41      	cmp	r3, #65	@ 0x41
 800338a:	d105      	bne.n	8003398 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	69fa      	ldr	r2, [r7, #28]
 8003392:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 8003396:	e015      	b.n	80033c4 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	2b1f      	cmp	r3, #31
 800339c:	d808      	bhi.n	80033b0 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	2101      	movs	r1, #1
 80033a4:	68ba      	ldr	r2, [r7, #8]
 80033a6:	fa01 f202 	lsl.w	r2, r1, r2
 80033aa:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80033ae:	e009      	b.n	80033c4 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	f003 021f 	and.w	r2, r3, #31
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2101      	movs	r1, #1
 80033bc:	fa01 f202 	lsl.w	r2, r1, r2
 80033c0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 80033c4:	2300      	movs	r3, #0
 80033c6:	e008      	b.n	80033da <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80033ce:	f043 0208 	orr.w	r2, r3, #8
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
  }
}
 80033da:	4618      	mov	r0, r3
 80033dc:	372c      	adds	r7, #44	@ 0x2c
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	0800c398 	.word	0x0800c398

080033ec <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b087      	sub	sp, #28
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	60f8      	str	r0, [r7, #12]
 80033f4:	60b9      	str	r1, [r7, #8]
 80033f6:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80033fe:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003400:	7dfb      	ldrb	r3, [r7, #23]
 8003402:	2b01      	cmp	r3, #1
 8003404:	d002      	beq.n	800340c <HAL_FDCAN_ActivateNotification+0x20>
 8003406:	7dfb      	ldrb	r3, [r7, #23]
 8003408:	2b02      	cmp	r3, #2
 800340a:	d155      	bne.n	80034b8 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	4013      	ands	r3, r2
 8003416:	2b00      	cmp	r3, #0
 8003418:	d108      	bne.n	800342c <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f042 0201 	orr.w	r2, r2, #1
 8003428:	65da      	str	r2, [r3, #92]	@ 0x5c
 800342a:	e014      	b.n	8003456 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	4013      	ands	r3, r2
 8003436:	68ba      	ldr	r2, [r7, #8]
 8003438:	429a      	cmp	r2, r3
 800343a:	d108      	bne.n	800344e <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f042 0202 	orr.w	r2, r2, #2
 800344a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800344c:	e003      	b.n	8003456 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2203      	movs	r2, #3
 8003454:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800345c:	2b00      	cmp	r3, #0
 800345e:	d009      	beq.n	8003474 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	430a      	orrs	r2, r1
 8003470:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800347a:	2b00      	cmp	r3, #0
 800347c:	d009      	beq.n	8003492 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	687a      	ldr	r2, [r7, #4]
 800348c:	430a      	orrs	r2, r1
 800348e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003498:	68ba      	ldr	r2, [r7, #8]
 800349a:	4b0f      	ldr	r3, [pc, #60]	@ (80034d8 <HAL_FDCAN_ActivateNotification+0xec>)
 800349c:	4013      	ands	r3, r2
 800349e:	68fa      	ldr	r2, [r7, #12]
 80034a0:	6812      	ldr	r2, [r2, #0]
 80034a2:	430b      	orrs	r3, r1
 80034a4:	6553      	str	r3, [r2, #84]	@ 0x54
 80034a6:	4b0d      	ldr	r3, [pc, #52]	@ (80034dc <HAL_FDCAN_ActivateNotification+0xf0>)
 80034a8:	695a      	ldr	r2, [r3, #20]
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	0f9b      	lsrs	r3, r3, #30
 80034ae:	490b      	ldr	r1, [pc, #44]	@ (80034dc <HAL_FDCAN_ActivateNotification+0xf0>)
 80034b0:	4313      	orrs	r3, r2
 80034b2:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 80034b4:	2300      	movs	r3, #0
 80034b6:	e008      	b.n	80034ca <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80034be:	f043 0202 	orr.w	r2, r3, #2
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
  }
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	371c      	adds	r7, #28
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop
 80034d8:	3fcfffff 	.word	0x3fcfffff
 80034dc:	4000a800 	.word	0x4000a800

080034e0 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b096      	sub	sp, #88	@ 0x58
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 80034e8:	4b9a      	ldr	r3, [pc, #616]	@ (8003754 <HAL_FDCAN_IRQHandler+0x274>)
 80034ea:	691b      	ldr	r3, [r3, #16]
 80034ec:	079b      	lsls	r3, r3, #30
 80034ee:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 80034f0:	4b98      	ldr	r3, [pc, #608]	@ (8003754 <HAL_FDCAN_IRQHandler+0x274>)
 80034f2:	695b      	ldr	r3, [r3, #20]
 80034f4:	079b      	lsls	r3, r3, #30
 80034f6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80034f8:	4013      	ands	r3, r2
 80034fa:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003502:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8003506:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800350e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003510:	4013      	ands	r3, r2
 8003512:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800351a:	f003 030f 	and.w	r3, r3, #15
 800351e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003526:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003528:	4013      	ands	r3, r2
 800352a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003532:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003536:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800353e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003540:	4013      	ands	r3, r2
 8003542:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800354a:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 800354e:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003556:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003558:	4013      	ands	r3, r2
 800355a:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003562:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8003566:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800356e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003570:	4013      	ands	r3, r2
 8003572:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800357a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003582:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8003584:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003586:	0a1b      	lsrs	r3, r3, #8
 8003588:	f003 0301 	and.w	r3, r3, #1
 800358c:	2b00      	cmp	r3, #0
 800358e:	d010      	beq.n	80035b2 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8003590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003592:	0a1b      	lsrs	r3, r3, #8
 8003594:	f003 0301 	and.w	r3, r3, #1
 8003598:	2b00      	cmp	r3, #0
 800359a:	d00a      	beq.n	80035b2 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80035a4:	651a      	str	r2, [r3, #80]	@ 0x50
 80035a6:	4b6b      	ldr	r3, [pc, #428]	@ (8003754 <HAL_FDCAN_IRQHandler+0x274>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f000 fa54 	bl	8003a5a <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80035b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035b4:	0a9b      	lsrs	r3, r3, #10
 80035b6:	f003 0301 	and.w	r3, r3, #1
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d01d      	beq.n	80035fa <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80035be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035c0:	0a9b      	lsrs	r3, r3, #10
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d017      	beq.n	80035fa <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80035d2:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80035dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80035de:	4013      	ands	r3, r2
 80035e0:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80035ea:	651a      	str	r2, [r3, #80]	@ 0x50
 80035ec:	4b59      	ldr	r3, [pc, #356]	@ (8003754 <HAL_FDCAN_IRQHandler+0x274>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80035f2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	f000 fa07 	bl	8003a08 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 80035fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d00d      	beq.n	800361c <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003606:	4b54      	ldr	r3, [pc, #336]	@ (8003758 <HAL_FDCAN_IRQHandler+0x278>)
 8003608:	400b      	ands	r3, r1
 800360a:	6513      	str	r3, [r2, #80]	@ 0x50
 800360c:	4a51      	ldr	r2, [pc, #324]	@ (8003754 <HAL_FDCAN_IRQHandler+0x274>)
 800360e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003610:	0f9b      	lsrs	r3, r3, #30
 8003612:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8003614:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f000 f9c0 	bl	800399c <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800361c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00d      	beq.n	800363e <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003628:	4b4b      	ldr	r3, [pc, #300]	@ (8003758 <HAL_FDCAN_IRQHandler+0x278>)
 800362a:	400b      	ands	r3, r1
 800362c:	6513      	str	r3, [r2, #80]	@ 0x50
 800362e:	4a49      	ldr	r2, [pc, #292]	@ (8003754 <HAL_FDCAN_IRQHandler+0x274>)
 8003630:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003632:	0f9b      	lsrs	r3, r3, #30
 8003634:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8003636:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	f000 f9ba 	bl	80039b2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800363e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003640:	2b00      	cmp	r3, #0
 8003642:	d00d      	beq.n	8003660 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800364a:	4b43      	ldr	r3, [pc, #268]	@ (8003758 <HAL_FDCAN_IRQHandler+0x278>)
 800364c:	400b      	ands	r3, r1
 800364e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003650:	4a40      	ldr	r2, [pc, #256]	@ (8003754 <HAL_FDCAN_IRQHandler+0x274>)
 8003652:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003654:	0f9b      	lsrs	r3, r3, #30
 8003656:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8003658:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f7fd fdd0 	bl	8001200 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8003660:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003662:	2b00      	cmp	r3, #0
 8003664:	d00d      	beq.n	8003682 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800366c:	4b3a      	ldr	r3, [pc, #232]	@ (8003758 <HAL_FDCAN_IRQHandler+0x278>)
 800366e:	400b      	ands	r3, r1
 8003670:	6513      	str	r3, [r2, #80]	@ 0x50
 8003672:	4a38      	ldr	r2, [pc, #224]	@ (8003754 <HAL_FDCAN_IRQHandler+0x274>)
 8003674:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003676:	0f9b      	lsrs	r3, r3, #30
 8003678:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800367a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f000 f9a3 	bl	80039c8 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8003682:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003684:	0adb      	lsrs	r3, r3, #11
 8003686:	f003 0301 	and.w	r3, r3, #1
 800368a:	2b00      	cmp	r3, #0
 800368c:	d010      	beq.n	80036b0 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800368e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003690:	0adb      	lsrs	r3, r3, #11
 8003692:	f003 0301 	and.w	r3, r3, #1
 8003696:	2b00      	cmp	r3, #0
 8003698:	d00a      	beq.n	80036b0 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80036a2:	651a      	str	r2, [r3, #80]	@ 0x50
 80036a4:	4b2b      	ldr	r3, [pc, #172]	@ (8003754 <HAL_FDCAN_IRQHandler+0x274>)
 80036a6:	2200      	movs	r2, #0
 80036a8:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	f000 f997 	bl	80039de <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 80036b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036b2:	0a5b      	lsrs	r3, r3, #9
 80036b4:	f003 0301 	and.w	r3, r3, #1
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d01d      	beq.n	80036f8 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80036bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036be:	0a5b      	lsrs	r3, r3, #9
 80036c0:	f003 0301 	and.w	r3, r3, #1
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d017      	beq.n	80036f8 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80036d0:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80036da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036dc:	4013      	ands	r3, r2
 80036de:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036e8:	651a      	str	r2, [r3, #80]	@ 0x50
 80036ea:	4b1a      	ldr	r3, [pc, #104]	@ (8003754 <HAL_FDCAN_IRQHandler+0x274>)
 80036ec:	2200      	movs	r2, #0
 80036ee:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80036f0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f000 f97d 	bl	80039f2 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 80036f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036fa:	0cdb      	lsrs	r3, r3, #19
 80036fc:	f003 0301 	and.w	r3, r3, #1
 8003700:	2b00      	cmp	r3, #0
 8003702:	d010      	beq.n	8003726 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8003704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003706:	0cdb      	lsrs	r3, r3, #19
 8003708:	f003 0301 	and.w	r3, r3, #1
 800370c:	2b00      	cmp	r3, #0
 800370e:	d00a      	beq.n	8003726 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003718:	651a      	str	r2, [r3, #80]	@ 0x50
 800371a:	4b0e      	ldr	r3, [pc, #56]	@ (8003754 <HAL_FDCAN_IRQHandler+0x274>)
 800371c:	2200      	movs	r2, #0
 800371e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f000 f97c 	bl	8003a1e <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8003726:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003728:	0c1b      	lsrs	r3, r3, #16
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b00      	cmp	r3, #0
 8003730:	d016      	beq.n	8003760 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8003732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003734:	0c1b      	lsrs	r3, r3, #16
 8003736:	f003 0301 	and.w	r3, r3, #1
 800373a:	2b00      	cmp	r3, #0
 800373c:	d010      	beq.n	8003760 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003746:	651a      	str	r2, [r3, #80]	@ 0x50
 8003748:	4b02      	ldr	r3, [pc, #8]	@ (8003754 <HAL_FDCAN_IRQHandler+0x274>)
 800374a:	2200      	movs	r2, #0
 800374c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	e004      	b.n	800375c <HAL_FDCAN_IRQHandler+0x27c>
 8003752:	bf00      	nop
 8003754:	4000a800 	.word	0x4000a800
 8003758:	3fcfffff 	.word	0x3fcfffff
 800375c:	f000 f969 	bl	8003a32 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8003760:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003762:	0c9b      	lsrs	r3, r3, #18
 8003764:	f003 0301 	and.w	r3, r3, #1
 8003768:	2b00      	cmp	r3, #0
 800376a:	d010      	beq.n	800378e <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800376c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800376e:	0c9b      	lsrs	r3, r3, #18
 8003770:	f003 0301 	and.w	r3, r3, #1
 8003774:	2b00      	cmp	r3, #0
 8003776:	d00a      	beq.n	800378e <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8003780:	651a      	str	r2, [r3, #80]	@ 0x50
 8003782:	4b83      	ldr	r3, [pc, #524]	@ (8003990 <HAL_FDCAN_IRQHandler+0x4b0>)
 8003784:	2200      	movs	r2, #0
 8003786:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	f000 f95c 	bl	8003a46 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800378e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003790:	0c5b      	lsrs	r3, r3, #17
 8003792:	f003 0301 	and.w	r3, r3, #1
 8003796:	2b00      	cmp	r3, #0
 8003798:	d015      	beq.n	80037c6 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800379a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800379c:	0c5b      	lsrs	r3, r3, #17
 800379e:	f003 0301 	and.w	r3, r3, #1
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d00f      	beq.n	80037c6 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80037ae:	651a      	str	r2, [r3, #80]	@ 0x50
 80037b0:	4b77      	ldr	r3, [pc, #476]	@ (8003990 <HAL_FDCAN_IRQHandler+0x4b0>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80037bc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80037c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d00d      	beq.n	80037e8 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80037d2:	4b70      	ldr	r3, [pc, #448]	@ (8003994 <HAL_FDCAN_IRQHandler+0x4b4>)
 80037d4:	400b      	ands	r3, r1
 80037d6:	6513      	str	r3, [r2, #80]	@ 0x50
 80037d8:	4a6d      	ldr	r2, [pc, #436]	@ (8003990 <HAL_FDCAN_IRQHandler+0x4b0>)
 80037da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037dc:	0f9b      	lsrs	r3, r3, #30
 80037de:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80037e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f000 f94d 	bl	8003a82 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80037e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d011      	beq.n	8003812 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80037f4:	4b67      	ldr	r3, [pc, #412]	@ (8003994 <HAL_FDCAN_IRQHandler+0x4b4>)
 80037f6:	400b      	ands	r3, r1
 80037f8:	6513      	str	r3, [r2, #80]	@ 0x50
 80037fa:	4a65      	ldr	r2, [pc, #404]	@ (8003990 <HAL_FDCAN_IRQHandler+0x4b0>)
 80037fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037fe:	0f9b      	lsrs	r3, r3, #30
 8003800:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8003808:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800380a:	431a      	orrs	r2, r3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a60      	ldr	r2, [pc, #384]	@ (8003998 <HAL_FDCAN_IRQHandler+0x4b8>)
 8003818:	4293      	cmp	r3, r2
 800381a:	f040 80ac 	bne.w	8003976 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	f003 0303 	and.w	r3, r3, #3
 8003828:	2b00      	cmp	r3, #0
 800382a:	f000 80a4 	beq.w	8003976 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	6a1b      	ldr	r3, [r3, #32]
 8003834:	f003 030f 	and.w	r3, r3, #15
 8003838:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003840:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003842:	4013      	ands	r3, r2
 8003844:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	6a1b      	ldr	r3, [r3, #32]
 800384c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003850:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003858:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800385a:	4013      	ands	r3, r2
 800385c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	6a1b      	ldr	r3, [r3, #32]
 8003864:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8003868:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003870:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003872:	4013      	ands	r3, r2
 8003874:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	6a1b      	ldr	r3, [r3, #32]
 800387c:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8003880:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003888:	6a3a      	ldr	r2, [r7, #32]
 800388a:	4013      	ands	r3, r2
 800388c:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	6a1b      	ldr	r3, [r3, #32]
 8003894:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8003898:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a0:	69fa      	ldr	r2, [r7, #28]
 80038a2:	4013      	ands	r3, r2
 80038a4:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ac:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	6a1b      	ldr	r3, [r3, #32]
 80038b4:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 80038b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d007      	beq.n	80038cc <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038c2:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 80038c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80038c6:	6878      	ldr	r0, [r7, #4]
 80038c8:	f000 f8e6 	bl	8003a98 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 80038cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d007      	beq.n	80038e2 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80038d8:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 80038da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	f000 f8e6 	bl	8003aae <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 80038e2:	69bb      	ldr	r3, [r7, #24]
 80038e4:	099b      	lsrs	r3, r3, #6
 80038e6:	f003 0301 	and.w	r3, r3, #1
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d01a      	beq.n	8003924 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	099b      	lsrs	r3, r3, #6
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d014      	beq.n	8003924 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003900:	0c1b      	lsrs	r3, r3, #16
 8003902:	b29b      	uxth	r3, r3
 8003904:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800390c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003910:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	2240      	movs	r2, #64	@ 0x40
 8003918:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800391a:	68fa      	ldr	r2, [r7, #12]
 800391c:	6939      	ldr	r1, [r7, #16]
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f000 f8d0 	bl	8003ac4 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8003924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003926:	2b00      	cmp	r3, #0
 8003928:	d007      	beq.n	800393a <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003930:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8003932:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f000 f8d1 	bl	8003adc <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 800393a:	6a3b      	ldr	r3, [r7, #32]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d00b      	beq.n	8003958 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	6a3a      	ldr	r2, [r7, #32]
 8003946:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800394e:	6a3b      	ldr	r3, [r7, #32]
 8003950:	431a      	orrs	r2, r3
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d00b      	beq.n	8003976 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	69fa      	ldr	r2, [r7, #28]
 8003964:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	431a      	orrs	r2, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800397c:	2b00      	cmp	r3, #0
 800397e:	d002      	beq.n	8003986 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	f000 f874 	bl	8003a6e <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8003986:	bf00      	nop
 8003988:	3758      	adds	r7, #88	@ 0x58
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	4000a800 	.word	0x4000a800
 8003994:	3fcfffff 	.word	0x3fcfffff
 8003998:	4000a000 	.word	0x4000a000

0800399c <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 800399c:	b480      	push	{r7}
 800399e:	b083      	sub	sp, #12
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 80039a6:	bf00      	nop
 80039a8:	370c      	adds	r7, #12
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr

080039b2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80039b2:	b480      	push	{r7}
 80039b4:	b083      	sub	sp, #12
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	6078      	str	r0, [r7, #4]
 80039ba:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80039bc:	bf00      	nop
 80039be:	370c      	adds	r7, #12
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr

080039c8 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80039d2:	bf00      	nop
 80039d4:	370c      	adds	r7, #12
 80039d6:	46bd      	mov	sp, r7
 80039d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039dc:	4770      	bx	lr

080039de <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80039de:	b480      	push	{r7}
 80039e0:	b083      	sub	sp, #12
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80039e6:	bf00      	nop
 80039e8:	370c      	adds	r7, #12
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr

080039f2 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80039f2:	b480      	push	{r7}
 80039f4:	b083      	sub	sp, #12
 80039f6:	af00      	add	r7, sp, #0
 80039f8:	6078      	str	r0, [r7, #4]
 80039fa:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80039fc:	bf00      	nop
 80039fe:	370c      	adds	r7, #12
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr

08003a08 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8003a12:	bf00      	nop
 8003a14:	370c      	adds	r7, #12
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr

08003a1e <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003a1e:	b480      	push	{r7}
 8003a20:	b083      	sub	sp, #12
 8003a22:	af00      	add	r7, sp, #0
 8003a24:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8003a26:	bf00      	nop
 8003a28:	370c      	adds	r7, #12
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr

08003a32 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003a32:	b480      	push	{r7}
 8003a34:	b083      	sub	sp, #12
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8003a3a:	bf00      	nop
 8003a3c:	370c      	adds	r7, #12
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr

08003a46 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003a46:	b480      	push	{r7}
 8003a48:	b083      	sub	sp, #12
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8003a4e:	bf00      	nop
 8003a50:	370c      	adds	r7, #12
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr

08003a5a <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003a5a:	b480      	push	{r7}
 8003a5c:	b083      	sub	sp, #12
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8003a62:	bf00      	nop
 8003a64:	370c      	adds	r7, #12
 8003a66:	46bd      	mov	sp, r7
 8003a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6c:	4770      	bx	lr

08003a6e <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003a6e:	b480      	push	{r7}
 8003a70:	b083      	sub	sp, #12
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8003a76:	bf00      	nop
 8003a78:	370c      	adds	r7, #12
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr

08003a82 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8003a82:	b480      	push	{r7}
 8003a84:	b083      	sub	sp, #12
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	6078      	str	r0, [r7, #4]
 8003a8a:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8003a8c:	bf00      	nop
 8003a8e:	370c      	adds	r7, #12
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr

08003a98 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
 8003aa0:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8003aa2:	bf00      	nop
 8003aa4:	370c      	adds	r7, #12
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr

08003aae <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8003aae:	b480      	push	{r7}
 8003ab0:	b083      	sub	sp, #12
 8003ab2:	af00      	add	r7, sp, #0
 8003ab4:	6078      	str	r0, [r7, #4]
 8003ab6:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8003ab8:	bf00      	nop
 8003aba:	370c      	adds	r7, #12
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr

08003ac4 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b085      	sub	sp, #20
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	60b9      	str	r1, [r7, #8]
 8003ace:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8003ad0:	bf00      	nop
 8003ad2:	3714      	adds	r7, #20
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr

08003adc <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8003ae6:	bf00      	nop
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr
	...

08003af4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b085      	sub	sp, #20
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b00:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003b0a:	4ba7      	ldr	r3, [pc, #668]	@ (8003da8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	68ba      	ldr	r2, [r7, #8]
 8003b10:	0091      	lsls	r1, r2, #2
 8003b12:	687a      	ldr	r2, [r7, #4]
 8003b14:	6812      	ldr	r2, [r2, #0]
 8003b16:	430b      	orrs	r3, r1
 8003b18:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b24:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b2c:	041a      	lsls	r2, r3, #16
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	430a      	orrs	r2, r1
 8003b34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b3c:	68ba      	ldr	r2, [r7, #8]
 8003b3e:	4413      	add	r3, r2
 8003b40:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003b4a:	4b97      	ldr	r3, [pc, #604]	@ (8003da8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	68ba      	ldr	r2, [r7, #8]
 8003b50:	0091      	lsls	r1, r2, #2
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	6812      	ldr	r2, [r2, #0]
 8003b56:	430b      	orrs	r3, r1
 8003b58:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b64:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b6c:	041a      	lsls	r2, r3, #16
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	430a      	orrs	r2, r1
 8003b74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b7c:	005b      	lsls	r3, r3, #1
 8003b7e:	68ba      	ldr	r2, [r7, #8]
 8003b80:	4413      	add	r3, r2
 8003b82:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8003b8c:	4b86      	ldr	r3, [pc, #536]	@ (8003da8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003b8e:	4013      	ands	r3, r2
 8003b90:	68ba      	ldr	r2, [r7, #8]
 8003b92:	0091      	lsls	r1, r2, #2
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	6812      	ldr	r2, [r2, #0]
 8003b98:	430b      	orrs	r3, r1
 8003b9a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003ba6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bae:	041a      	lsls	r2, r3, #16
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	430a      	orrs	r2, r1
 8003bb6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003bc2:	fb02 f303 	mul.w	r3, r2, r3
 8003bc6:	68ba      	ldr	r2, [r7, #8]
 8003bc8:	4413      	add	r3, r2
 8003bca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003bd4:	4b74      	ldr	r3, [pc, #464]	@ (8003da8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	68ba      	ldr	r2, [r7, #8]
 8003bda:	0091      	lsls	r1, r2, #2
 8003bdc:	687a      	ldr	r2, [r7, #4]
 8003bde:	6812      	ldr	r2, [r2, #0]
 8003be0:	430b      	orrs	r3, r1
 8003be2:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003bee:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bf6:	041a      	lsls	r2, r3, #16
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	430a      	orrs	r2, r1
 8003bfe:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c06:	687a      	ldr	r2, [r7, #4]
 8003c08:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003c0a:	fb02 f303 	mul.w	r3, r2, r3
 8003c0e:	68ba      	ldr	r2, [r7, #8]
 8003c10:	4413      	add	r3, r2
 8003c12:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8003c1c:	4b62      	ldr	r3, [pc, #392]	@ (8003da8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003c1e:	4013      	ands	r3, r2
 8003c20:	68ba      	ldr	r2, [r7, #8]
 8003c22:	0091      	lsls	r1, r2, #2
 8003c24:	687a      	ldr	r2, [r7, #4]
 8003c26:	6812      	ldr	r2, [r2, #0]
 8003c28:	430b      	orrs	r3, r1
 8003c2a:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003c36:	fb02 f303 	mul.w	r3, r2, r3
 8003c3a:	68ba      	ldr	r2, [r7, #8]
 8003c3c:	4413      	add	r3, r2
 8003c3e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8003c48:	4b57      	ldr	r3, [pc, #348]	@ (8003da8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	68ba      	ldr	r2, [r7, #8]
 8003c4e:	0091      	lsls	r1, r2, #2
 8003c50:	687a      	ldr	r2, [r7, #4]
 8003c52:	6812      	ldr	r2, [r2, #0]
 8003c54:	430b      	orrs	r3, r1
 8003c56:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c62:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c6a:	041a      	lsls	r2, r3, #16
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	430a      	orrs	r2, r1
 8003c72:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c7a:	005b      	lsls	r3, r3, #1
 8003c7c:	68ba      	ldr	r2, [r7, #8]
 8003c7e:	4413      	add	r3, r2
 8003c80:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003c8a:	4b47      	ldr	r3, [pc, #284]	@ (8003da8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	68ba      	ldr	r2, [r7, #8]
 8003c90:	0091      	lsls	r1, r2, #2
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	6812      	ldr	r2, [r2, #0]
 8003c96:	430b      	orrs	r3, r1
 8003c98:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003ca4:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cac:	041a      	lsls	r2, r3, #16
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003cc0:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cc8:	061a      	lsls	r2, r3, #24
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	430a      	orrs	r2, r1
 8003cd0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003cd8:	4b34      	ldr	r3, [pc, #208]	@ (8003dac <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8003cda:	4413      	add	r3, r2
 8003cdc:	009a      	lsls	r2, r3, #2
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cea:	009b      	lsls	r3, r3, #2
 8003cec:	441a      	add	r2, r3
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cfa:	00db      	lsls	r3, r3, #3
 8003cfc:	441a      	add	r2, r3
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0a:	6879      	ldr	r1, [r7, #4]
 8003d0c:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8003d0e:	fb01 f303 	mul.w	r3, r1, r3
 8003d12:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003d14:	441a      	add	r2, r3
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d22:	6879      	ldr	r1, [r7, #4]
 8003d24:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8003d26:	fb01 f303 	mul.w	r3, r1, r3
 8003d2a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003d2c:	441a      	add	r2, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d3a:	6879      	ldr	r1, [r7, #4]
 8003d3c:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8003d3e:	fb01 f303 	mul.w	r3, r1, r3
 8003d42:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003d44:	441a      	add	r2, r3
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d56:	00db      	lsls	r3, r3, #3
 8003d58:	441a      	add	r2, r3
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d6a:	6879      	ldr	r1, [r7, #4]
 8003d6c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003d6e:	fb01 f303 	mul.w	r3, r1, r3
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	441a      	add	r2, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d86:	6879      	ldr	r1, [r7, #4]
 8003d88:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003d8a:	fb01 f303 	mul.w	r3, r1, r3
 8003d8e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003d90:	441a      	add	r2, r3
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d9e:	4a04      	ldr	r2, [pc, #16]	@ (8003db0 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d915      	bls.n	8003dd0 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8003da4:	e006      	b.n	8003db4 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8003da6:	bf00      	nop
 8003da8:	ffff0003 	.word	0xffff0003
 8003dac:	10002b00 	.word	0x10002b00
 8003db0:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003dba:	f043 0220 	orr.w	r2, r3, #32
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2203      	movs	r2, #3
 8003dc8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e010      	b.n	8003df2 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003dd4:	60fb      	str	r3, [r7, #12]
 8003dd6:	e005      	b.n	8003de4 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	3304      	adds	r3, #4
 8003de2:	60fb      	str	r3, [r7, #12]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dea:	68fa      	ldr	r2, [r7, #12]
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d3f3      	bcc.n	8003dd8 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8003df0:	2300      	movs	r3, #0
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3714      	adds	r7, #20
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr
 8003dfe:	bf00      	nop

08003e00 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b089      	sub	sp, #36	@ 0x24
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	607a      	str	r2, [r7, #4]
 8003e0c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d10a      	bne.n	8003e2c <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8003e1e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003e26:	4313      	orrs	r3, r2
 8003e28:	61fb      	str	r3, [r7, #28]
 8003e2a:	e00a      	b.n	8003e42 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8003e34:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8003e3a:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003e3c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003e40:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	6a1b      	ldr	r3, [r3, #32]
 8003e46:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003e4c:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8003e52:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8003e58:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003e60:	4313      	orrs	r3, r2
 8003e62:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e6e:	6839      	ldr	r1, [r7, #0]
 8003e70:	fb01 f303 	mul.w	r3, r1, r3
 8003e74:	009b      	lsls	r3, r3, #2
 8003e76:	4413      	add	r3, r2
 8003e78:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8003e7a:	69bb      	ldr	r3, [r7, #24]
 8003e7c:	69fa      	ldr	r2, [r7, #28]
 8003e7e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003e80:	69bb      	ldr	r3, [r7, #24]
 8003e82:	3304      	adds	r3, #4
 8003e84:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003e8c:	69bb      	ldr	r3, [r7, #24]
 8003e8e:	3304      	adds	r3, #4
 8003e90:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8003e92:	2300      	movs	r3, #0
 8003e94:	617b      	str	r3, [r7, #20]
 8003e96:	e020      	b.n	8003eda <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	3303      	adds	r3, #3
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	4413      	add	r3, r2
 8003ea0:	781b      	ldrb	r3, [r3, #0]
 8003ea2:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	3302      	adds	r3, #2
 8003ea8:	6879      	ldr	r1, [r7, #4]
 8003eaa:	440b      	add	r3, r1
 8003eac:	781b      	ldrb	r3, [r3, #0]
 8003eae:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003eb0:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	6879      	ldr	r1, [r7, #4]
 8003eb8:	440b      	add	r3, r1
 8003eba:	781b      	ldrb	r3, [r3, #0]
 8003ebc:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003ebe:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8003ec0:	6879      	ldr	r1, [r7, #4]
 8003ec2:	697a      	ldr	r2, [r7, #20]
 8003ec4:	440a      	add	r2, r1
 8003ec6:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003ec8:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003eca:	69bb      	ldr	r3, [r7, #24]
 8003ecc:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8003ece:	69bb      	ldr	r3, [r7, #24]
 8003ed0:	3304      	adds	r3, #4
 8003ed2:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	3304      	adds	r3, #4
 8003ed8:	617b      	str	r3, [r7, #20]
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	4a06      	ldr	r2, [pc, #24]	@ (8003ef8 <FDCAN_CopyMessageToRAM+0xf8>)
 8003ee0:	5cd3      	ldrb	r3, [r2, r3]
 8003ee2:	461a      	mov	r2, r3
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d3d6      	bcc.n	8003e98 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8003eea:	bf00      	nop
 8003eec:	bf00      	nop
 8003eee:	3724      	adds	r7, #36	@ 0x24
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr
 8003ef8:	0800c398 	.word	0x0800c398

08003efc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b089      	sub	sp, #36	@ 0x24
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003f06:	2300      	movs	r3, #0
 8003f08:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003f0a:	4b89      	ldr	r3, [pc, #548]	@ (8004130 <HAL_GPIO_Init+0x234>)
 8003f0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003f0e:	e194      	b.n	800423a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	2101      	movs	r1, #1
 8003f16:	69fb      	ldr	r3, [r7, #28]
 8003f18:	fa01 f303 	lsl.w	r3, r1, r3
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	f000 8186 	beq.w	8004234 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	f003 0303 	and.w	r3, r3, #3
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d005      	beq.n	8003f40 <HAL_GPIO_Init+0x44>
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	f003 0303 	and.w	r3, r3, #3
 8003f3c:	2b02      	cmp	r3, #2
 8003f3e:	d130      	bne.n	8003fa2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003f46:	69fb      	ldr	r3, [r7, #28]
 8003f48:	005b      	lsls	r3, r3, #1
 8003f4a:	2203      	movs	r2, #3
 8003f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f50:	43db      	mvns	r3, r3
 8003f52:	69ba      	ldr	r2, [r7, #24]
 8003f54:	4013      	ands	r3, r2
 8003f56:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	68da      	ldr	r2, [r3, #12]
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	005b      	lsls	r3, r3, #1
 8003f60:	fa02 f303 	lsl.w	r3, r2, r3
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f76:	2201      	movs	r2, #1
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f7e:	43db      	mvns	r3, r3
 8003f80:	69ba      	ldr	r2, [r7, #24]
 8003f82:	4013      	ands	r3, r2
 8003f84:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	091b      	lsrs	r3, r3, #4
 8003f8c:	f003 0201 	and.w	r2, r3, #1
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	fa02 f303 	lsl.w	r3, r2, r3
 8003f96:	69ba      	ldr	r2, [r7, #24]
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	69ba      	ldr	r2, [r7, #24]
 8003fa0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	f003 0303 	and.w	r3, r3, #3
 8003faa:	2b03      	cmp	r3, #3
 8003fac:	d017      	beq.n	8003fde <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	005b      	lsls	r3, r3, #1
 8003fb8:	2203      	movs	r2, #3
 8003fba:	fa02 f303 	lsl.w	r3, r2, r3
 8003fbe:	43db      	mvns	r3, r3
 8003fc0:	69ba      	ldr	r2, [r7, #24]
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	689a      	ldr	r2, [r3, #8]
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	005b      	lsls	r3, r3, #1
 8003fce:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd2:	69ba      	ldr	r2, [r7, #24]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	69ba      	ldr	r2, [r7, #24]
 8003fdc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	f003 0303 	and.w	r3, r3, #3
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d123      	bne.n	8004032 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	08da      	lsrs	r2, r3, #3
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	3208      	adds	r2, #8
 8003ff2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	f003 0307 	and.w	r3, r3, #7
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	220f      	movs	r2, #15
 8004002:	fa02 f303 	lsl.w	r3, r2, r3
 8004006:	43db      	mvns	r3, r3
 8004008:	69ba      	ldr	r2, [r7, #24]
 800400a:	4013      	ands	r3, r2
 800400c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	691a      	ldr	r2, [r3, #16]
 8004012:	69fb      	ldr	r3, [r7, #28]
 8004014:	f003 0307 	and.w	r3, r3, #7
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	fa02 f303 	lsl.w	r3, r2, r3
 800401e:	69ba      	ldr	r2, [r7, #24]
 8004020:	4313      	orrs	r3, r2
 8004022:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004024:	69fb      	ldr	r3, [r7, #28]
 8004026:	08da      	lsrs	r2, r3, #3
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	3208      	adds	r2, #8
 800402c:	69b9      	ldr	r1, [r7, #24]
 800402e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004038:	69fb      	ldr	r3, [r7, #28]
 800403a:	005b      	lsls	r3, r3, #1
 800403c:	2203      	movs	r2, #3
 800403e:	fa02 f303 	lsl.w	r3, r2, r3
 8004042:	43db      	mvns	r3, r3
 8004044:	69ba      	ldr	r2, [r7, #24]
 8004046:	4013      	ands	r3, r2
 8004048:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	f003 0203 	and.w	r2, r3, #3
 8004052:	69fb      	ldr	r3, [r7, #28]
 8004054:	005b      	lsls	r3, r3, #1
 8004056:	fa02 f303 	lsl.w	r3, r2, r3
 800405a:	69ba      	ldr	r2, [r7, #24]
 800405c:	4313      	orrs	r3, r2
 800405e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	69ba      	ldr	r2, [r7, #24]
 8004064:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800406e:	2b00      	cmp	r3, #0
 8004070:	f000 80e0 	beq.w	8004234 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004074:	4b2f      	ldr	r3, [pc, #188]	@ (8004134 <HAL_GPIO_Init+0x238>)
 8004076:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 800407a:	4a2e      	ldr	r2, [pc, #184]	@ (8004134 <HAL_GPIO_Init+0x238>)
 800407c:	f043 0302 	orr.w	r3, r3, #2
 8004080:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8004084:	4b2b      	ldr	r3, [pc, #172]	@ (8004134 <HAL_GPIO_Init+0x238>)
 8004086:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 800408a:	f003 0302 	and.w	r3, r3, #2
 800408e:	60fb      	str	r3, [r7, #12]
 8004090:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004092:	4a29      	ldr	r2, [pc, #164]	@ (8004138 <HAL_GPIO_Init+0x23c>)
 8004094:	69fb      	ldr	r3, [r7, #28]
 8004096:	089b      	lsrs	r3, r3, #2
 8004098:	3302      	adds	r3, #2
 800409a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800409e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	f003 0303 	and.w	r3, r3, #3
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	220f      	movs	r2, #15
 80040aa:	fa02 f303 	lsl.w	r3, r2, r3
 80040ae:	43db      	mvns	r3, r3
 80040b0:	69ba      	ldr	r2, [r7, #24]
 80040b2:	4013      	ands	r3, r2
 80040b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	4a20      	ldr	r2, [pc, #128]	@ (800413c <HAL_GPIO_Init+0x240>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d052      	beq.n	8004164 <HAL_GPIO_Init+0x268>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	4a1f      	ldr	r2, [pc, #124]	@ (8004140 <HAL_GPIO_Init+0x244>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d031      	beq.n	800412a <HAL_GPIO_Init+0x22e>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4a1e      	ldr	r2, [pc, #120]	@ (8004144 <HAL_GPIO_Init+0x248>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d02b      	beq.n	8004126 <HAL_GPIO_Init+0x22a>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4a1d      	ldr	r2, [pc, #116]	@ (8004148 <HAL_GPIO_Init+0x24c>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d025      	beq.n	8004122 <HAL_GPIO_Init+0x226>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	4a1c      	ldr	r2, [pc, #112]	@ (800414c <HAL_GPIO_Init+0x250>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d01f      	beq.n	800411e <HAL_GPIO_Init+0x222>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4a1b      	ldr	r2, [pc, #108]	@ (8004150 <HAL_GPIO_Init+0x254>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d019      	beq.n	800411a <HAL_GPIO_Init+0x21e>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	4a1a      	ldr	r2, [pc, #104]	@ (8004154 <HAL_GPIO_Init+0x258>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d013      	beq.n	8004116 <HAL_GPIO_Init+0x21a>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4a19      	ldr	r2, [pc, #100]	@ (8004158 <HAL_GPIO_Init+0x25c>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d00d      	beq.n	8004112 <HAL_GPIO_Init+0x216>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	4a18      	ldr	r2, [pc, #96]	@ (800415c <HAL_GPIO_Init+0x260>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d007      	beq.n	800410e <HAL_GPIO_Init+0x212>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	4a17      	ldr	r2, [pc, #92]	@ (8004160 <HAL_GPIO_Init+0x264>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d101      	bne.n	800410a <HAL_GPIO_Init+0x20e>
 8004106:	2309      	movs	r3, #9
 8004108:	e02d      	b.n	8004166 <HAL_GPIO_Init+0x26a>
 800410a:	230a      	movs	r3, #10
 800410c:	e02b      	b.n	8004166 <HAL_GPIO_Init+0x26a>
 800410e:	2308      	movs	r3, #8
 8004110:	e029      	b.n	8004166 <HAL_GPIO_Init+0x26a>
 8004112:	2307      	movs	r3, #7
 8004114:	e027      	b.n	8004166 <HAL_GPIO_Init+0x26a>
 8004116:	2306      	movs	r3, #6
 8004118:	e025      	b.n	8004166 <HAL_GPIO_Init+0x26a>
 800411a:	2305      	movs	r3, #5
 800411c:	e023      	b.n	8004166 <HAL_GPIO_Init+0x26a>
 800411e:	2304      	movs	r3, #4
 8004120:	e021      	b.n	8004166 <HAL_GPIO_Init+0x26a>
 8004122:	2303      	movs	r3, #3
 8004124:	e01f      	b.n	8004166 <HAL_GPIO_Init+0x26a>
 8004126:	2302      	movs	r3, #2
 8004128:	e01d      	b.n	8004166 <HAL_GPIO_Init+0x26a>
 800412a:	2301      	movs	r3, #1
 800412c:	e01b      	b.n	8004166 <HAL_GPIO_Init+0x26a>
 800412e:	bf00      	nop
 8004130:	58000080 	.word	0x58000080
 8004134:	58024400 	.word	0x58024400
 8004138:	58000400 	.word	0x58000400
 800413c:	58020000 	.word	0x58020000
 8004140:	58020400 	.word	0x58020400
 8004144:	58020800 	.word	0x58020800
 8004148:	58020c00 	.word	0x58020c00
 800414c:	58021000 	.word	0x58021000
 8004150:	58021400 	.word	0x58021400
 8004154:	58021800 	.word	0x58021800
 8004158:	58021c00 	.word	0x58021c00
 800415c:	58022000 	.word	0x58022000
 8004160:	58022400 	.word	0x58022400
 8004164:	2300      	movs	r3, #0
 8004166:	69fa      	ldr	r2, [r7, #28]
 8004168:	f002 0203 	and.w	r2, r2, #3
 800416c:	0092      	lsls	r2, r2, #2
 800416e:	4093      	lsls	r3, r2
 8004170:	69ba      	ldr	r2, [r7, #24]
 8004172:	4313      	orrs	r3, r2
 8004174:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004176:	4938      	ldr	r1, [pc, #224]	@ (8004258 <HAL_GPIO_Init+0x35c>)
 8004178:	69fb      	ldr	r3, [r7, #28]
 800417a:	089b      	lsrs	r3, r3, #2
 800417c:	3302      	adds	r3, #2
 800417e:	69ba      	ldr	r2, [r7, #24]
 8004180:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004184:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	43db      	mvns	r3, r3
 8004190:	69ba      	ldr	r2, [r7, #24]
 8004192:	4013      	ands	r3, r2
 8004194:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d003      	beq.n	80041aa <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80041a2:	69ba      	ldr	r2, [r7, #24]
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	4313      	orrs	r3, r2
 80041a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80041aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80041b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	43db      	mvns	r3, r3
 80041be:	69ba      	ldr	r2, [r7, #24]
 80041c0:	4013      	ands	r3, r2
 80041c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d003      	beq.n	80041d8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80041d0:	69ba      	ldr	r2, [r7, #24]
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	4313      	orrs	r3, r2
 80041d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80041d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80041dc:	69bb      	ldr	r3, [r7, #24]
 80041de:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	43db      	mvns	r3, r3
 80041ea:	69ba      	ldr	r2, [r7, #24]
 80041ec:	4013      	ands	r3, r2
 80041ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d003      	beq.n	8004204 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80041fc:	69ba      	ldr	r2, [r7, #24]
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	4313      	orrs	r3, r2
 8004202:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	69ba      	ldr	r2, [r7, #24]
 8004208:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	43db      	mvns	r3, r3
 8004214:	69ba      	ldr	r2, [r7, #24]
 8004216:	4013      	ands	r3, r2
 8004218:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d003      	beq.n	800422e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8004226:	69ba      	ldr	r2, [r7, #24]
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	4313      	orrs	r3, r2
 800422c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	69ba      	ldr	r2, [r7, #24]
 8004232:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004234:	69fb      	ldr	r3, [r7, #28]
 8004236:	3301      	adds	r3, #1
 8004238:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	fa22 f303 	lsr.w	r3, r2, r3
 8004244:	2b00      	cmp	r3, #0
 8004246:	f47f ae63 	bne.w	8003f10 <HAL_GPIO_Init+0x14>
  }
}
 800424a:	bf00      	nop
 800424c:	bf00      	nop
 800424e:	3724      	adds	r7, #36	@ 0x24
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr
 8004258:	58000400 	.word	0x58000400

0800425c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	460b      	mov	r3, r1
 8004266:	807b      	strh	r3, [r7, #2]
 8004268:	4613      	mov	r3, r2
 800426a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800426c:	787b      	ldrb	r3, [r7, #1]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d003      	beq.n	800427a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004272:	887a      	ldrh	r2, [r7, #2]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004278:	e003      	b.n	8004282 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800427a:	887b      	ldrh	r3, [r7, #2]
 800427c:	041a      	lsls	r2, r3, #16
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	619a      	str	r2, [r3, #24]
}
 8004282:	bf00      	nop
 8004284:	370c      	adds	r7, #12
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr
	...

08004290 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8004298:	4b29      	ldr	r3, [pc, #164]	@ (8004340 <HAL_PWREx_ConfigSupply+0xb0>)
 800429a:	68db      	ldr	r3, [r3, #12]
 800429c:	f003 0307 	and.w	r3, r3, #7
 80042a0:	2b06      	cmp	r3, #6
 80042a2:	d00a      	beq.n	80042ba <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80042a4:	4b26      	ldr	r3, [pc, #152]	@ (8004340 <HAL_PWREx_ConfigSupply+0xb0>)
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042ac:	687a      	ldr	r2, [r7, #4]
 80042ae:	429a      	cmp	r2, r3
 80042b0:	d001      	beq.n	80042b6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e040      	b.n	8004338 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80042b6:	2300      	movs	r3, #0
 80042b8:	e03e      	b.n	8004338 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80042ba:	4b21      	ldr	r3, [pc, #132]	@ (8004340 <HAL_PWREx_ConfigSupply+0xb0>)
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80042c2:	491f      	ldr	r1, [pc, #124]	@ (8004340 <HAL_PWREx_ConfigSupply+0xb0>)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80042ca:	f7fd fced 	bl	8001ca8 <HAL_GetTick>
 80042ce:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80042d0:	e009      	b.n	80042e6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80042d2:	f7fd fce9 	bl	8001ca8 <HAL_GetTick>
 80042d6:	4602      	mov	r2, r0
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80042e0:	d901      	bls.n	80042e6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	e028      	b.n	8004338 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80042e6:	4b16      	ldr	r3, [pc, #88]	@ (8004340 <HAL_PWREx_ConfigSupply+0xb0>)
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042f2:	d1ee      	bne.n	80042d2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2b1e      	cmp	r3, #30
 80042f8:	d008      	beq.n	800430c <HAL_PWREx_ConfigSupply+0x7c>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80042fe:	d005      	beq.n	800430c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b1d      	cmp	r3, #29
 8004304:	d002      	beq.n	800430c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2b2d      	cmp	r3, #45	@ 0x2d
 800430a:	d114      	bne.n	8004336 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800430c:	f7fd fccc 	bl	8001ca8 <HAL_GetTick>
 8004310:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004312:	e009      	b.n	8004328 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004314:	f7fd fcc8 	bl	8001ca8 <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004322:	d901      	bls.n	8004328 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e007      	b.n	8004338 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004328:	4b05      	ldr	r3, [pc, #20]	@ (8004340 <HAL_PWREx_ConfigSupply+0xb0>)
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004330:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004334:	d1ee      	bne.n	8004314 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004336:	2300      	movs	r3, #0
}
 8004338:	4618      	mov	r0, r3
 800433a:	3710      	adds	r7, #16
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}
 8004340:	58024800 	.word	0x58024800

08004344 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b08c      	sub	sp, #48	@ 0x30
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d102      	bne.n	8004358 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	f000 bc1f 	b.w	8004b96 <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 0301 	and.w	r3, r3, #1
 8004360:	2b00      	cmp	r3, #0
 8004362:	f000 80b3 	beq.w	80044cc <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004366:	4b95      	ldr	r3, [pc, #596]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 8004368:	691b      	ldr	r3, [r3, #16]
 800436a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800436e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004370:	4b92      	ldr	r3, [pc, #584]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 8004372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004374:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004378:	2b10      	cmp	r3, #16
 800437a:	d007      	beq.n	800438c <HAL_RCC_OscConfig+0x48>
 800437c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800437e:	2b18      	cmp	r3, #24
 8004380:	d112      	bne.n	80043a8 <HAL_RCC_OscConfig+0x64>
 8004382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004384:	f003 0303 	and.w	r3, r3, #3
 8004388:	2b02      	cmp	r3, #2
 800438a:	d10d      	bne.n	80043a8 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800438c:	4b8b      	ldr	r3, [pc, #556]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004394:	2b00      	cmp	r3, #0
 8004396:	f000 8098 	beq.w	80044ca <HAL_RCC_OscConfig+0x186>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	f040 8093 	bne.w	80044ca <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e3f6      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043b0:	d106      	bne.n	80043c0 <HAL_RCC_OscConfig+0x7c>
 80043b2:	4b82      	ldr	r3, [pc, #520]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a81      	ldr	r2, [pc, #516]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 80043b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043bc:	6013      	str	r3, [r2, #0]
 80043be:	e058      	b.n	8004472 <HAL_RCC_OscConfig+0x12e>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d112      	bne.n	80043ee <HAL_RCC_OscConfig+0xaa>
 80043c8:	4b7c      	ldr	r3, [pc, #496]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a7b      	ldr	r2, [pc, #492]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 80043ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043d2:	6013      	str	r3, [r2, #0]
 80043d4:	4b79      	ldr	r3, [pc, #484]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a78      	ldr	r2, [pc, #480]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 80043da:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80043de:	6013      	str	r3, [r2, #0]
 80043e0:	4b76      	ldr	r3, [pc, #472]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a75      	ldr	r2, [pc, #468]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 80043e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043ea:	6013      	str	r3, [r2, #0]
 80043ec:	e041      	b.n	8004472 <HAL_RCC_OscConfig+0x12e>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043f6:	d112      	bne.n	800441e <HAL_RCC_OscConfig+0xda>
 80043f8:	4b70      	ldr	r3, [pc, #448]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a6f      	ldr	r2, [pc, #444]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 80043fe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004402:	6013      	str	r3, [r2, #0]
 8004404:	4b6d      	ldr	r3, [pc, #436]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a6c      	ldr	r2, [pc, #432]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 800440a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800440e:	6013      	str	r3, [r2, #0]
 8004410:	4b6a      	ldr	r3, [pc, #424]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a69      	ldr	r2, [pc, #420]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 8004416:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800441a:	6013      	str	r3, [r2, #0]
 800441c:	e029      	b.n	8004472 <HAL_RCC_OscConfig+0x12e>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8004426:	d112      	bne.n	800444e <HAL_RCC_OscConfig+0x10a>
 8004428:	4b64      	ldr	r3, [pc, #400]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a63      	ldr	r2, [pc, #396]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 800442e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004432:	6013      	str	r3, [r2, #0]
 8004434:	4b61      	ldr	r3, [pc, #388]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a60      	ldr	r2, [pc, #384]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 800443a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800443e:	6013      	str	r3, [r2, #0]
 8004440:	4b5e      	ldr	r3, [pc, #376]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a5d      	ldr	r2, [pc, #372]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 8004446:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800444a:	6013      	str	r3, [r2, #0]
 800444c:	e011      	b.n	8004472 <HAL_RCC_OscConfig+0x12e>
 800444e:	4b5b      	ldr	r3, [pc, #364]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a5a      	ldr	r2, [pc, #360]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 8004454:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004458:	6013      	str	r3, [r2, #0]
 800445a:	4b58      	ldr	r3, [pc, #352]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a57      	ldr	r2, [pc, #348]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 8004460:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004464:	6013      	str	r3, [r2, #0]
 8004466:	4b55      	ldr	r3, [pc, #340]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a54      	ldr	r2, [pc, #336]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 800446c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004470:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d013      	beq.n	80044a2 <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800447a:	f7fd fc15 	bl	8001ca8 <HAL_GetTick>
 800447e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004480:	e008      	b.n	8004494 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004482:	f7fd fc11 	bl	8001ca8 <HAL_GetTick>
 8004486:	4602      	mov	r2, r0
 8004488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800448a:	1ad3      	subs	r3, r2, r3
 800448c:	2b64      	cmp	r3, #100	@ 0x64
 800448e:	d901      	bls.n	8004494 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 8004490:	2303      	movs	r3, #3
 8004492:	e380      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004494:	4b49      	ldr	r3, [pc, #292]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800449c:	2b00      	cmp	r3, #0
 800449e:	d0f0      	beq.n	8004482 <HAL_RCC_OscConfig+0x13e>
 80044a0:	e014      	b.n	80044cc <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044a2:	f7fd fc01 	bl	8001ca8 <HAL_GetTick>
 80044a6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80044a8:	e008      	b.n	80044bc <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044aa:	f7fd fbfd 	bl	8001ca8 <HAL_GetTick>
 80044ae:	4602      	mov	r2, r0
 80044b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b2:	1ad3      	subs	r3, r2, r3
 80044b4:	2b64      	cmp	r3, #100	@ 0x64
 80044b6:	d901      	bls.n	80044bc <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 80044b8:	2303      	movs	r3, #3
 80044ba:	e36c      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80044bc:	4b3f      	ldr	r3, [pc, #252]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d1f0      	bne.n	80044aa <HAL_RCC_OscConfig+0x166>
 80044c8:	e000      	b.n	80044cc <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044ca:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0302 	and.w	r3, r3, #2
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	f000 808c 	beq.w	80045f2 <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044da:	4b38      	ldr	r3, [pc, #224]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 80044dc:	691b      	ldr	r3, [r3, #16]
 80044de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80044e2:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80044e4:	4b35      	ldr	r3, [pc, #212]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 80044e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044e8:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80044ea:	6a3b      	ldr	r3, [r7, #32]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d007      	beq.n	8004500 <HAL_RCC_OscConfig+0x1bc>
 80044f0:	6a3b      	ldr	r3, [r7, #32]
 80044f2:	2b18      	cmp	r3, #24
 80044f4:	d137      	bne.n	8004566 <HAL_RCC_OscConfig+0x222>
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	f003 0303 	and.w	r3, r3, #3
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d132      	bne.n	8004566 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004500:	4b2e      	ldr	r3, [pc, #184]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 0304 	and.w	r3, r3, #4
 8004508:	2b00      	cmp	r3, #0
 800450a:	d005      	beq.n	8004518 <HAL_RCC_OscConfig+0x1d4>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d101      	bne.n	8004518 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e33e      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004518:	4b28      	ldr	r3, [pc, #160]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f023 0219 	bic.w	r2, r3, #25
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	4925      	ldr	r1, [pc, #148]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 8004526:	4313      	orrs	r3, r2
 8004528:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800452a:	f7fd fbbd 	bl	8001ca8 <HAL_GetTick>
 800452e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004530:	e008      	b.n	8004544 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004532:	f7fd fbb9 	bl	8001ca8 <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	2b02      	cmp	r3, #2
 800453e:	d901      	bls.n	8004544 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8004540:	2303      	movs	r3, #3
 8004542:	e328      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004544:	4b1d      	ldr	r3, [pc, #116]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0304 	and.w	r3, r3, #4
 800454c:	2b00      	cmp	r3, #0
 800454e:	d0f0      	beq.n	8004532 <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004550:	4b1a      	ldr	r3, [pc, #104]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	691b      	ldr	r3, [r3, #16]
 800455c:	061b      	lsls	r3, r3, #24
 800455e:	4917      	ldr	r1, [pc, #92]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 8004560:	4313      	orrs	r3, r2
 8004562:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004564:	e045      	b.n	80045f2 <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	68db      	ldr	r3, [r3, #12]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d028      	beq.n	80045c0 <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800456e:	4b13      	ldr	r3, [pc, #76]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f023 0219 	bic.w	r2, r3, #25
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	68db      	ldr	r3, [r3, #12]
 800457a:	4910      	ldr	r1, [pc, #64]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 800457c:	4313      	orrs	r3, r2
 800457e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004580:	f7fd fb92 	bl	8001ca8 <HAL_GetTick>
 8004584:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004586:	e008      	b.n	800459a <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004588:	f7fd fb8e 	bl	8001ca8 <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	2b02      	cmp	r3, #2
 8004594:	d901      	bls.n	800459a <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e2fd      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800459a:	4b08      	ldr	r3, [pc, #32]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0304 	and.w	r3, r3, #4
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d0f0      	beq.n	8004588 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045a6:	4b05      	ldr	r3, [pc, #20]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	691b      	ldr	r3, [r3, #16]
 80045b2:	061b      	lsls	r3, r3, #24
 80045b4:	4901      	ldr	r1, [pc, #4]	@ (80045bc <HAL_RCC_OscConfig+0x278>)
 80045b6:	4313      	orrs	r3, r2
 80045b8:	604b      	str	r3, [r1, #4]
 80045ba:	e01a      	b.n	80045f2 <HAL_RCC_OscConfig+0x2ae>
 80045bc:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045c0:	4b97      	ldr	r3, [pc, #604]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a96      	ldr	r2, [pc, #600]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 80045c6:	f023 0301 	bic.w	r3, r3, #1
 80045ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045cc:	f7fd fb6c 	bl	8001ca8 <HAL_GetTick>
 80045d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80045d2:	e008      	b.n	80045e6 <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045d4:	f7fd fb68 	bl	8001ca8 <HAL_GetTick>
 80045d8:	4602      	mov	r2, r0
 80045da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	2b02      	cmp	r3, #2
 80045e0:	d901      	bls.n	80045e6 <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 80045e2:	2303      	movs	r3, #3
 80045e4:	e2d7      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80045e6:	4b8e      	ldr	r3, [pc, #568]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 0304 	and.w	r3, r3, #4
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d1f0      	bne.n	80045d4 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0310 	and.w	r3, r3, #16
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d06a      	beq.n	80046d4 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045fe:	4b88      	ldr	r3, [pc, #544]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 8004600:	691b      	ldr	r3, [r3, #16]
 8004602:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004606:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004608:	4b85      	ldr	r3, [pc, #532]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 800460a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800460c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	2b08      	cmp	r3, #8
 8004612:	d007      	beq.n	8004624 <HAL_RCC_OscConfig+0x2e0>
 8004614:	69bb      	ldr	r3, [r7, #24]
 8004616:	2b18      	cmp	r3, #24
 8004618:	d11b      	bne.n	8004652 <HAL_RCC_OscConfig+0x30e>
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	f003 0303 	and.w	r3, r3, #3
 8004620:	2b01      	cmp	r3, #1
 8004622:	d116      	bne.n	8004652 <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004624:	4b7e      	ldr	r3, [pc, #504]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800462c:	2b00      	cmp	r3, #0
 800462e:	d005      	beq.n	800463c <HAL_RCC_OscConfig+0x2f8>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	69db      	ldr	r3, [r3, #28]
 8004634:	2b80      	cmp	r3, #128	@ 0x80
 8004636:	d001      	beq.n	800463c <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e2ac      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800463c:	4b78      	ldr	r3, [pc, #480]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a1b      	ldr	r3, [r3, #32]
 8004648:	061b      	lsls	r3, r3, #24
 800464a:	4975      	ldr	r1, [pc, #468]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 800464c:	4313      	orrs	r3, r2
 800464e:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004650:	e040      	b.n	80046d4 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	69db      	ldr	r3, [r3, #28]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d023      	beq.n	80046a2 <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800465a:	4b71      	ldr	r3, [pc, #452]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a70      	ldr	r2, [pc, #448]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 8004660:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004664:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004666:	f7fd fb1f 	bl	8001ca8 <HAL_GetTick>
 800466a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800466c:	e008      	b.n	8004680 <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800466e:	f7fd fb1b 	bl	8001ca8 <HAL_GetTick>
 8004672:	4602      	mov	r2, r0
 8004674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004676:	1ad3      	subs	r3, r2, r3
 8004678:	2b02      	cmp	r3, #2
 800467a:	d901      	bls.n	8004680 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 800467c:	2303      	movs	r3, #3
 800467e:	e28a      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004680:	4b67      	ldr	r3, [pc, #412]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004688:	2b00      	cmp	r3, #0
 800468a:	d0f0      	beq.n	800466e <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800468c:	4b64      	ldr	r3, [pc, #400]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a1b      	ldr	r3, [r3, #32]
 8004698:	061b      	lsls	r3, r3, #24
 800469a:	4961      	ldr	r1, [pc, #388]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 800469c:	4313      	orrs	r3, r2
 800469e:	60cb      	str	r3, [r1, #12]
 80046a0:	e018      	b.n	80046d4 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80046a2:	4b5f      	ldr	r3, [pc, #380]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a5e      	ldr	r2, [pc, #376]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 80046a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ae:	f7fd fafb 	bl	8001ca8 <HAL_GetTick>
 80046b2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80046b4:	e008      	b.n	80046c8 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80046b6:	f7fd faf7 	bl	8001ca8 <HAL_GetTick>
 80046ba:	4602      	mov	r2, r0
 80046bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	2b02      	cmp	r3, #2
 80046c2:	d901      	bls.n	80046c8 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 80046c4:	2303      	movs	r3, #3
 80046c6:	e266      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80046c8:	4b55      	ldr	r3, [pc, #340]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d1f0      	bne.n	80046b6 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 0308 	and.w	r3, r3, #8
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d036      	beq.n	800474e <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	695b      	ldr	r3, [r3, #20]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d019      	beq.n	800471c <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046e8:	4b4d      	ldr	r3, [pc, #308]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 80046ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046ec:	4a4c      	ldr	r2, [pc, #304]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 80046ee:	f043 0301 	orr.w	r3, r3, #1
 80046f2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046f4:	f7fd fad8 	bl	8001ca8 <HAL_GetTick>
 80046f8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80046fa:	e008      	b.n	800470e <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046fc:	f7fd fad4 	bl	8001ca8 <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	2b02      	cmp	r3, #2
 8004708:	d901      	bls.n	800470e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e243      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800470e:	4b44      	ldr	r3, [pc, #272]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 8004710:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004712:	f003 0302 	and.w	r3, r3, #2
 8004716:	2b00      	cmp	r3, #0
 8004718:	d0f0      	beq.n	80046fc <HAL_RCC_OscConfig+0x3b8>
 800471a:	e018      	b.n	800474e <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800471c:	4b40      	ldr	r3, [pc, #256]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 800471e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004720:	4a3f      	ldr	r2, [pc, #252]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 8004722:	f023 0301 	bic.w	r3, r3, #1
 8004726:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004728:	f7fd fabe 	bl	8001ca8 <HAL_GetTick>
 800472c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800472e:	e008      	b.n	8004742 <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004730:	f7fd faba 	bl	8001ca8 <HAL_GetTick>
 8004734:	4602      	mov	r2, r0
 8004736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	2b02      	cmp	r3, #2
 800473c:	d901      	bls.n	8004742 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e229      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004742:	4b37      	ldr	r3, [pc, #220]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 8004744:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004746:	f003 0302 	and.w	r3, r3, #2
 800474a:	2b00      	cmp	r3, #0
 800474c:	d1f0      	bne.n	8004730 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0320 	and.w	r3, r3, #32
 8004756:	2b00      	cmp	r3, #0
 8004758:	d036      	beq.n	80047c8 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	699b      	ldr	r3, [r3, #24]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d019      	beq.n	8004796 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004762:	4b2f      	ldr	r3, [pc, #188]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a2e      	ldr	r2, [pc, #184]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 8004768:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800476c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800476e:	f7fd fa9b 	bl	8001ca8 <HAL_GetTick>
 8004772:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004774:	e008      	b.n	8004788 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004776:	f7fd fa97 	bl	8001ca8 <HAL_GetTick>
 800477a:	4602      	mov	r2, r0
 800477c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800477e:	1ad3      	subs	r3, r2, r3
 8004780:	2b02      	cmp	r3, #2
 8004782:	d901      	bls.n	8004788 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8004784:	2303      	movs	r3, #3
 8004786:	e206      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004788:	4b25      	ldr	r3, [pc, #148]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004790:	2b00      	cmp	r3, #0
 8004792:	d0f0      	beq.n	8004776 <HAL_RCC_OscConfig+0x432>
 8004794:	e018      	b.n	80047c8 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004796:	4b22      	ldr	r3, [pc, #136]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a21      	ldr	r2, [pc, #132]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 800479c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80047a0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80047a2:	f7fd fa81 	bl	8001ca8 <HAL_GetTick>
 80047a6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80047a8:	e008      	b.n	80047bc <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80047aa:	f7fd fa7d 	bl	8001ca8 <HAL_GetTick>
 80047ae:	4602      	mov	r2, r0
 80047b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	2b02      	cmp	r3, #2
 80047b6:	d901      	bls.n	80047bc <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	e1ec      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80047bc:	4b18      	ldr	r3, [pc, #96]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d1f0      	bne.n	80047aa <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 0304 	and.w	r3, r3, #4
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	f000 80af 	beq.w	8004934 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80047d6:	4b13      	ldr	r3, [pc, #76]	@ (8004824 <HAL_RCC_OscConfig+0x4e0>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a12      	ldr	r2, [pc, #72]	@ (8004824 <HAL_RCC_OscConfig+0x4e0>)
 80047dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047e0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80047e2:	f7fd fa61 	bl	8001ca8 <HAL_GetTick>
 80047e6:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047e8:	e008      	b.n	80047fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047ea:	f7fd fa5d 	bl	8001ca8 <HAL_GetTick>
 80047ee:	4602      	mov	r2, r0
 80047f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	2b64      	cmp	r3, #100	@ 0x64
 80047f6:	d901      	bls.n	80047fc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	e1cc      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047fc:	4b09      	ldr	r3, [pc, #36]	@ (8004824 <HAL_RCC_OscConfig+0x4e0>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004804:	2b00      	cmp	r3, #0
 8004806:	d0f0      	beq.n	80047ea <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	2b01      	cmp	r3, #1
 800480e:	d10b      	bne.n	8004828 <HAL_RCC_OscConfig+0x4e4>
 8004810:	4b03      	ldr	r3, [pc, #12]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 8004812:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004814:	4a02      	ldr	r2, [pc, #8]	@ (8004820 <HAL_RCC_OscConfig+0x4dc>)
 8004816:	f043 0301 	orr.w	r3, r3, #1
 800481a:	6713      	str	r3, [r2, #112]	@ 0x70
 800481c:	e05b      	b.n	80048d6 <HAL_RCC_OscConfig+0x592>
 800481e:	bf00      	nop
 8004820:	58024400 	.word	0x58024400
 8004824:	58024800 	.word	0x58024800
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d112      	bne.n	8004856 <HAL_RCC_OscConfig+0x512>
 8004830:	4b9d      	ldr	r3, [pc, #628]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004832:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004834:	4a9c      	ldr	r2, [pc, #624]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004836:	f023 0301 	bic.w	r3, r3, #1
 800483a:	6713      	str	r3, [r2, #112]	@ 0x70
 800483c:	4b9a      	ldr	r3, [pc, #616]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 800483e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004840:	4a99      	ldr	r2, [pc, #612]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004842:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004846:	6713      	str	r3, [r2, #112]	@ 0x70
 8004848:	4b97      	ldr	r3, [pc, #604]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 800484a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800484c:	4a96      	ldr	r2, [pc, #600]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 800484e:	f023 0304 	bic.w	r3, r3, #4
 8004852:	6713      	str	r3, [r2, #112]	@ 0x70
 8004854:	e03f      	b.n	80048d6 <HAL_RCC_OscConfig+0x592>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	2b05      	cmp	r3, #5
 800485c:	d112      	bne.n	8004884 <HAL_RCC_OscConfig+0x540>
 800485e:	4b92      	ldr	r3, [pc, #584]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004862:	4a91      	ldr	r2, [pc, #580]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004864:	f043 0304 	orr.w	r3, r3, #4
 8004868:	6713      	str	r3, [r2, #112]	@ 0x70
 800486a:	4b8f      	ldr	r3, [pc, #572]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 800486c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800486e:	4a8e      	ldr	r2, [pc, #568]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004870:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004874:	6713      	str	r3, [r2, #112]	@ 0x70
 8004876:	4b8c      	ldr	r3, [pc, #560]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004878:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800487a:	4a8b      	ldr	r2, [pc, #556]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 800487c:	f043 0301 	orr.w	r3, r3, #1
 8004880:	6713      	str	r3, [r2, #112]	@ 0x70
 8004882:	e028      	b.n	80048d6 <HAL_RCC_OscConfig+0x592>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	2b85      	cmp	r3, #133	@ 0x85
 800488a:	d112      	bne.n	80048b2 <HAL_RCC_OscConfig+0x56e>
 800488c:	4b86      	ldr	r3, [pc, #536]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 800488e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004890:	4a85      	ldr	r2, [pc, #532]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004892:	f043 0304 	orr.w	r3, r3, #4
 8004896:	6713      	str	r3, [r2, #112]	@ 0x70
 8004898:	4b83      	ldr	r3, [pc, #524]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 800489a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800489c:	4a82      	ldr	r2, [pc, #520]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 800489e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80048a4:	4b80      	ldr	r3, [pc, #512]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 80048a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048a8:	4a7f      	ldr	r2, [pc, #508]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 80048aa:	f043 0301 	orr.w	r3, r3, #1
 80048ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80048b0:	e011      	b.n	80048d6 <HAL_RCC_OscConfig+0x592>
 80048b2:	4b7d      	ldr	r3, [pc, #500]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 80048b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048b6:	4a7c      	ldr	r2, [pc, #496]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 80048b8:	f023 0301 	bic.w	r3, r3, #1
 80048bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80048be:	4b7a      	ldr	r3, [pc, #488]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 80048c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048c2:	4a79      	ldr	r2, [pc, #484]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 80048c4:	f023 0304 	bic.w	r3, r3, #4
 80048c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80048ca:	4b77      	ldr	r3, [pc, #476]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 80048cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048ce:	4a76      	ldr	r2, [pc, #472]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 80048d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80048d4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d015      	beq.n	800490a <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048de:	f7fd f9e3 	bl	8001ca8 <HAL_GetTick>
 80048e2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80048e4:	e00a      	b.n	80048fc <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048e6:	f7fd f9df 	bl	8001ca8 <HAL_GetTick>
 80048ea:	4602      	mov	r2, r0
 80048ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ee:	1ad3      	subs	r3, r2, r3
 80048f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d901      	bls.n	80048fc <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 80048f8:	2303      	movs	r3, #3
 80048fa:	e14c      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80048fc:	4b6a      	ldr	r3, [pc, #424]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 80048fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004900:	f003 0302 	and.w	r3, r3, #2
 8004904:	2b00      	cmp	r3, #0
 8004906:	d0ee      	beq.n	80048e6 <HAL_RCC_OscConfig+0x5a2>
 8004908:	e014      	b.n	8004934 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800490a:	f7fd f9cd 	bl	8001ca8 <HAL_GetTick>
 800490e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004910:	e00a      	b.n	8004928 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004912:	f7fd f9c9 	bl	8001ca8 <HAL_GetTick>
 8004916:	4602      	mov	r2, r0
 8004918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800491a:	1ad3      	subs	r3, r2, r3
 800491c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004920:	4293      	cmp	r3, r2
 8004922:	d901      	bls.n	8004928 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8004924:	2303      	movs	r3, #3
 8004926:	e136      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004928:	4b5f      	ldr	r3, [pc, #380]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 800492a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800492c:	f003 0302 	and.w	r3, r3, #2
 8004930:	2b00      	cmp	r3, #0
 8004932:	d1ee      	bne.n	8004912 <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004938:	2b00      	cmp	r3, #0
 800493a:	f000 812b 	beq.w	8004b94 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800493e:	4b5a      	ldr	r3, [pc, #360]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004940:	691b      	ldr	r3, [r3, #16]
 8004942:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004946:	2b18      	cmp	r3, #24
 8004948:	f000 80bb 	beq.w	8004ac2 <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004950:	2b02      	cmp	r3, #2
 8004952:	f040 8095 	bne.w	8004a80 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004956:	4b54      	ldr	r3, [pc, #336]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a53      	ldr	r2, [pc, #332]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 800495c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004960:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004962:	f7fd f9a1 	bl	8001ca8 <HAL_GetTick>
 8004966:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004968:	e008      	b.n	800497c <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800496a:	f7fd f99d 	bl	8001ca8 <HAL_GetTick>
 800496e:	4602      	mov	r2, r0
 8004970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004972:	1ad3      	subs	r3, r2, r3
 8004974:	2b02      	cmp	r3, #2
 8004976:	d901      	bls.n	800497c <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 8004978:	2303      	movs	r3, #3
 800497a:	e10c      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800497c:	4b4a      	ldr	r3, [pc, #296]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004984:	2b00      	cmp	r3, #0
 8004986:	d1f0      	bne.n	800496a <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004988:	4b47      	ldr	r3, [pc, #284]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 800498a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800498c:	4b47      	ldr	r3, [pc, #284]	@ (8004aac <HAL_RCC_OscConfig+0x768>)
 800498e:	4013      	ands	r3, r2
 8004990:	687a      	ldr	r2, [r7, #4]
 8004992:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004998:	0112      	lsls	r2, r2, #4
 800499a:	430a      	orrs	r2, r1
 800499c:	4942      	ldr	r1, [pc, #264]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 800499e:	4313      	orrs	r3, r2
 80049a0:	628b      	str	r3, [r1, #40]	@ 0x28
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049a6:	3b01      	subs	r3, #1
 80049a8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049b0:	3b01      	subs	r3, #1
 80049b2:	025b      	lsls	r3, r3, #9
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	431a      	orrs	r2, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049bc:	3b01      	subs	r3, #1
 80049be:	041b      	lsls	r3, r3, #16
 80049c0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80049c4:	431a      	orrs	r2, r3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049ca:	3b01      	subs	r3, #1
 80049cc:	061b      	lsls	r3, r3, #24
 80049ce:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80049d2:	4935      	ldr	r1, [pc, #212]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 80049d4:	4313      	orrs	r3, r2
 80049d6:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80049d8:	4b33      	ldr	r3, [pc, #204]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 80049da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049dc:	4a32      	ldr	r2, [pc, #200]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 80049de:	f023 0301 	bic.w	r3, r3, #1
 80049e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80049e4:	4b30      	ldr	r3, [pc, #192]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 80049e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049e8:	4b31      	ldr	r3, [pc, #196]	@ (8004ab0 <HAL_RCC_OscConfig+0x76c>)
 80049ea:	4013      	ands	r3, r2
 80049ec:	687a      	ldr	r2, [r7, #4]
 80049ee:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80049f0:	00d2      	lsls	r2, r2, #3
 80049f2:	492d      	ldr	r1, [pc, #180]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 80049f4:	4313      	orrs	r3, r2
 80049f6:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80049f8:	4b2b      	ldr	r3, [pc, #172]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 80049fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049fc:	f023 020c 	bic.w	r2, r3, #12
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a04:	4928      	ldr	r1, [pc, #160]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004a06:	4313      	orrs	r3, r2
 8004a08:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004a0a:	4b27      	ldr	r3, [pc, #156]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a0e:	f023 0202 	bic.w	r2, r3, #2
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a16:	4924      	ldr	r1, [pc, #144]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004a1c:	4b22      	ldr	r3, [pc, #136]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a20:	4a21      	ldr	r2, [pc, #132]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004a22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a28:	4b1f      	ldr	r3, [pc, #124]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a2c:	4a1e      	ldr	r2, [pc, #120]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004a2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004a34:	4b1c      	ldr	r3, [pc, #112]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a38:	4a1b      	ldr	r2, [pc, #108]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004a3a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004a40:	4b19      	ldr	r3, [pc, #100]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a44:	4a18      	ldr	r2, [pc, #96]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004a46:	f043 0301 	orr.w	r3, r3, #1
 8004a4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a4c:	4b16      	ldr	r3, [pc, #88]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a15      	ldr	r2, [pc, #84]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004a52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004a56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a58:	f7fd f926 	bl	8001ca8 <HAL_GetTick>
 8004a5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004a5e:	e008      	b.n	8004a72 <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a60:	f7fd f922 	bl	8001ca8 <HAL_GetTick>
 8004a64:	4602      	mov	r2, r0
 8004a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	2b02      	cmp	r3, #2
 8004a6c:	d901      	bls.n	8004a72 <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 8004a6e:	2303      	movs	r3, #3
 8004a70:	e091      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004a72:	4b0d      	ldr	r3, [pc, #52]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d0f0      	beq.n	8004a60 <HAL_RCC_OscConfig+0x71c>
 8004a7e:	e089      	b.n	8004b94 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a80:	4b09      	ldr	r3, [pc, #36]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a08      	ldr	r2, [pc, #32]	@ (8004aa8 <HAL_RCC_OscConfig+0x764>)
 8004a86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a8c:	f7fd f90c 	bl	8001ca8 <HAL_GetTick>
 8004a90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004a92:	e00f      	b.n	8004ab4 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a94:	f7fd f908 	bl	8001ca8 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d908      	bls.n	8004ab4 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e077      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
 8004aa6:	bf00      	nop
 8004aa8:	58024400 	.word	0x58024400
 8004aac:	fffffc0c 	.word	0xfffffc0c
 8004ab0:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004ab4:	4b3a      	ldr	r3, [pc, #232]	@ (8004ba0 <HAL_RCC_OscConfig+0x85c>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d1e9      	bne.n	8004a94 <HAL_RCC_OscConfig+0x750>
 8004ac0:	e068      	b.n	8004b94 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004ac2:	4b37      	ldr	r3, [pc, #220]	@ (8004ba0 <HAL_RCC_OscConfig+0x85c>)
 8004ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ac6:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004ac8:	4b35      	ldr	r3, [pc, #212]	@ (8004ba0 <HAL_RCC_OscConfig+0x85c>)
 8004aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004acc:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	d031      	beq.n	8004b3a <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	f003 0203 	and.w	r2, r3, #3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d12a      	bne.n	8004b3a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	091b      	lsrs	r3, r3, #4
 8004ae8:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004af0:	429a      	cmp	r2, r3
 8004af2:	d122      	bne.n	8004b3a <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004afe:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d11a      	bne.n	8004b3a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	0a5b      	lsrs	r3, r3, #9
 8004b08:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b10:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d111      	bne.n	8004b3a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	0c1b      	lsrs	r3, r3, #16
 8004b1a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b22:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d108      	bne.n	8004b3a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	0e1b      	lsrs	r3, r3, #24
 8004b2c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b34:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d001      	beq.n	8004b3e <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e02b      	b.n	8004b96 <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004b3e:	4b18      	ldr	r3, [pc, #96]	@ (8004ba0 <HAL_RCC_OscConfig+0x85c>)
 8004b40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b42:	08db      	lsrs	r3, r3, #3
 8004b44:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004b48:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b4e:	693a      	ldr	r2, [r7, #16]
 8004b50:	429a      	cmp	r2, r3
 8004b52:	d01f      	beq.n	8004b94 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004b54:	4b12      	ldr	r3, [pc, #72]	@ (8004ba0 <HAL_RCC_OscConfig+0x85c>)
 8004b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b58:	4a11      	ldr	r2, [pc, #68]	@ (8004ba0 <HAL_RCC_OscConfig+0x85c>)
 8004b5a:	f023 0301 	bic.w	r3, r3, #1
 8004b5e:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004b60:	f7fd f8a2 	bl	8001ca8 <HAL_GetTick>
 8004b64:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004b66:	bf00      	nop
 8004b68:	f7fd f89e 	bl	8001ca8 <HAL_GetTick>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d0f9      	beq.n	8004b68 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004b74:	4b0a      	ldr	r3, [pc, #40]	@ (8004ba0 <HAL_RCC_OscConfig+0x85c>)
 8004b76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b78:	4b0a      	ldr	r3, [pc, #40]	@ (8004ba4 <HAL_RCC_OscConfig+0x860>)
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	687a      	ldr	r2, [r7, #4]
 8004b7e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004b80:	00d2      	lsls	r2, r2, #3
 8004b82:	4907      	ldr	r1, [pc, #28]	@ (8004ba0 <HAL_RCC_OscConfig+0x85c>)
 8004b84:	4313      	orrs	r3, r2
 8004b86:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004b88:	4b05      	ldr	r3, [pc, #20]	@ (8004ba0 <HAL_RCC_OscConfig+0x85c>)
 8004b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b8c:	4a04      	ldr	r2, [pc, #16]	@ (8004ba0 <HAL_RCC_OscConfig+0x85c>)
 8004b8e:	f043 0301 	orr.w	r3, r3, #1
 8004b92:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004b94:	2300      	movs	r3, #0
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3730      	adds	r7, #48	@ 0x30
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}
 8004b9e:	bf00      	nop
 8004ba0:	58024400 	.word	0x58024400
 8004ba4:	ffff0007 	.word	0xffff0007

08004ba8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b086      	sub	sp, #24
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d101      	bne.n	8004bbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e19c      	b.n	8004ef6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004bbc:	4b8a      	ldr	r3, [pc, #552]	@ (8004de8 <HAL_RCC_ClockConfig+0x240>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 030f 	and.w	r3, r3, #15
 8004bc4:	683a      	ldr	r2, [r7, #0]
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d910      	bls.n	8004bec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bca:	4b87      	ldr	r3, [pc, #540]	@ (8004de8 <HAL_RCC_ClockConfig+0x240>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f023 020f 	bic.w	r2, r3, #15
 8004bd2:	4985      	ldr	r1, [pc, #532]	@ (8004de8 <HAL_RCC_ClockConfig+0x240>)
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bda:	4b83      	ldr	r3, [pc, #524]	@ (8004de8 <HAL_RCC_ClockConfig+0x240>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 030f 	and.w	r3, r3, #15
 8004be2:	683a      	ldr	r2, [r7, #0]
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d001      	beq.n	8004bec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004be8:	2301      	movs	r3, #1
 8004bea:	e184      	b.n	8004ef6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 0304 	and.w	r3, r3, #4
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d010      	beq.n	8004c1a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	691a      	ldr	r2, [r3, #16]
 8004bfc:	4b7b      	ldr	r3, [pc, #492]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004bfe:	699b      	ldr	r3, [r3, #24]
 8004c00:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d908      	bls.n	8004c1a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004c08:	4b78      	ldr	r3, [pc, #480]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004c0a:	699b      	ldr	r3, [r3, #24]
 8004c0c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	691b      	ldr	r3, [r3, #16]
 8004c14:	4975      	ldr	r1, [pc, #468]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004c16:	4313      	orrs	r3, r2
 8004c18:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0308 	and.w	r3, r3, #8
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d010      	beq.n	8004c48 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	695a      	ldr	r2, [r3, #20]
 8004c2a:	4b70      	ldr	r3, [pc, #448]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004c2c:	69db      	ldr	r3, [r3, #28]
 8004c2e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d908      	bls.n	8004c48 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004c36:	4b6d      	ldr	r3, [pc, #436]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004c38:	69db      	ldr	r3, [r3, #28]
 8004c3a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	695b      	ldr	r3, [r3, #20]
 8004c42:	496a      	ldr	r1, [pc, #424]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004c44:	4313      	orrs	r3, r2
 8004c46:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 0310 	and.w	r3, r3, #16
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d010      	beq.n	8004c76 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	699a      	ldr	r2, [r3, #24]
 8004c58:	4b64      	ldr	r3, [pc, #400]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004c5a:	69db      	ldr	r3, [r3, #28]
 8004c5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004c60:	429a      	cmp	r2, r3
 8004c62:	d908      	bls.n	8004c76 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004c64:	4b61      	ldr	r3, [pc, #388]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004c66:	69db      	ldr	r3, [r3, #28]
 8004c68:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	699b      	ldr	r3, [r3, #24]
 8004c70:	495e      	ldr	r1, [pc, #376]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004c72:	4313      	orrs	r3, r2
 8004c74:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 0320 	and.w	r3, r3, #32
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d010      	beq.n	8004ca4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	69da      	ldr	r2, [r3, #28]
 8004c86:	4b59      	ldr	r3, [pc, #356]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004c88:	6a1b      	ldr	r3, [r3, #32]
 8004c8a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d908      	bls.n	8004ca4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004c92:	4b56      	ldr	r3, [pc, #344]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	69db      	ldr	r3, [r3, #28]
 8004c9e:	4953      	ldr	r1, [pc, #332]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 0302 	and.w	r3, r3, #2
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d010      	beq.n	8004cd2 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	68da      	ldr	r2, [r3, #12]
 8004cb4:	4b4d      	ldr	r3, [pc, #308]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004cb6:	699b      	ldr	r3, [r3, #24]
 8004cb8:	f003 030f 	and.w	r3, r3, #15
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d908      	bls.n	8004cd2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cc0:	4b4a      	ldr	r3, [pc, #296]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004cc2:	699b      	ldr	r3, [r3, #24]
 8004cc4:	f023 020f 	bic.w	r2, r3, #15
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	4947      	ldr	r1, [pc, #284]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 0301 	and.w	r3, r3, #1
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d055      	beq.n	8004d8a <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004cde:	4b43      	ldr	r3, [pc, #268]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	4940      	ldr	r1, [pc, #256]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004cec:	4313      	orrs	r3, r2
 8004cee:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	2b02      	cmp	r3, #2
 8004cf6:	d107      	bne.n	8004d08 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004cf8:	4b3c      	ldr	r3, [pc, #240]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d121      	bne.n	8004d48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	e0f6      	b.n	8004ef6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	2b03      	cmp	r3, #3
 8004d0e:	d107      	bne.n	8004d20 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004d10:	4b36      	ldr	r3, [pc, #216]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d115      	bne.n	8004d48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e0ea      	b.n	8004ef6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d107      	bne.n	8004d38 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004d28:	4b30      	ldr	r3, [pc, #192]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d109      	bne.n	8004d48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e0de      	b.n	8004ef6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004d38:	4b2c      	ldr	r3, [pc, #176]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0304 	and.w	r3, r3, #4
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d101      	bne.n	8004d48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e0d6      	b.n	8004ef6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d48:	4b28      	ldr	r3, [pc, #160]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004d4a:	691b      	ldr	r3, [r3, #16]
 8004d4c:	f023 0207 	bic.w	r2, r3, #7
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	4925      	ldr	r1, [pc, #148]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004d56:	4313      	orrs	r3, r2
 8004d58:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d5a:	f7fc ffa5 	bl	8001ca8 <HAL_GetTick>
 8004d5e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d60:	e00a      	b.n	8004d78 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d62:	f7fc ffa1 	bl	8001ca8 <HAL_GetTick>
 8004d66:	4602      	mov	r2, r0
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	1ad3      	subs	r3, r2, r3
 8004d6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d901      	bls.n	8004d78 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004d74:	2303      	movs	r3, #3
 8004d76:	e0be      	b.n	8004ef6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d78:	4b1c      	ldr	r3, [pc, #112]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004d7a:	691b      	ldr	r3, [r3, #16]
 8004d7c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	00db      	lsls	r3, r3, #3
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d1eb      	bne.n	8004d62 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f003 0302 	and.w	r3, r3, #2
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d010      	beq.n	8004db8 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	68da      	ldr	r2, [r3, #12]
 8004d9a:	4b14      	ldr	r3, [pc, #80]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004d9c:	699b      	ldr	r3, [r3, #24]
 8004d9e:	f003 030f 	and.w	r3, r3, #15
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d208      	bcs.n	8004db8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004da6:	4b11      	ldr	r3, [pc, #68]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004da8:	699b      	ldr	r3, [r3, #24]
 8004daa:	f023 020f 	bic.w	r2, r3, #15
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	68db      	ldr	r3, [r3, #12]
 8004db2:	490e      	ldr	r1, [pc, #56]	@ (8004dec <HAL_RCC_ClockConfig+0x244>)
 8004db4:	4313      	orrs	r3, r2
 8004db6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004db8:	4b0b      	ldr	r3, [pc, #44]	@ (8004de8 <HAL_RCC_ClockConfig+0x240>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f003 030f 	and.w	r3, r3, #15
 8004dc0:	683a      	ldr	r2, [r7, #0]
 8004dc2:	429a      	cmp	r2, r3
 8004dc4:	d214      	bcs.n	8004df0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dc6:	4b08      	ldr	r3, [pc, #32]	@ (8004de8 <HAL_RCC_ClockConfig+0x240>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f023 020f 	bic.w	r2, r3, #15
 8004dce:	4906      	ldr	r1, [pc, #24]	@ (8004de8 <HAL_RCC_ClockConfig+0x240>)
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dd6:	4b04      	ldr	r3, [pc, #16]	@ (8004de8 <HAL_RCC_ClockConfig+0x240>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 030f 	and.w	r3, r3, #15
 8004dde:	683a      	ldr	r2, [r7, #0]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d005      	beq.n	8004df0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	e086      	b.n	8004ef6 <HAL_RCC_ClockConfig+0x34e>
 8004de8:	52002000 	.word	0x52002000
 8004dec:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 0304 	and.w	r3, r3, #4
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d010      	beq.n	8004e1e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	691a      	ldr	r2, [r3, #16]
 8004e00:	4b3f      	ldr	r3, [pc, #252]	@ (8004f00 <HAL_RCC_ClockConfig+0x358>)
 8004e02:	699b      	ldr	r3, [r3, #24]
 8004e04:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d208      	bcs.n	8004e1e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004e0c:	4b3c      	ldr	r3, [pc, #240]	@ (8004f00 <HAL_RCC_ClockConfig+0x358>)
 8004e0e:	699b      	ldr	r3, [r3, #24]
 8004e10:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	691b      	ldr	r3, [r3, #16]
 8004e18:	4939      	ldr	r1, [pc, #228]	@ (8004f00 <HAL_RCC_ClockConfig+0x358>)
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f003 0308 	and.w	r3, r3, #8
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d010      	beq.n	8004e4c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	695a      	ldr	r2, [r3, #20]
 8004e2e:	4b34      	ldr	r3, [pc, #208]	@ (8004f00 <HAL_RCC_ClockConfig+0x358>)
 8004e30:	69db      	ldr	r3, [r3, #28]
 8004e32:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d208      	bcs.n	8004e4c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004e3a:	4b31      	ldr	r3, [pc, #196]	@ (8004f00 <HAL_RCC_ClockConfig+0x358>)
 8004e3c:	69db      	ldr	r3, [r3, #28]
 8004e3e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	695b      	ldr	r3, [r3, #20]
 8004e46:	492e      	ldr	r1, [pc, #184]	@ (8004f00 <HAL_RCC_ClockConfig+0x358>)
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 0310 	and.w	r3, r3, #16
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d010      	beq.n	8004e7a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	699a      	ldr	r2, [r3, #24]
 8004e5c:	4b28      	ldr	r3, [pc, #160]	@ (8004f00 <HAL_RCC_ClockConfig+0x358>)
 8004e5e:	69db      	ldr	r3, [r3, #28]
 8004e60:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d208      	bcs.n	8004e7a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004e68:	4b25      	ldr	r3, [pc, #148]	@ (8004f00 <HAL_RCC_ClockConfig+0x358>)
 8004e6a:	69db      	ldr	r3, [r3, #28]
 8004e6c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	699b      	ldr	r3, [r3, #24]
 8004e74:	4922      	ldr	r1, [pc, #136]	@ (8004f00 <HAL_RCC_ClockConfig+0x358>)
 8004e76:	4313      	orrs	r3, r2
 8004e78:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0320 	and.w	r3, r3, #32
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d010      	beq.n	8004ea8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	69da      	ldr	r2, [r3, #28]
 8004e8a:	4b1d      	ldr	r3, [pc, #116]	@ (8004f00 <HAL_RCC_ClockConfig+0x358>)
 8004e8c:	6a1b      	ldr	r3, [r3, #32]
 8004e8e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d208      	bcs.n	8004ea8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004e96:	4b1a      	ldr	r3, [pc, #104]	@ (8004f00 <HAL_RCC_ClockConfig+0x358>)
 8004e98:	6a1b      	ldr	r3, [r3, #32]
 8004e9a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	69db      	ldr	r3, [r3, #28]
 8004ea2:	4917      	ldr	r1, [pc, #92]	@ (8004f00 <HAL_RCC_ClockConfig+0x358>)
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8004ea8:	f000 f834 	bl	8004f14 <HAL_RCC_GetSysClockFreq>
 8004eac:	4602      	mov	r2, r0
 8004eae:	4b14      	ldr	r3, [pc, #80]	@ (8004f00 <HAL_RCC_ClockConfig+0x358>)
 8004eb0:	699b      	ldr	r3, [r3, #24]
 8004eb2:	0a1b      	lsrs	r3, r3, #8
 8004eb4:	f003 030f 	and.w	r3, r3, #15
 8004eb8:	4912      	ldr	r1, [pc, #72]	@ (8004f04 <HAL_RCC_ClockConfig+0x35c>)
 8004eba:	5ccb      	ldrb	r3, [r1, r3]
 8004ebc:	f003 031f 	and.w	r3, r3, #31
 8004ec0:	fa22 f303 	lsr.w	r3, r2, r3
 8004ec4:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8004ec6:	4b0e      	ldr	r3, [pc, #56]	@ (8004f00 <HAL_RCC_ClockConfig+0x358>)
 8004ec8:	699b      	ldr	r3, [r3, #24]
 8004eca:	f003 030f 	and.w	r3, r3, #15
 8004ece:	4a0d      	ldr	r2, [pc, #52]	@ (8004f04 <HAL_RCC_ClockConfig+0x35c>)
 8004ed0:	5cd3      	ldrb	r3, [r2, r3]
 8004ed2:	f003 031f 	and.w	r3, r3, #31
 8004ed6:	693a      	ldr	r2, [r7, #16]
 8004ed8:	fa22 f303 	lsr.w	r3, r2, r3
 8004edc:	4a0a      	ldr	r2, [pc, #40]	@ (8004f08 <HAL_RCC_ClockConfig+0x360>)
 8004ede:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004ee0:	4a0a      	ldr	r2, [pc, #40]	@ (8004f0c <HAL_RCC_ClockConfig+0x364>)
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004ee6:	4b0a      	ldr	r3, [pc, #40]	@ (8004f10 <HAL_RCC_ClockConfig+0x368>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4618      	mov	r0, r3
 8004eec:	f7fc fe92 	bl	8001c14 <HAL_InitTick>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004ef4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3718      	adds	r7, #24
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	58024400 	.word	0x58024400
 8004f04:	0800c37c 	.word	0x0800c37c
 8004f08:	24000004 	.word	0x24000004
 8004f0c:	24000000 	.word	0x24000000
 8004f10:	24000020 	.word	0x24000020

08004f14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b089      	sub	sp, #36	@ 0x24
 8004f18:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f1a:	4bb3      	ldr	r3, [pc, #716]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f22:	2b18      	cmp	r3, #24
 8004f24:	f200 8155 	bhi.w	80051d2 <HAL_RCC_GetSysClockFreq+0x2be>
 8004f28:	a201      	add	r2, pc, #4	@ (adr r2, 8004f30 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f2e:	bf00      	nop
 8004f30:	08004f95 	.word	0x08004f95
 8004f34:	080051d3 	.word	0x080051d3
 8004f38:	080051d3 	.word	0x080051d3
 8004f3c:	080051d3 	.word	0x080051d3
 8004f40:	080051d3 	.word	0x080051d3
 8004f44:	080051d3 	.word	0x080051d3
 8004f48:	080051d3 	.word	0x080051d3
 8004f4c:	080051d3 	.word	0x080051d3
 8004f50:	08004fbb 	.word	0x08004fbb
 8004f54:	080051d3 	.word	0x080051d3
 8004f58:	080051d3 	.word	0x080051d3
 8004f5c:	080051d3 	.word	0x080051d3
 8004f60:	080051d3 	.word	0x080051d3
 8004f64:	080051d3 	.word	0x080051d3
 8004f68:	080051d3 	.word	0x080051d3
 8004f6c:	080051d3 	.word	0x080051d3
 8004f70:	08004fc1 	.word	0x08004fc1
 8004f74:	080051d3 	.word	0x080051d3
 8004f78:	080051d3 	.word	0x080051d3
 8004f7c:	080051d3 	.word	0x080051d3
 8004f80:	080051d3 	.word	0x080051d3
 8004f84:	080051d3 	.word	0x080051d3
 8004f88:	080051d3 	.word	0x080051d3
 8004f8c:	080051d3 	.word	0x080051d3
 8004f90:	08004fc7 	.word	0x08004fc7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f94:	4b94      	ldr	r3, [pc, #592]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f003 0320 	and.w	r3, r3, #32
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d009      	beq.n	8004fb4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004fa0:	4b91      	ldr	r3, [pc, #580]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	08db      	lsrs	r3, r3, #3
 8004fa6:	f003 0303 	and.w	r3, r3, #3
 8004faa:	4a90      	ldr	r2, [pc, #576]	@ (80051ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004fac:	fa22 f303 	lsr.w	r3, r2, r3
 8004fb0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004fb2:	e111      	b.n	80051d8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004fb4:	4b8d      	ldr	r3, [pc, #564]	@ (80051ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004fb6:	61bb      	str	r3, [r7, #24]
      break;
 8004fb8:	e10e      	b.n	80051d8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004fba:	4b8d      	ldr	r3, [pc, #564]	@ (80051f0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004fbc:	61bb      	str	r3, [r7, #24]
      break;
 8004fbe:	e10b      	b.n	80051d8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004fc0:	4b8c      	ldr	r3, [pc, #560]	@ (80051f4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004fc2:	61bb      	str	r3, [r7, #24]
      break;
 8004fc4:	e108      	b.n	80051d8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004fc6:	4b88      	ldr	r3, [pc, #544]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fca:	f003 0303 	and.w	r3, r3, #3
 8004fce:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004fd0:	4b85      	ldr	r3, [pc, #532]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fd4:	091b      	lsrs	r3, r3, #4
 8004fd6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004fda:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004fdc:	4b82      	ldr	r3, [pc, #520]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe0:	f003 0301 	and.w	r3, r3, #1
 8004fe4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004fe6:	4b80      	ldr	r3, [pc, #512]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fe8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fea:	08db      	lsrs	r3, r3, #3
 8004fec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004ff0:	68fa      	ldr	r2, [r7, #12]
 8004ff2:	fb02 f303 	mul.w	r3, r2, r3
 8004ff6:	ee07 3a90 	vmov	s15, r3
 8004ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ffe:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	2b00      	cmp	r3, #0
 8005006:	f000 80e1 	beq.w	80051cc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	2b02      	cmp	r3, #2
 800500e:	f000 8083 	beq.w	8005118 <HAL_RCC_GetSysClockFreq+0x204>
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	2b02      	cmp	r3, #2
 8005016:	f200 80a1 	bhi.w	800515c <HAL_RCC_GetSysClockFreq+0x248>
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d003      	beq.n	8005028 <HAL_RCC_GetSysClockFreq+0x114>
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	2b01      	cmp	r3, #1
 8005024:	d056      	beq.n	80050d4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005026:	e099      	b.n	800515c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005028:	4b6f      	ldr	r3, [pc, #444]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 0320 	and.w	r3, r3, #32
 8005030:	2b00      	cmp	r3, #0
 8005032:	d02d      	beq.n	8005090 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005034:	4b6c      	ldr	r3, [pc, #432]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	08db      	lsrs	r3, r3, #3
 800503a:	f003 0303 	and.w	r3, r3, #3
 800503e:	4a6b      	ldr	r2, [pc, #428]	@ (80051ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005040:	fa22 f303 	lsr.w	r3, r2, r3
 8005044:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	ee07 3a90 	vmov	s15, r3
 800504c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005050:	693b      	ldr	r3, [r7, #16]
 8005052:	ee07 3a90 	vmov	s15, r3
 8005056:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800505a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800505e:	4b62      	ldr	r3, [pc, #392]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005062:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005066:	ee07 3a90 	vmov	s15, r3
 800506a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800506e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005072:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80051f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005076:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800507a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800507e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005082:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800508a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800508e:	e087      	b.n	80051a0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	ee07 3a90 	vmov	s15, r3
 8005096:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800509a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80051fc <HAL_RCC_GetSysClockFreq+0x2e8>
 800509e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050a2:	4b51      	ldr	r3, [pc, #324]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80050a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050aa:	ee07 3a90 	vmov	s15, r3
 80050ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80050b6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80051f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80050ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80050c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050ce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80050d2:	e065      	b.n	80051a0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	ee07 3a90 	vmov	s15, r3
 80050da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050de:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005200 <HAL_RCC_GetSysClockFreq+0x2ec>
 80050e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050e6:	4b40      	ldr	r3, [pc, #256]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80050e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050ee:	ee07 3a90 	vmov	s15, r3
 80050f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80050fa:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80051f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80050fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005102:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005106:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800510a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800510e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005112:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005116:	e043      	b.n	80051a0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	ee07 3a90 	vmov	s15, r3
 800511e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005122:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005204 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005126:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800512a:	4b2f      	ldr	r3, [pc, #188]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800512c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800512e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005132:	ee07 3a90 	vmov	s15, r3
 8005136:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800513a:	ed97 6a02 	vldr	s12, [r7, #8]
 800513e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80051f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005142:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005146:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800514a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800514e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005152:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005156:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800515a:	e021      	b.n	80051a0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	ee07 3a90 	vmov	s15, r3
 8005162:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005166:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005200 <HAL_RCC_GetSysClockFreq+0x2ec>
 800516a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800516e:	4b1e      	ldr	r3, [pc, #120]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005172:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005176:	ee07 3a90 	vmov	s15, r3
 800517a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800517e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005182:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80051f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005186:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800518a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800518e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005192:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005196:	ee67 7a27 	vmul.f32	s15, s14, s15
 800519a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800519e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80051a0:	4b11      	ldr	r3, [pc, #68]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80051a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051a4:	0a5b      	lsrs	r3, r3, #9
 80051a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051aa:	3301      	adds	r3, #1
 80051ac:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	ee07 3a90 	vmov	s15, r3
 80051b4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80051b8:	edd7 6a07 	vldr	s13, [r7, #28]
 80051bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80051c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80051c4:	ee17 3a90 	vmov	r3, s15
 80051c8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80051ca:	e005      	b.n	80051d8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80051cc:	2300      	movs	r3, #0
 80051ce:	61bb      	str	r3, [r7, #24]
      break;
 80051d0:	e002      	b.n	80051d8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80051d2:	4b07      	ldr	r3, [pc, #28]	@ (80051f0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80051d4:	61bb      	str	r3, [r7, #24]
      break;
 80051d6:	bf00      	nop
  }

  return sysclockfreq;
 80051d8:	69bb      	ldr	r3, [r7, #24]
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3724      	adds	r7, #36	@ 0x24
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr
 80051e6:	bf00      	nop
 80051e8:	58024400 	.word	0x58024400
 80051ec:	03d09000 	.word	0x03d09000
 80051f0:	003d0900 	.word	0x003d0900
 80051f4:	007a1200 	.word	0x007a1200
 80051f8:	46000000 	.word	0x46000000
 80051fc:	4c742400 	.word	0x4c742400
 8005200:	4a742400 	.word	0x4a742400
 8005204:	4af42400 	.word	0x4af42400

08005208 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b082      	sub	sp, #8
 800520c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800520e:	f7ff fe81 	bl	8004f14 <HAL_RCC_GetSysClockFreq>
 8005212:	4602      	mov	r2, r0
 8005214:	4b10      	ldr	r3, [pc, #64]	@ (8005258 <HAL_RCC_GetHCLKFreq+0x50>)
 8005216:	699b      	ldr	r3, [r3, #24]
 8005218:	0a1b      	lsrs	r3, r3, #8
 800521a:	f003 030f 	and.w	r3, r3, #15
 800521e:	490f      	ldr	r1, [pc, #60]	@ (800525c <HAL_RCC_GetHCLKFreq+0x54>)
 8005220:	5ccb      	ldrb	r3, [r1, r3]
 8005222:	f003 031f 	and.w	r3, r3, #31
 8005226:	fa22 f303 	lsr.w	r3, r2, r3
 800522a:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800522c:	4b0a      	ldr	r3, [pc, #40]	@ (8005258 <HAL_RCC_GetHCLKFreq+0x50>)
 800522e:	699b      	ldr	r3, [r3, #24]
 8005230:	f003 030f 	and.w	r3, r3, #15
 8005234:	4a09      	ldr	r2, [pc, #36]	@ (800525c <HAL_RCC_GetHCLKFreq+0x54>)
 8005236:	5cd3      	ldrb	r3, [r2, r3]
 8005238:	f003 031f 	and.w	r3, r3, #31
 800523c:	687a      	ldr	r2, [r7, #4]
 800523e:	fa22 f303 	lsr.w	r3, r2, r3
 8005242:	4a07      	ldr	r2, [pc, #28]	@ (8005260 <HAL_RCC_GetHCLKFreq+0x58>)
 8005244:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005246:	4a07      	ldr	r2, [pc, #28]	@ (8005264 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800524c:	4b04      	ldr	r3, [pc, #16]	@ (8005260 <HAL_RCC_GetHCLKFreq+0x58>)
 800524e:	681b      	ldr	r3, [r3, #0]
}
 8005250:	4618      	mov	r0, r3
 8005252:	3708      	adds	r7, #8
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}
 8005258:	58024400 	.word	0x58024400
 800525c:	0800c37c 	.word	0x0800c37c
 8005260:	24000004 	.word	0x24000004
 8005264:	24000000 	.word	0x24000000

08005268 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 800526c:	f7ff ffcc 	bl	8005208 <HAL_RCC_GetHCLKFreq>
 8005270:	4602      	mov	r2, r0
 8005272:	4b06      	ldr	r3, [pc, #24]	@ (800528c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005274:	69db      	ldr	r3, [r3, #28]
 8005276:	091b      	lsrs	r3, r3, #4
 8005278:	f003 0307 	and.w	r3, r3, #7
 800527c:	4904      	ldr	r1, [pc, #16]	@ (8005290 <HAL_RCC_GetPCLK1Freq+0x28>)
 800527e:	5ccb      	ldrb	r3, [r1, r3]
 8005280:	f003 031f 	and.w	r3, r3, #31
 8005284:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8005288:	4618      	mov	r0, r3
 800528a:	bd80      	pop	{r7, pc}
 800528c:	58024400 	.word	0x58024400
 8005290:	0800c37c 	.word	0x0800c37c

08005294 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8005298:	f7ff ffb6 	bl	8005208 <HAL_RCC_GetHCLKFreq>
 800529c:	4602      	mov	r2, r0
 800529e:	4b06      	ldr	r3, [pc, #24]	@ (80052b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80052a0:	69db      	ldr	r3, [r3, #28]
 80052a2:	0a1b      	lsrs	r3, r3, #8
 80052a4:	f003 0307 	and.w	r3, r3, #7
 80052a8:	4904      	ldr	r1, [pc, #16]	@ (80052bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80052aa:	5ccb      	ldrb	r3, [r1, r3]
 80052ac:	f003 031f 	and.w	r3, r3, #31
 80052b0:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	bd80      	pop	{r7, pc}
 80052b8:	58024400 	.word	0x58024400
 80052bc:	0800c37c 	.word	0x0800c37c

080052c0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80052c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80052c4:	b0c8      	sub	sp, #288	@ 0x120
 80052c6:	af00      	add	r7, sp, #0
 80052c8:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80052cc:	2300      	movs	r3, #0
 80052ce:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80052d2:	2300      	movs	r3, #0
 80052d4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80052d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80052dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052e0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80052e4:	2500      	movs	r5, #0
 80052e6:	ea54 0305 	orrs.w	r3, r4, r5
 80052ea:	d049      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80052ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80052f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052f2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80052f6:	d02f      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80052f8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80052fc:	d828      	bhi.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80052fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005302:	d01a      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005304:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005308:	d822      	bhi.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800530a:	2b00      	cmp	r3, #0
 800530c:	d003      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800530e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005312:	d007      	beq.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005314:	e01c      	b.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005316:	4ba7      	ldr	r3, [pc, #668]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800531a:	4aa6      	ldr	r2, [pc, #664]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800531c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005320:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005322:	e01a      	b.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005324:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005328:	3308      	adds	r3, #8
 800532a:	2102      	movs	r1, #2
 800532c:	4618      	mov	r0, r3
 800532e:	f001 fc43 	bl	8006bb8 <RCCEx_PLL2_Config>
 8005332:	4603      	mov	r3, r0
 8005334:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005338:	e00f      	b.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800533a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800533e:	3328      	adds	r3, #40	@ 0x28
 8005340:	2102      	movs	r1, #2
 8005342:	4618      	mov	r0, r3
 8005344:	f001 fcea 	bl	8006d1c <RCCEx_PLL3_Config>
 8005348:	4603      	mov	r3, r0
 800534a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800534e:	e004      	b.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005356:	e000      	b.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005358:	bf00      	nop
    }

    if (ret == HAL_OK)
 800535a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800535e:	2b00      	cmp	r3, #0
 8005360:	d10a      	bne.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005362:	4b94      	ldr	r3, [pc, #592]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005364:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005366:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800536a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800536e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005370:	4a90      	ldr	r2, [pc, #576]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005372:	430b      	orrs	r3, r1
 8005374:	6513      	str	r3, [r2, #80]	@ 0x50
 8005376:	e003      	b.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005378:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800537c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005380:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005388:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800538c:	f04f 0900 	mov.w	r9, #0
 8005390:	ea58 0309 	orrs.w	r3, r8, r9
 8005394:	d047      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005396:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800539a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800539c:	2b04      	cmp	r3, #4
 800539e:	d82a      	bhi.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80053a0:	a201      	add	r2, pc, #4	@ (adr r2, 80053a8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80053a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053a6:	bf00      	nop
 80053a8:	080053bd 	.word	0x080053bd
 80053ac:	080053cb 	.word	0x080053cb
 80053b0:	080053e1 	.word	0x080053e1
 80053b4:	080053ff 	.word	0x080053ff
 80053b8:	080053ff 	.word	0x080053ff
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053bc:	4b7d      	ldr	r3, [pc, #500]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80053be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053c0:	4a7c      	ldr	r2, [pc, #496]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80053c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80053c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80053c8:	e01a      	b.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80053ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80053ce:	3308      	adds	r3, #8
 80053d0:	2100      	movs	r1, #0
 80053d2:	4618      	mov	r0, r3
 80053d4:	f001 fbf0 	bl	8006bb8 <RCCEx_PLL2_Config>
 80053d8:	4603      	mov	r3, r0
 80053da:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80053de:	e00f      	b.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80053e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80053e4:	3328      	adds	r3, #40	@ 0x28
 80053e6:	2100      	movs	r1, #0
 80053e8:	4618      	mov	r0, r3
 80053ea:	f001 fc97 	bl	8006d1c <RCCEx_PLL3_Config>
 80053ee:	4603      	mov	r3, r0
 80053f0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80053f4:	e004      	b.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80053fc:	e000      	b.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80053fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005400:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005404:	2b00      	cmp	r3, #0
 8005406:	d10a      	bne.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005408:	4b6a      	ldr	r3, [pc, #424]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800540a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800540c:	f023 0107 	bic.w	r1, r3, #7
 8005410:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005414:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005416:	4a67      	ldr	r2, [pc, #412]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005418:	430b      	orrs	r3, r1
 800541a:	6513      	str	r3, [r2, #80]	@ 0x50
 800541c:	e003      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800541e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005422:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8005426:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800542a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800542e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8005432:	f04f 0b00 	mov.w	fp, #0
 8005436:	ea5a 030b 	orrs.w	r3, sl, fp
 800543a:	d054      	beq.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 800543c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005440:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005442:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8005446:	d036      	beq.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8005448:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800544c:	d82f      	bhi.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800544e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005452:	d032      	beq.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005454:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005458:	d829      	bhi.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800545a:	2bc0      	cmp	r3, #192	@ 0xc0
 800545c:	d02f      	beq.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 800545e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005460:	d825      	bhi.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005462:	2b80      	cmp	r3, #128	@ 0x80
 8005464:	d018      	beq.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8005466:	2b80      	cmp	r3, #128	@ 0x80
 8005468:	d821      	bhi.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800546a:	2b00      	cmp	r3, #0
 800546c:	d002      	beq.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800546e:	2b40      	cmp	r3, #64	@ 0x40
 8005470:	d007      	beq.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8005472:	e01c      	b.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005474:	4b4f      	ldr	r3, [pc, #316]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005478:	4a4e      	ldr	r2, [pc, #312]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800547a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800547e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8005480:	e01e      	b.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005482:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005486:	3308      	adds	r3, #8
 8005488:	2100      	movs	r1, #0
 800548a:	4618      	mov	r0, r3
 800548c:	f001 fb94 	bl	8006bb8 <RCCEx_PLL2_Config>
 8005490:	4603      	mov	r3, r0
 8005492:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8005496:	e013      	b.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005498:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800549c:	3328      	adds	r3, #40	@ 0x28
 800549e:	2100      	movs	r1, #0
 80054a0:	4618      	mov	r0, r3
 80054a2:	f001 fc3b 	bl	8006d1c <RCCEx_PLL3_Config>
 80054a6:	4603      	mov	r3, r0
 80054a8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 80054ac:	e008      	b.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054ae:	2301      	movs	r3, #1
 80054b0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80054b4:	e004      	b.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 80054b6:	bf00      	nop
 80054b8:	e002      	b.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 80054ba:	bf00      	nop
 80054bc:	e000      	b.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 80054be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054c0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d10a      	bne.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 80054c8:	4b3a      	ldr	r3, [pc, #232]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80054ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054cc:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80054d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80054d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054d6:	4a37      	ldr	r2, [pc, #220]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80054d8:	430b      	orrs	r3, r1
 80054da:	6513      	str	r3, [r2, #80]	@ 0x50
 80054dc:	e003      	b.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054de:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80054e2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 80054e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80054ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ee:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80054f2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80054f6:	2300      	movs	r3, #0
 80054f8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80054fc:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005500:	460b      	mov	r3, r1
 8005502:	4313      	orrs	r3, r2
 8005504:	d05c      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 8005506:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800550a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800550c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005510:	d03b      	beq.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8005512:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005516:	d834      	bhi.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8005518:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800551c:	d037      	beq.n	800558e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 800551e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005522:	d82e      	bhi.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8005524:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005528:	d033      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800552a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800552e:	d828      	bhi.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8005530:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005534:	d01a      	beq.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8005536:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800553a:	d822      	bhi.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800553c:	2b00      	cmp	r3, #0
 800553e:	d003      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x288>
 8005540:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005544:	d007      	beq.n	8005556 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8005546:	e01c      	b.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005548:	4b1a      	ldr	r3, [pc, #104]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800554a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800554c:	4a19      	ldr	r2, [pc, #100]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800554e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005552:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8005554:	e01e      	b.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005556:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800555a:	3308      	adds	r3, #8
 800555c:	2100      	movs	r1, #0
 800555e:	4618      	mov	r0, r3
 8005560:	f001 fb2a 	bl	8006bb8 <RCCEx_PLL2_Config>
 8005564:	4603      	mov	r3, r0
 8005566:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800556a:	e013      	b.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800556c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005570:	3328      	adds	r3, #40	@ 0x28
 8005572:	2100      	movs	r1, #0
 8005574:	4618      	mov	r0, r3
 8005576:	f001 fbd1 	bl	8006d1c <RCCEx_PLL3_Config>
 800557a:	4603      	mov	r3, r0
 800557c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8005580:	e008      	b.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005588:	e004      	b.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800558a:	bf00      	nop
 800558c:	e002      	b.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800558e:	bf00      	nop
 8005590:	e000      	b.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8005592:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005594:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005598:	2b00      	cmp	r3, #0
 800559a:	d10d      	bne.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 800559c:	4b05      	ldr	r3, [pc, #20]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800559e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055a0:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 80055a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80055a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055aa:	4a02      	ldr	r2, [pc, #8]	@ (80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80055ac:	430b      	orrs	r3, r1
 80055ae:	6513      	str	r3, [r2, #80]	@ 0x50
 80055b0:	e006      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x300>
 80055b2:	bf00      	nop
 80055b4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055b8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80055bc:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80055c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80055c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80055cc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80055d0:	2300      	movs	r3, #0
 80055d2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80055d6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80055da:	460b      	mov	r3, r1
 80055dc:	4313      	orrs	r3, r2
 80055de:	d03a      	beq.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80055e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80055e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055e6:	2b30      	cmp	r3, #48	@ 0x30
 80055e8:	d01f      	beq.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x36a>
 80055ea:	2b30      	cmp	r3, #48	@ 0x30
 80055ec:	d819      	bhi.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x362>
 80055ee:	2b20      	cmp	r3, #32
 80055f0:	d00c      	beq.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x34c>
 80055f2:	2b20      	cmp	r3, #32
 80055f4:	d815      	bhi.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x362>
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d019      	beq.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80055fa:	2b10      	cmp	r3, #16
 80055fc:	d111      	bne.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80055fe:	4bae      	ldr	r3, [pc, #696]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005602:	4aad      	ldr	r2, [pc, #692]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005604:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005608:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800560a:	e011      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800560c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005610:	3308      	adds	r3, #8
 8005612:	2102      	movs	r1, #2
 8005614:	4618      	mov	r0, r3
 8005616:	f001 facf 	bl	8006bb8 <RCCEx_PLL2_Config>
 800561a:	4603      	mov	r3, r0
 800561c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8005620:	e006      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005628:	e002      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800562a:	bf00      	nop
 800562c:	e000      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800562e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005630:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005634:	2b00      	cmp	r3, #0
 8005636:	d10a      	bne.n	800564e <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005638:	4b9f      	ldr	r3, [pc, #636]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800563a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800563c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005640:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005644:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005646:	4a9c      	ldr	r2, [pc, #624]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005648:	430b      	orrs	r3, r1
 800564a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800564c:	e003      	b.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800564e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005652:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005656:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800565a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800565e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005662:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005666:	2300      	movs	r3, #0
 8005668:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800566c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005670:	460b      	mov	r3, r1
 8005672:	4313      	orrs	r3, r2
 8005674:	d051      	beq.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005676:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800567a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800567c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005680:	d035      	beq.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8005682:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005686:	d82e      	bhi.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8005688:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800568c:	d031      	beq.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x432>
 800568e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005692:	d828      	bhi.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8005694:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005698:	d01a      	beq.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x410>
 800569a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800569e:	d822      	bhi.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x426>
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d003      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 80056a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056a8:	d007      	beq.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 80056aa:	e01c      	b.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056ac:	4b82      	ldr	r3, [pc, #520]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80056ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056b0:	4a81      	ldr	r2, [pc, #516]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80056b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80056b8:	e01c      	b.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80056ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80056be:	3308      	adds	r3, #8
 80056c0:	2100      	movs	r1, #0
 80056c2:	4618      	mov	r0, r3
 80056c4:	f001 fa78 	bl	8006bb8 <RCCEx_PLL2_Config>
 80056c8:	4603      	mov	r3, r0
 80056ca:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80056ce:	e011      	b.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80056d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80056d4:	3328      	adds	r3, #40	@ 0x28
 80056d6:	2100      	movs	r1, #0
 80056d8:	4618      	mov	r0, r3
 80056da:	f001 fb1f 	bl	8006d1c <RCCEx_PLL3_Config>
 80056de:	4603      	mov	r3, r0
 80056e0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80056e4:	e006      	b.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80056ec:	e002      	b.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 80056ee:	bf00      	nop
 80056f0:	e000      	b.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 80056f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056f4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d10a      	bne.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80056fc:	4b6e      	ldr	r3, [pc, #440]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80056fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005700:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005704:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005708:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800570a:	4a6b      	ldr	r2, [pc, #428]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800570c:	430b      	orrs	r3, r1
 800570e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005710:	e003      	b.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005712:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005716:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800571a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800571e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005722:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005726:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800572a:	2300      	movs	r3, #0
 800572c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005730:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005734:	460b      	mov	r3, r1
 8005736:	4313      	orrs	r3, r2
 8005738:	d053      	beq.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800573a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800573e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005740:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005744:	d033      	beq.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8005746:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800574a:	d82c      	bhi.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800574c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005750:	d02f      	beq.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 8005752:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005756:	d826      	bhi.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8005758:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800575c:	d02b      	beq.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800575e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005762:	d820      	bhi.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8005764:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005768:	d012      	beq.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800576a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800576e:	d81a      	bhi.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8005770:	2b00      	cmp	r3, #0
 8005772:	d022      	beq.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 8005774:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005778:	d115      	bne.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800577a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800577e:	3308      	adds	r3, #8
 8005780:	2101      	movs	r1, #1
 8005782:	4618      	mov	r0, r3
 8005784:	f001 fa18 	bl	8006bb8 <RCCEx_PLL2_Config>
 8005788:	4603      	mov	r3, r0
 800578a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800578e:	e015      	b.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005790:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005794:	3328      	adds	r3, #40	@ 0x28
 8005796:	2101      	movs	r1, #1
 8005798:	4618      	mov	r0, r3
 800579a:	f001 fabf 	bl	8006d1c <RCCEx_PLL3_Config>
 800579e:	4603      	mov	r3, r0
 80057a0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80057a4:	e00a      	b.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80057ac:	e006      	b.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 80057ae:	bf00      	nop
 80057b0:	e004      	b.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 80057b2:	bf00      	nop
 80057b4:	e002      	b.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 80057b6:	bf00      	nop
 80057b8:	e000      	b.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 80057ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057bc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d10a      	bne.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80057c4:	4b3c      	ldr	r3, [pc, #240]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80057c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057c8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80057cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80057d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80057d2:	4a39      	ldr	r2, [pc, #228]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80057d4:	430b      	orrs	r3, r1
 80057d6:	6513      	str	r3, [r2, #80]	@ 0x50
 80057d8:	e003      	b.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057da:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80057de:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80057e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80057e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ea:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80057ee:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80057f2:	2300      	movs	r3, #0
 80057f4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80057f8:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80057fc:	460b      	mov	r3, r1
 80057fe:	4313      	orrs	r3, r2
 8005800:	d060      	beq.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005802:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005806:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800580a:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 800580e:	d039      	beq.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 8005810:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8005814:	d832      	bhi.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8005816:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800581a:	d035      	beq.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800581c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005820:	d82c      	bhi.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8005822:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005826:	d031      	beq.n	800588c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8005828:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800582c:	d826      	bhi.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800582e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005832:	d02d      	beq.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8005834:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005838:	d820      	bhi.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800583a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800583e:	d012      	beq.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005840:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005844:	d81a      	bhi.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8005846:	2b00      	cmp	r3, #0
 8005848:	d024      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800584a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800584e:	d115      	bne.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005850:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005854:	3308      	adds	r3, #8
 8005856:	2101      	movs	r1, #1
 8005858:	4618      	mov	r0, r3
 800585a:	f001 f9ad 	bl	8006bb8 <RCCEx_PLL2_Config>
 800585e:	4603      	mov	r3, r0
 8005860:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005864:	e017      	b.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005866:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800586a:	3328      	adds	r3, #40	@ 0x28
 800586c:	2101      	movs	r1, #1
 800586e:	4618      	mov	r0, r3
 8005870:	f001 fa54 	bl	8006d1c <RCCEx_PLL3_Config>
 8005874:	4603      	mov	r3, r0
 8005876:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800587a:	e00c      	b.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800587c:	2301      	movs	r3, #1
 800587e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005882:	e008      	b.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005884:	bf00      	nop
 8005886:	e006      	b.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005888:	bf00      	nop
 800588a:	e004      	b.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800588c:	bf00      	nop
 800588e:	e002      	b.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005890:	bf00      	nop
 8005892:	e000      	b.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005894:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005896:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800589a:	2b00      	cmp	r3, #0
 800589c:	d10e      	bne.n	80058bc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800589e:	4b06      	ldr	r3, [pc, #24]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80058a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058a2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80058a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80058aa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80058ae:	4a02      	ldr	r2, [pc, #8]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80058b0:	430b      	orrs	r3, r1
 80058b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80058b4:	e006      	b.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80058b6:	bf00      	nop
 80058b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058bc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80058c0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80058c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80058c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058cc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80058d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80058d4:	2300      	movs	r3, #0
 80058d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80058da:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80058de:	460b      	mov	r3, r1
 80058e0:	4313      	orrs	r3, r2
 80058e2:	d037      	beq.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80058e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80058e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80058ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058ee:	d00e      	beq.n	800590e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80058f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058f4:	d816      	bhi.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d018      	beq.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80058fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80058fe:	d111      	bne.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005900:	4bc4      	ldr	r3, [pc, #784]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005904:	4ac3      	ldr	r2, [pc, #780]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005906:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800590a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800590c:	e00f      	b.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800590e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005912:	3308      	adds	r3, #8
 8005914:	2101      	movs	r1, #1
 8005916:	4618      	mov	r0, r3
 8005918:	f001 f94e 	bl	8006bb8 <RCCEx_PLL2_Config>
 800591c:	4603      	mov	r3, r0
 800591e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005922:	e004      	b.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800592a:	e000      	b.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800592c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800592e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005932:	2b00      	cmp	r3, #0
 8005934:	d10a      	bne.n	800594c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005936:	4bb7      	ldr	r3, [pc, #732]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005938:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800593a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800593e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005942:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005944:	4ab3      	ldr	r2, [pc, #716]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005946:	430b      	orrs	r3, r1
 8005948:	6513      	str	r3, [r2, #80]	@ 0x50
 800594a:	e003      	b.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800594c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005950:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005954:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800595c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005960:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005964:	2300      	movs	r3, #0
 8005966:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800596a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800596e:	460b      	mov	r3, r1
 8005970:	4313      	orrs	r3, r2
 8005972:	d039      	beq.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005974:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005978:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800597a:	2b03      	cmp	r3, #3
 800597c:	d81c      	bhi.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800597e:	a201      	add	r2, pc, #4	@ (adr r2, 8005984 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8005980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005984:	080059c1 	.word	0x080059c1
 8005988:	08005995 	.word	0x08005995
 800598c:	080059a3 	.word	0x080059a3
 8005990:	080059c1 	.word	0x080059c1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005994:	4b9f      	ldr	r3, [pc, #636]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005998:	4a9e      	ldr	r2, [pc, #632]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800599a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800599e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80059a0:	e00f      	b.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80059a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80059a6:	3308      	adds	r3, #8
 80059a8:	2102      	movs	r1, #2
 80059aa:	4618      	mov	r0, r3
 80059ac:	f001 f904 	bl	8006bb8 <RCCEx_PLL2_Config>
 80059b0:	4603      	mov	r3, r0
 80059b2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 80059b6:	e004      	b.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80059b8:	2301      	movs	r3, #1
 80059ba:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80059be:	e000      	b.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80059c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059c2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d10a      	bne.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80059ca:	4b92      	ldr	r3, [pc, #584]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80059cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059ce:	f023 0103 	bic.w	r1, r3, #3
 80059d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80059d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059d8:	4a8e      	ldr	r2, [pc, #568]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80059da:	430b      	orrs	r3, r1
 80059dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80059de:	e003      	b.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059e0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80059e4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80059e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80059ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80059f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80059f8:	2300      	movs	r3, #0
 80059fa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80059fe:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005a02:	460b      	mov	r3, r1
 8005a04:	4313      	orrs	r3, r2
 8005a06:	f000 8099 	beq.w	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a0a:	4b83      	ldr	r3, [pc, #524]	@ (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a82      	ldr	r2, [pc, #520]	@ (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005a10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a14:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a16:	f7fc f947 	bl	8001ca8 <HAL_GetTick>
 8005a1a:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a1e:	e00b      	b.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a20:	f7fc f942 	bl	8001ca8 <HAL_GetTick>
 8005a24:	4602      	mov	r2, r0
 8005a26:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8005a2a:	1ad3      	subs	r3, r2, r3
 8005a2c:	2b64      	cmp	r3, #100	@ 0x64
 8005a2e:	d903      	bls.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8005a30:	2303      	movs	r3, #3
 8005a32:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005a36:	e005      	b.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a38:	4b77      	ldr	r3, [pc, #476]	@ (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d0ed      	beq.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8005a44:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d173      	bne.n	8005b34 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005a4c:	4b71      	ldr	r3, [pc, #452]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a4e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005a50:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005a54:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a58:	4053      	eors	r3, r2
 8005a5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d015      	beq.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a62:	4b6c      	ldr	r3, [pc, #432]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a6a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a6e:	4b69      	ldr	r3, [pc, #420]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a72:	4a68      	ldr	r2, [pc, #416]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a78:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a7a:	4b66      	ldr	r3, [pc, #408]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a7e:	4a65      	ldr	r2, [pc, #404]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a84:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005a86:	4a63      	ldr	r2, [pc, #396]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005a88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a8c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005a8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005a92:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a9a:	d118      	bne.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a9c:	f7fc f904 	bl	8001ca8 <HAL_GetTick>
 8005aa0:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005aa4:	e00d      	b.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005aa6:	f7fc f8ff 	bl	8001ca8 <HAL_GetTick>
 8005aaa:	4602      	mov	r2, r0
 8005aac:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8005ab0:	1ad2      	subs	r2, r2, r3
 8005ab2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	d903      	bls.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8005aba:	2303      	movs	r3, #3
 8005abc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
            break;
 8005ac0:	e005      	b.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005ac2:	4b54      	ldr	r3, [pc, #336]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005ac4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ac6:	f003 0302 	and.w	r3, r3, #2
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d0eb      	beq.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8005ace:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d129      	bne.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ad6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005ada:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005ade:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ae2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ae6:	d10e      	bne.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8005ae8:	4b4a      	ldr	r3, [pc, #296]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005aea:	691b      	ldr	r3, [r3, #16]
 8005aec:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005af0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005af4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005af8:	091a      	lsrs	r2, r3, #4
 8005afa:	4b48      	ldr	r3, [pc, #288]	@ (8005c1c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8005afc:	4013      	ands	r3, r2
 8005afe:	4a45      	ldr	r2, [pc, #276]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005b00:	430b      	orrs	r3, r1
 8005b02:	6113      	str	r3, [r2, #16]
 8005b04:	e005      	b.n	8005b12 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8005b06:	4b43      	ldr	r3, [pc, #268]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	4a42      	ldr	r2, [pc, #264]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005b0c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005b10:	6113      	str	r3, [r2, #16]
 8005b12:	4b40      	ldr	r3, [pc, #256]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005b14:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005b16:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005b1a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005b1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b22:	4a3c      	ldr	r2, [pc, #240]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005b24:	430b      	orrs	r3, r1
 8005b26:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b28:	e008      	b.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005b2a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005b2e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 8005b32:	e003      	b.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b34:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005b38:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005b3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b44:	f002 0301 	and.w	r3, r2, #1
 8005b48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005b52:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005b56:	460b      	mov	r3, r1
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	f000 8090 	beq.w	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005b5e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005b62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b66:	2b28      	cmp	r3, #40	@ 0x28
 8005b68:	d870      	bhi.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8005b6a:	a201      	add	r2, pc, #4	@ (adr r2, 8005b70 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8005b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b70:	08005c55 	.word	0x08005c55
 8005b74:	08005c4d 	.word	0x08005c4d
 8005b78:	08005c4d 	.word	0x08005c4d
 8005b7c:	08005c4d 	.word	0x08005c4d
 8005b80:	08005c4d 	.word	0x08005c4d
 8005b84:	08005c4d 	.word	0x08005c4d
 8005b88:	08005c4d 	.word	0x08005c4d
 8005b8c:	08005c4d 	.word	0x08005c4d
 8005b90:	08005c21 	.word	0x08005c21
 8005b94:	08005c4d 	.word	0x08005c4d
 8005b98:	08005c4d 	.word	0x08005c4d
 8005b9c:	08005c4d 	.word	0x08005c4d
 8005ba0:	08005c4d 	.word	0x08005c4d
 8005ba4:	08005c4d 	.word	0x08005c4d
 8005ba8:	08005c4d 	.word	0x08005c4d
 8005bac:	08005c4d 	.word	0x08005c4d
 8005bb0:	08005c37 	.word	0x08005c37
 8005bb4:	08005c4d 	.word	0x08005c4d
 8005bb8:	08005c4d 	.word	0x08005c4d
 8005bbc:	08005c4d 	.word	0x08005c4d
 8005bc0:	08005c4d 	.word	0x08005c4d
 8005bc4:	08005c4d 	.word	0x08005c4d
 8005bc8:	08005c4d 	.word	0x08005c4d
 8005bcc:	08005c4d 	.word	0x08005c4d
 8005bd0:	08005c55 	.word	0x08005c55
 8005bd4:	08005c4d 	.word	0x08005c4d
 8005bd8:	08005c4d 	.word	0x08005c4d
 8005bdc:	08005c4d 	.word	0x08005c4d
 8005be0:	08005c4d 	.word	0x08005c4d
 8005be4:	08005c4d 	.word	0x08005c4d
 8005be8:	08005c4d 	.word	0x08005c4d
 8005bec:	08005c4d 	.word	0x08005c4d
 8005bf0:	08005c55 	.word	0x08005c55
 8005bf4:	08005c4d 	.word	0x08005c4d
 8005bf8:	08005c4d 	.word	0x08005c4d
 8005bfc:	08005c4d 	.word	0x08005c4d
 8005c00:	08005c4d 	.word	0x08005c4d
 8005c04:	08005c4d 	.word	0x08005c4d
 8005c08:	08005c4d 	.word	0x08005c4d
 8005c0c:	08005c4d 	.word	0x08005c4d
 8005c10:	08005c55 	.word	0x08005c55
 8005c14:	58024400 	.word	0x58024400
 8005c18:	58024800 	.word	0x58024800
 8005c1c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005c20:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c24:	3308      	adds	r3, #8
 8005c26:	2101      	movs	r1, #1
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f000 ffc5 	bl	8006bb8 <RCCEx_PLL2_Config>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005c34:	e00f      	b.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005c36:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c3a:	3328      	adds	r3, #40	@ 0x28
 8005c3c:	2101      	movs	r1, #1
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f001 f86c 	bl	8006d1c <RCCEx_PLL3_Config>
 8005c44:	4603      	mov	r3, r0
 8005c46:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005c4a:	e004      	b.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005c52:	e000      	b.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8005c54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c56:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d10b      	bne.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005c5e:	4bc0      	ldr	r3, [pc, #768]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005c60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c62:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005c66:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c6e:	4abc      	ldr	r2, [pc, #752]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005c70:	430b      	orrs	r3, r1
 8005c72:	6553      	str	r3, [r2, #84]	@ 0x54
 8005c74:	e003      	b.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c76:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005c7a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005c7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c86:	f002 0302 	and.w	r3, r2, #2
 8005c8a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c8e:	2300      	movs	r3, #0
 8005c90:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005c94:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005c98:	460b      	mov	r3, r1
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	d043      	beq.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005c9e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005ca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ca6:	2b05      	cmp	r3, #5
 8005ca8:	d824      	bhi.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 8005caa:	a201      	add	r2, pc, #4	@ (adr r2, 8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 8005cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cb0:	08005cfd 	.word	0x08005cfd
 8005cb4:	08005cc9 	.word	0x08005cc9
 8005cb8:	08005cdf 	.word	0x08005cdf
 8005cbc:	08005cfd 	.word	0x08005cfd
 8005cc0:	08005cfd 	.word	0x08005cfd
 8005cc4:	08005cfd 	.word	0x08005cfd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005cc8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005ccc:	3308      	adds	r3, #8
 8005cce:	2101      	movs	r1, #1
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	f000 ff71 	bl	8006bb8 <RCCEx_PLL2_Config>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005cdc:	e00f      	b.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005cde:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005ce2:	3328      	adds	r3, #40	@ 0x28
 8005ce4:	2101      	movs	r1, #1
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f001 f818 	bl	8006d1c <RCCEx_PLL3_Config>
 8005cec:	4603      	mov	r3, r0
 8005cee:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005cf2:	e004      	b.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005cfa:	e000      	b.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 8005cfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cfe:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d10b      	bne.n	8005d1e <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005d06:	4b96      	ldr	r3, [pc, #600]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005d08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d0a:	f023 0107 	bic.w	r1, r3, #7
 8005d0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005d12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d16:	4a92      	ldr	r2, [pc, #584]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005d18:	430b      	orrs	r3, r1
 8005d1a:	6553      	str	r3, [r2, #84]	@ 0x54
 8005d1c:	e003      	b.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d1e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005d22:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005d26:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d2e:	f002 0304 	and.w	r3, r2, #4
 8005d32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005d36:	2300      	movs	r3, #0
 8005d38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d3c:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005d40:	460b      	mov	r3, r1
 8005d42:	4313      	orrs	r3, r2
 8005d44:	d043      	beq.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005d46:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005d4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005d4e:	2b05      	cmp	r3, #5
 8005d50:	d824      	bhi.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0xadc>
 8005d52:	a201      	add	r2, pc, #4	@ (adr r2, 8005d58 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 8005d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d58:	08005da5 	.word	0x08005da5
 8005d5c:	08005d71 	.word	0x08005d71
 8005d60:	08005d87 	.word	0x08005d87
 8005d64:	08005da5 	.word	0x08005da5
 8005d68:	08005da5 	.word	0x08005da5
 8005d6c:	08005da5 	.word	0x08005da5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005d70:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005d74:	3308      	adds	r3, #8
 8005d76:	2101      	movs	r1, #1
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f000 ff1d 	bl	8006bb8 <RCCEx_PLL2_Config>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005d84:	e00f      	b.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005d86:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005d8a:	3328      	adds	r3, #40	@ 0x28
 8005d8c:	2101      	movs	r1, #1
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f000 ffc4 	bl	8006d1c <RCCEx_PLL3_Config>
 8005d94:	4603      	mov	r3, r0
 8005d96:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005d9a:	e004      	b.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005da2:	e000      	b.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 8005da4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005da6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d10b      	bne.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005dae:	4b6c      	ldr	r3, [pc, #432]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005db0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005db2:	f023 0107 	bic.w	r1, r3, #7
 8005db6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005dba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005dbe:	4a68      	ldr	r2, [pc, #416]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005dc0:	430b      	orrs	r3, r1
 8005dc2:	6593      	str	r3, [r2, #88]	@ 0x58
 8005dc4:	e003      	b.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dc6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005dca:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005dce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd6:	f002 0320 	and.w	r3, r2, #32
 8005dda:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005dde:	2300      	movs	r3, #0
 8005de0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005de4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005de8:	460b      	mov	r3, r1
 8005dea:	4313      	orrs	r3, r2
 8005dec:	d055      	beq.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005dee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005df2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005df6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005dfa:	d033      	beq.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8005dfc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e00:	d82c      	bhi.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8005e02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e06:	d02f      	beq.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8005e08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e0c:	d826      	bhi.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8005e0e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005e12:	d02b      	beq.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8005e14:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005e18:	d820      	bhi.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8005e1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e1e:	d012      	beq.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8005e20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e24:	d81a      	bhi.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d022      	beq.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8005e2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e2e:	d115      	bne.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e30:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005e34:	3308      	adds	r3, #8
 8005e36:	2100      	movs	r1, #0
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f000 febd 	bl	8006bb8 <RCCEx_PLL2_Config>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005e44:	e015      	b.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005e46:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005e4a:	3328      	adds	r3, #40	@ 0x28
 8005e4c:	2102      	movs	r1, #2
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f000 ff64 	bl	8006d1c <RCCEx_PLL3_Config>
 8005e54:	4603      	mov	r3, r0
 8005e56:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005e5a:	e00a      	b.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005e62:	e006      	b.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8005e64:	bf00      	nop
 8005e66:	e004      	b.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8005e68:	bf00      	nop
 8005e6a:	e002      	b.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8005e6c:	bf00      	nop
 8005e6e:	e000      	b.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8005e70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e72:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d10b      	bne.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005e7a:	4b39      	ldr	r3, [pc, #228]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005e7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e7e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005e82:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005e86:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e8a:	4a35      	ldr	r2, [pc, #212]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005e8c:	430b      	orrs	r3, r1
 8005e8e:	6553      	str	r3, [r2, #84]	@ 0x54
 8005e90:	e003      	b.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e92:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005e96:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005e9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ea2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005ea6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005eaa:	2300      	movs	r3, #0
 8005eac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005eb0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005eb4:	460b      	mov	r3, r1
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	d058      	beq.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005eba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005ebe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005ec2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005ec6:	d033      	beq.n	8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8005ec8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005ecc:	d82c      	bhi.n	8005f28 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8005ece:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ed2:	d02f      	beq.n	8005f34 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8005ed4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ed8:	d826      	bhi.n	8005f28 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8005eda:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ede:	d02b      	beq.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8005ee0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ee4:	d820      	bhi.n	8005f28 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8005ee6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005eea:	d012      	beq.n	8005f12 <HAL_RCCEx_PeriphCLKConfig+0xc52>
 8005eec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ef0:	d81a      	bhi.n	8005f28 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d022      	beq.n	8005f3c <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 8005ef6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005efa:	d115      	bne.n	8005f28 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005efc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005f00:	3308      	adds	r3, #8
 8005f02:	2100      	movs	r1, #0
 8005f04:	4618      	mov	r0, r3
 8005f06:	f000 fe57 	bl	8006bb8 <RCCEx_PLL2_Config>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005f10:	e015      	b.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005f12:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005f16:	3328      	adds	r3, #40	@ 0x28
 8005f18:	2102      	movs	r1, #2
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f000 fefe 	bl	8006d1c <RCCEx_PLL3_Config>
 8005f20:	4603      	mov	r3, r0
 8005f22:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005f26:	e00a      	b.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005f2e:	e006      	b.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8005f30:	bf00      	nop
 8005f32:	e004      	b.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8005f34:	bf00      	nop
 8005f36:	e002      	b.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8005f38:	bf00      	nop
 8005f3a:	e000      	b.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8005f3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f3e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d10e      	bne.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005f46:	4b06      	ldr	r3, [pc, #24]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005f48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f4a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005f4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005f52:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005f56:	4a02      	ldr	r2, [pc, #8]	@ (8005f60 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005f58:	430b      	orrs	r3, r1
 8005f5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f5c:	e006      	b.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0xcac>
 8005f5e:	bf00      	nop
 8005f60:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f64:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005f68:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005f6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f74:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005f78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005f82:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005f86:	460b      	mov	r3, r1
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	d055      	beq.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005f8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005f90:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005f94:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005f98:	d033      	beq.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8005f9a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005f9e:	d82c      	bhi.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8005fa0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fa4:	d02f      	beq.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8005fa6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005faa:	d826      	bhi.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8005fac:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005fb0:	d02b      	beq.n	800600a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8005fb2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005fb6:	d820      	bhi.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8005fb8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005fbc:	d012      	beq.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 8005fbe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005fc2:	d81a      	bhi.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d022      	beq.n	800600e <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8005fc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005fcc:	d115      	bne.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005fce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005fd2:	3308      	adds	r3, #8
 8005fd4:	2100      	movs	r1, #0
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	f000 fdee 	bl	8006bb8 <RCCEx_PLL2_Config>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005fe2:	e015      	b.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005fe4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005fe8:	3328      	adds	r3, #40	@ 0x28
 8005fea:	2102      	movs	r1, #2
 8005fec:	4618      	mov	r0, r3
 8005fee:	f000 fe95 	bl	8006d1c <RCCEx_PLL3_Config>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005ff8:	e00a      	b.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006000:	e006      	b.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8006002:	bf00      	nop
 8006004:	e004      	b.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8006006:	bf00      	nop
 8006008:	e002      	b.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800600a:	bf00      	nop
 800600c:	e000      	b.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800600e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006010:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006014:	2b00      	cmp	r3, #0
 8006016:	d10b      	bne.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006018:	4ba1      	ldr	r3, [pc, #644]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800601a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800601c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006020:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006024:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006028:	4a9d      	ldr	r2, [pc, #628]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800602a:	430b      	orrs	r3, r1
 800602c:	6593      	str	r3, [r2, #88]	@ 0x58
 800602e:	e003      	b.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006030:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006034:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006038:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800603c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006040:	f002 0308 	and.w	r3, r2, #8
 8006044:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006048:	2300      	movs	r3, #0
 800604a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800604e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006052:	460b      	mov	r3, r1
 8006054:	4313      	orrs	r3, r2
 8006056:	d01e      	beq.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006058:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800605c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006060:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006064:	d10c      	bne.n	8006080 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006066:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800606a:	3328      	adds	r3, #40	@ 0x28
 800606c:	2102      	movs	r1, #2
 800606e:	4618      	mov	r0, r3
 8006070:	f000 fe54 	bl	8006d1c <RCCEx_PLL3_Config>
 8006074:	4603      	mov	r3, r0
 8006076:	2b00      	cmp	r3, #0
 8006078:	d002      	beq.n	8006080 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006080:	4b87      	ldr	r3, [pc, #540]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006082:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006084:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006088:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800608c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006090:	4a83      	ldr	r2, [pc, #524]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006092:	430b      	orrs	r3, r1
 8006094:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006096:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800609a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800609e:	f002 0310 	and.w	r3, r2, #16
 80060a2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80060a6:	2300      	movs	r3, #0
 80060a8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80060ac:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80060b0:	460b      	mov	r3, r1
 80060b2:	4313      	orrs	r3, r2
 80060b4:	d01e      	beq.n	80060f4 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80060b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80060ba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80060be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060c2:	d10c      	bne.n	80060de <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80060c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80060c8:	3328      	adds	r3, #40	@ 0x28
 80060ca:	2102      	movs	r1, #2
 80060cc:	4618      	mov	r0, r3
 80060ce:	f000 fe25 	bl	8006d1c <RCCEx_PLL3_Config>
 80060d2:	4603      	mov	r3, r0
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d002      	beq.n	80060de <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 80060d8:	2301      	movs	r3, #1
 80060da:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80060de:	4b70      	ldr	r3, [pc, #448]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80060e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060e2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80060e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80060ea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80060ee:	4a6c      	ldr	r2, [pc, #432]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80060f0:	430b      	orrs	r3, r1
 80060f2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80060f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80060f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060fc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006100:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006104:	2300      	movs	r3, #0
 8006106:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800610a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800610e:	460b      	mov	r3, r1
 8006110:	4313      	orrs	r3, r2
 8006112:	d03e      	beq.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006114:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006118:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800611c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006120:	d022      	beq.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 8006122:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006126:	d81b      	bhi.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8006128:	2b00      	cmp	r3, #0
 800612a:	d003      	beq.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 800612c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006130:	d00b      	beq.n	800614a <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 8006132:	e015      	b.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006134:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006138:	3308      	adds	r3, #8
 800613a:	2100      	movs	r1, #0
 800613c:	4618      	mov	r0, r3
 800613e:	f000 fd3b 	bl	8006bb8 <RCCEx_PLL2_Config>
 8006142:	4603      	mov	r3, r0
 8006144:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006148:	e00f      	b.n	800616a <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800614a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800614e:	3328      	adds	r3, #40	@ 0x28
 8006150:	2102      	movs	r1, #2
 8006152:	4618      	mov	r0, r3
 8006154:	f000 fde2 	bl	8006d1c <RCCEx_PLL3_Config>
 8006158:	4603      	mov	r3, r0
 800615a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 800615e:	e004      	b.n	800616a <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006160:	2301      	movs	r3, #1
 8006162:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006166:	e000      	b.n	800616a <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 8006168:	bf00      	nop
    }

    if (ret == HAL_OK)
 800616a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800616e:	2b00      	cmp	r3, #0
 8006170:	d10b      	bne.n	800618a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006172:	4b4b      	ldr	r3, [pc, #300]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006176:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800617a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800617e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006182:	4a47      	ldr	r2, [pc, #284]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006184:	430b      	orrs	r3, r1
 8006186:	6593      	str	r3, [r2, #88]	@ 0x58
 8006188:	e003      	b.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800618a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800618e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006192:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800619a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800619e:	67bb      	str	r3, [r7, #120]	@ 0x78
 80061a0:	2300      	movs	r3, #0
 80061a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80061a4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80061a8:	460b      	mov	r3, r1
 80061aa:	4313      	orrs	r3, r2
 80061ac:	d03b      	beq.n	8006226 <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80061ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80061b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061b6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80061ba:	d01f      	beq.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 80061bc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80061c0:	d818      	bhi.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80061c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061c6:	d003      	beq.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 80061c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80061cc:	d007      	beq.n	80061de <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 80061ce:	e011      	b.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061d0:	4b33      	ldr	r3, [pc, #204]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80061d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061d4:	4a32      	ldr	r2, [pc, #200]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80061d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80061dc:	e00f      	b.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80061de:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80061e2:	3328      	adds	r3, #40	@ 0x28
 80061e4:	2101      	movs	r1, #1
 80061e6:	4618      	mov	r0, r3
 80061e8:	f000 fd98 	bl	8006d1c <RCCEx_PLL3_Config>
 80061ec:	4603      	mov	r3, r0
 80061ee:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 80061f2:	e004      	b.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80061fa:	e000      	b.n	80061fe <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 80061fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061fe:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006202:	2b00      	cmp	r3, #0
 8006204:	d10b      	bne.n	800621e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006206:	4b26      	ldr	r3, [pc, #152]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006208:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800620a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800620e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006212:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006216:	4a22      	ldr	r2, [pc, #136]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006218:	430b      	orrs	r3, r1
 800621a:	6553      	str	r3, [r2, #84]	@ 0x54
 800621c:	e003      	b.n	8006226 <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800621e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006222:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006226:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800622a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800622e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006232:	673b      	str	r3, [r7, #112]	@ 0x70
 8006234:	2300      	movs	r3, #0
 8006236:	677b      	str	r3, [r7, #116]	@ 0x74
 8006238:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800623c:	460b      	mov	r3, r1
 800623e:	4313      	orrs	r3, r2
 8006240:	d034      	beq.n	80062ac <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8006242:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006246:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006248:	2b00      	cmp	r3, #0
 800624a:	d003      	beq.n	8006254 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 800624c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006250:	d007      	beq.n	8006262 <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 8006252:	e011      	b.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006254:	4b12      	ldr	r3, [pc, #72]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006258:	4a11      	ldr	r2, [pc, #68]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800625a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800625e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006260:	e00e      	b.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006262:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006266:	3308      	adds	r3, #8
 8006268:	2102      	movs	r1, #2
 800626a:	4618      	mov	r0, r3
 800626c:	f000 fca4 	bl	8006bb8 <RCCEx_PLL2_Config>
 8006270:	4603      	mov	r3, r0
 8006272:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006276:	e003      	b.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800627e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006280:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006284:	2b00      	cmp	r3, #0
 8006286:	d10d      	bne.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006288:	4b05      	ldr	r3, [pc, #20]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800628a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800628c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006290:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006294:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006296:	4a02      	ldr	r2, [pc, #8]	@ (80062a0 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006298:	430b      	orrs	r3, r1
 800629a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800629c:	e006      	b.n	80062ac <HAL_RCCEx_PeriphCLKConfig+0xfec>
 800629e:	bf00      	nop
 80062a0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062a4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80062a8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80062ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80062b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062b4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80062b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80062ba:	2300      	movs	r3, #0
 80062bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80062be:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80062c2:	460b      	mov	r3, r1
 80062c4:	4313      	orrs	r3, r2
 80062c6:	d00c      	beq.n	80062e2 <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80062c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80062cc:	3328      	adds	r3, #40	@ 0x28
 80062ce:	2102      	movs	r1, #2
 80062d0:	4618      	mov	r0, r3
 80062d2:	f000 fd23 	bl	8006d1c <RCCEx_PLL3_Config>
 80062d6:	4603      	mov	r3, r0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d002      	beq.n	80062e2 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80062e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80062e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ea:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80062ee:	663b      	str	r3, [r7, #96]	@ 0x60
 80062f0:	2300      	movs	r3, #0
 80062f2:	667b      	str	r3, [r7, #100]	@ 0x64
 80062f4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80062f8:	460b      	mov	r3, r1
 80062fa:	4313      	orrs	r3, r2
 80062fc:	d038      	beq.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 80062fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006302:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006306:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800630a:	d018      	beq.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x107e>
 800630c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006310:	d811      	bhi.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8006312:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006316:	d014      	beq.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0x1082>
 8006318:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800631c:	d80b      	bhi.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 800631e:	2b00      	cmp	r3, #0
 8006320:	d011      	beq.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x1086>
 8006322:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006326:	d106      	bne.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006328:	4bc3      	ldr	r3, [pc, #780]	@ (8006638 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800632a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800632c:	4ac2      	ldr	r2, [pc, #776]	@ (8006638 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800632e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006332:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006334:	e008      	b.n	8006348 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006336:	2301      	movs	r3, #1
 8006338:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800633c:	e004      	b.n	8006348 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800633e:	bf00      	nop
 8006340:	e002      	b.n	8006348 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8006342:	bf00      	nop
 8006344:	e000      	b.n	8006348 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8006346:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006348:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800634c:	2b00      	cmp	r3, #0
 800634e:	d10b      	bne.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006350:	4bb9      	ldr	r3, [pc, #740]	@ (8006638 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006352:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006354:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006358:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800635c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006360:	4ab5      	ldr	r2, [pc, #724]	@ (8006638 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006362:	430b      	orrs	r3, r1
 8006364:	6553      	str	r3, [r2, #84]	@ 0x54
 8006366:	e003      	b.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006368:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800636c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006370:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006378:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800637c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800637e:	2300      	movs	r3, #0
 8006380:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006382:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006386:	460b      	mov	r3, r1
 8006388:	4313      	orrs	r3, r2
 800638a:	d009      	beq.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800638c:	4baa      	ldr	r3, [pc, #680]	@ (8006638 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800638e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006390:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006394:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006398:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800639a:	4aa7      	ldr	r2, [pc, #668]	@ (8006638 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800639c:	430b      	orrs	r3, r1
 800639e:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80063a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a8:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80063ac:	653b      	str	r3, [r7, #80]	@ 0x50
 80063ae:	2300      	movs	r3, #0
 80063b0:	657b      	str	r3, [r7, #84]	@ 0x54
 80063b2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80063b6:	460b      	mov	r3, r1
 80063b8:	4313      	orrs	r3, r2
 80063ba:	d009      	beq.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80063bc:	4b9e      	ldr	r3, [pc, #632]	@ (8006638 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80063be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063c0:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80063c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063ca:	4a9b      	ldr	r2, [pc, #620]	@ (8006638 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80063cc:	430b      	orrs	r3, r1
 80063ce:	6513      	str	r3, [r2, #80]	@ 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 80063d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d8:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80063dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063de:	2300      	movs	r3, #0
 80063e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063e2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80063e6:	460b      	mov	r3, r1
 80063e8:	4313      	orrs	r3, r2
 80063ea:	d009      	beq.n	8006400 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 80063ec:	4b92      	ldr	r3, [pc, #584]	@ (8006638 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80063ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063f0:	f023 6100 	bic.w	r1, r3, #134217728	@ 0x8000000
 80063f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063fa:	4a8f      	ldr	r2, [pc, #572]	@ (8006638 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80063fc:	430b      	orrs	r3, r1
 80063fe:	6593      	str	r3, [r2, #88]	@ 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006400:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006408:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800640c:	643b      	str	r3, [r7, #64]	@ 0x40
 800640e:	2300      	movs	r3, #0
 8006410:	647b      	str	r3, [r7, #68]	@ 0x44
 8006412:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006416:	460b      	mov	r3, r1
 8006418:	4313      	orrs	r3, r2
 800641a:	d00e      	beq.n	800643a <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800641c:	4b86      	ldr	r3, [pc, #536]	@ (8006638 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800641e:	691b      	ldr	r3, [r3, #16]
 8006420:	4a85      	ldr	r2, [pc, #532]	@ (8006638 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006422:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006426:	6113      	str	r3, [r2, #16]
 8006428:	4b83      	ldr	r3, [pc, #524]	@ (8006638 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800642a:	6919      	ldr	r1, [r3, #16]
 800642c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006430:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006434:	4a80      	ldr	r2, [pc, #512]	@ (8006638 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006436:	430b      	orrs	r3, r1
 8006438:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800643a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800643e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006442:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006446:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006448:	2300      	movs	r3, #0
 800644a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800644c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006450:	460b      	mov	r3, r1
 8006452:	4313      	orrs	r3, r2
 8006454:	d009      	beq.n	800646a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006456:	4b78      	ldr	r3, [pc, #480]	@ (8006638 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006458:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800645a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800645e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006464:	4a74      	ldr	r2, [pc, #464]	@ (8006638 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006466:	430b      	orrs	r3, r1
 8006468:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800646a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800646e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006472:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006476:	633b      	str	r3, [r7, #48]	@ 0x30
 8006478:	2300      	movs	r3, #0
 800647a:	637b      	str	r3, [r7, #52]	@ 0x34
 800647c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006480:	460b      	mov	r3, r1
 8006482:	4313      	orrs	r3, r2
 8006484:	d00a      	beq.n	800649c <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006486:	4b6c      	ldr	r3, [pc, #432]	@ (8006638 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800648a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800648e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006492:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006496:	4a68      	ldr	r2, [pc, #416]	@ (8006638 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006498:	430b      	orrs	r3, r1
 800649a:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800649c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80064a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064a4:	2100      	movs	r1, #0
 80064a6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80064a8:	f003 0301 	and.w	r3, r3, #1
 80064ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064ae:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80064b2:	460b      	mov	r3, r1
 80064b4:	4313      	orrs	r3, r2
 80064b6:	d011      	beq.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80064b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80064bc:	3308      	adds	r3, #8
 80064be:	2100      	movs	r1, #0
 80064c0:	4618      	mov	r0, r3
 80064c2:	f000 fb79 	bl	8006bb8 <RCCEx_PLL2_Config>
 80064c6:	4603      	mov	r3, r0
 80064c8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80064cc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d003      	beq.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064d4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80064d8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80064dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80064e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064e4:	2100      	movs	r1, #0
 80064e6:	6239      	str	r1, [r7, #32]
 80064e8:	f003 0302 	and.w	r3, r3, #2
 80064ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80064ee:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80064f2:	460b      	mov	r3, r1
 80064f4:	4313      	orrs	r3, r2
 80064f6:	d011      	beq.n	800651c <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80064f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80064fc:	3308      	adds	r3, #8
 80064fe:	2101      	movs	r1, #1
 8006500:	4618      	mov	r0, r3
 8006502:	f000 fb59 	bl	8006bb8 <RCCEx_PLL2_Config>
 8006506:	4603      	mov	r3, r0
 8006508:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800650c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006510:	2b00      	cmp	r3, #0
 8006512:	d003      	beq.n	800651c <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006514:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006518:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800651c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006524:	2100      	movs	r1, #0
 8006526:	61b9      	str	r1, [r7, #24]
 8006528:	f003 0304 	and.w	r3, r3, #4
 800652c:	61fb      	str	r3, [r7, #28]
 800652e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006532:	460b      	mov	r3, r1
 8006534:	4313      	orrs	r3, r2
 8006536:	d011      	beq.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006538:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800653c:	3308      	adds	r3, #8
 800653e:	2102      	movs	r1, #2
 8006540:	4618      	mov	r0, r3
 8006542:	f000 fb39 	bl	8006bb8 <RCCEx_PLL2_Config>
 8006546:	4603      	mov	r3, r0
 8006548:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800654c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006550:	2b00      	cmp	r3, #0
 8006552:	d003      	beq.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006554:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006558:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800655c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006564:	2100      	movs	r1, #0
 8006566:	6139      	str	r1, [r7, #16]
 8006568:	f003 0308 	and.w	r3, r3, #8
 800656c:	617b      	str	r3, [r7, #20]
 800656e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006572:	460b      	mov	r3, r1
 8006574:	4313      	orrs	r3, r2
 8006576:	d011      	beq.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006578:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800657c:	3328      	adds	r3, #40	@ 0x28
 800657e:	2100      	movs	r1, #0
 8006580:	4618      	mov	r0, r3
 8006582:	f000 fbcb 	bl	8006d1c <RCCEx_PLL3_Config>
 8006586:	4603      	mov	r3, r0
 8006588:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  
    if (ret == HAL_OK)
 800658c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006590:	2b00      	cmp	r3, #0
 8006592:	d003      	beq.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006594:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006598:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800659c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80065a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065a4:	2100      	movs	r1, #0
 80065a6:	60b9      	str	r1, [r7, #8]
 80065a8:	f003 0310 	and.w	r3, r3, #16
 80065ac:	60fb      	str	r3, [r7, #12]
 80065ae:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80065b2:	460b      	mov	r3, r1
 80065b4:	4313      	orrs	r3, r2
 80065b6:	d011      	beq.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80065b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80065bc:	3328      	adds	r3, #40	@ 0x28
 80065be:	2101      	movs	r1, #1
 80065c0:	4618      	mov	r0, r3
 80065c2:	f000 fbab 	bl	8006d1c <RCCEx_PLL3_Config>
 80065c6:	4603      	mov	r3, r0
 80065c8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80065cc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d003      	beq.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065d4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80065d8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80065dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80065e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065e4:	2100      	movs	r1, #0
 80065e6:	6039      	str	r1, [r7, #0]
 80065e8:	f003 0320 	and.w	r3, r3, #32
 80065ec:	607b      	str	r3, [r7, #4]
 80065ee:	e9d7 1200 	ldrd	r1, r2, [r7]
 80065f2:	460b      	mov	r3, r1
 80065f4:	4313      	orrs	r3, r2
 80065f6:	d011      	beq.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80065f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80065fc:	3328      	adds	r3, #40	@ 0x28
 80065fe:	2102      	movs	r1, #2
 8006600:	4618      	mov	r0, r3
 8006602:	f000 fb8b 	bl	8006d1c <RCCEx_PLL3_Config>
 8006606:	4603      	mov	r3, r0
 8006608:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800660c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006610:	2b00      	cmp	r3, #0
 8006612:	d003      	beq.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006614:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006618:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }

  if (status == HAL_OK)
 800661c:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8006620:	2b00      	cmp	r3, #0
 8006622:	d101      	bne.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 8006624:	2300      	movs	r3, #0
 8006626:	e000      	b.n	800662a <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 8006628:	2301      	movs	r3, #1
}
 800662a:	4618      	mov	r0, r3
 800662c:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8006630:	46bd      	mov	sp, r7
 8006632:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006636:	bf00      	nop
 8006638:	58024400 	.word	0x58024400

0800663c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8006640:	f7fe fde2 	bl	8005208 <HAL_RCC_GetHCLKFreq>
 8006644:	4602      	mov	r2, r0
 8006646:	4b06      	ldr	r3, [pc, #24]	@ (8006660 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006648:	6a1b      	ldr	r3, [r3, #32]
 800664a:	091b      	lsrs	r3, r3, #4
 800664c:	f003 0307 	and.w	r3, r3, #7
 8006650:	4904      	ldr	r1, [pc, #16]	@ (8006664 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006652:	5ccb      	ldrb	r3, [r1, r3]
 8006654:	f003 031f 	and.w	r3, r3, #31
 8006658:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800665c:	4618      	mov	r0, r3
 800665e:	bd80      	pop	{r7, pc}
 8006660:	58024400 	.word	0x58024400
 8006664:	0800c37c 	.word	0x0800c37c

08006668 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006668:	b480      	push	{r7}
 800666a:	b089      	sub	sp, #36	@ 0x24
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006670:	4ba1      	ldr	r3, [pc, #644]	@ (80068f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006674:	f003 0303 	and.w	r3, r3, #3
 8006678:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800667a:	4b9f      	ldr	r3, [pc, #636]	@ (80068f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800667c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800667e:	0b1b      	lsrs	r3, r3, #12
 8006680:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006684:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006686:	4b9c      	ldr	r3, [pc, #624]	@ (80068f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800668a:	091b      	lsrs	r3, r3, #4
 800668c:	f003 0301 	and.w	r3, r3, #1
 8006690:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006692:	4b99      	ldr	r3, [pc, #612]	@ (80068f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006696:	08db      	lsrs	r3, r3, #3
 8006698:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800669c:	693a      	ldr	r2, [r7, #16]
 800669e:	fb02 f303 	mul.w	r3, r2, r3
 80066a2:	ee07 3a90 	vmov	s15, r3
 80066a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066aa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	f000 8111 	beq.w	80068d8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80066b6:	69bb      	ldr	r3, [r7, #24]
 80066b8:	2b02      	cmp	r3, #2
 80066ba:	f000 8083 	beq.w	80067c4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80066be:	69bb      	ldr	r3, [r7, #24]
 80066c0:	2b02      	cmp	r3, #2
 80066c2:	f200 80a1 	bhi.w	8006808 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80066c6:	69bb      	ldr	r3, [r7, #24]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d003      	beq.n	80066d4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80066cc:	69bb      	ldr	r3, [r7, #24]
 80066ce:	2b01      	cmp	r3, #1
 80066d0:	d056      	beq.n	8006780 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80066d2:	e099      	b.n	8006808 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80066d4:	4b88      	ldr	r3, [pc, #544]	@ (80068f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f003 0320 	and.w	r3, r3, #32
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d02d      	beq.n	800673c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80066e0:	4b85      	ldr	r3, [pc, #532]	@ (80068f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	08db      	lsrs	r3, r3, #3
 80066e6:	f003 0303 	and.w	r3, r3, #3
 80066ea:	4a84      	ldr	r2, [pc, #528]	@ (80068fc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80066ec:	fa22 f303 	lsr.w	r3, r2, r3
 80066f0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	ee07 3a90 	vmov	s15, r3
 80066f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	ee07 3a90 	vmov	s15, r3
 8006702:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006706:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800670a:	4b7b      	ldr	r3, [pc, #492]	@ (80068f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800670c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800670e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006712:	ee07 3a90 	vmov	s15, r3
 8006716:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800671a:	ed97 6a03 	vldr	s12, [r7, #12]
 800671e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006900 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006722:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006726:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800672a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800672e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006732:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006736:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800673a:	e087      	b.n	800684c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	ee07 3a90 	vmov	s15, r3
 8006742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006746:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006904 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800674a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800674e:	4b6a      	ldr	r3, [pc, #424]	@ (80068f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006752:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006756:	ee07 3a90 	vmov	s15, r3
 800675a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800675e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006762:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006900 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006766:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800676a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800676e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006772:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006776:	ee67 7a27 	vmul.f32	s15, s14, s15
 800677a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800677e:	e065      	b.n	800684c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	ee07 3a90 	vmov	s15, r3
 8006786:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800678a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006908 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800678e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006792:	4b59      	ldr	r3, [pc, #356]	@ (80068f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006796:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800679a:	ee07 3a90 	vmov	s15, r3
 800679e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80067a6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006900 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80067aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80067c2:	e043      	b.n	800684c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	ee07 3a90 	vmov	s15, r3
 80067ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067ce:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800690c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80067d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067d6:	4b48      	ldr	r3, [pc, #288]	@ (80068f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80067d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067de:	ee07 3a90 	vmov	s15, r3
 80067e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80067ea:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006900 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80067ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006802:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006806:	e021      	b.n	800684c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	ee07 3a90 	vmov	s15, r3
 800680e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006812:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006908 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006816:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800681a:	4b37      	ldr	r3, [pc, #220]	@ (80068f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800681c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800681e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006822:	ee07 3a90 	vmov	s15, r3
 8006826:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800682a:	ed97 6a03 	vldr	s12, [r7, #12]
 800682e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006900 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006832:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006836:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800683a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800683e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006842:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006846:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800684a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800684c:	4b2a      	ldr	r3, [pc, #168]	@ (80068f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800684e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006850:	0a5b      	lsrs	r3, r3, #9
 8006852:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006856:	ee07 3a90 	vmov	s15, r3
 800685a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800685e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006862:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006866:	edd7 6a07 	vldr	s13, [r7, #28]
 800686a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800686e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006872:	ee17 2a90 	vmov	r2, s15
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800687a:	4b1f      	ldr	r3, [pc, #124]	@ (80068f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800687c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800687e:	0c1b      	lsrs	r3, r3, #16
 8006880:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006884:	ee07 3a90 	vmov	s15, r3
 8006888:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800688c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006890:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006894:	edd7 6a07 	vldr	s13, [r7, #28]
 8006898:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800689c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068a0:	ee17 2a90 	vmov	r2, s15
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80068a8:	4b13      	ldr	r3, [pc, #76]	@ (80068f8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80068aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068ac:	0e1b      	lsrs	r3, r3, #24
 80068ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068b2:	ee07 3a90 	vmov	s15, r3
 80068b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80068be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80068c2:	edd7 6a07 	vldr	s13, [r7, #28]
 80068c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068ce:	ee17 2a90 	vmov	r2, s15
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80068d6:	e008      	b.n	80068ea <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2200      	movs	r2, #0
 80068dc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2200      	movs	r2, #0
 80068e2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2200      	movs	r2, #0
 80068e8:	609a      	str	r2, [r3, #8]
}
 80068ea:	bf00      	nop
 80068ec:	3724      	adds	r7, #36	@ 0x24
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr
 80068f6:	bf00      	nop
 80068f8:	58024400 	.word	0x58024400
 80068fc:	03d09000 	.word	0x03d09000
 8006900:	46000000 	.word	0x46000000
 8006904:	4c742400 	.word	0x4c742400
 8006908:	4a742400 	.word	0x4a742400
 800690c:	4af42400 	.word	0x4af42400

08006910 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006910:	b480      	push	{r7}
 8006912:	b089      	sub	sp, #36	@ 0x24
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006918:	4ba1      	ldr	r3, [pc, #644]	@ (8006ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800691a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800691c:	f003 0303 	and.w	r3, r3, #3
 8006920:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006922:	4b9f      	ldr	r3, [pc, #636]	@ (8006ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006926:	0d1b      	lsrs	r3, r3, #20
 8006928:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800692c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800692e:	4b9c      	ldr	r3, [pc, #624]	@ (8006ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006932:	0a1b      	lsrs	r3, r3, #8
 8006934:	f003 0301 	and.w	r3, r3, #1
 8006938:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800693a:	4b99      	ldr	r3, [pc, #612]	@ (8006ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800693c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800693e:	08db      	lsrs	r3, r3, #3
 8006940:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006944:	693a      	ldr	r2, [r7, #16]
 8006946:	fb02 f303 	mul.w	r3, r2, r3
 800694a:	ee07 3a90 	vmov	s15, r3
 800694e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006952:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	2b00      	cmp	r3, #0
 800695a:	f000 8111 	beq.w	8006b80 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800695e:	69bb      	ldr	r3, [r7, #24]
 8006960:	2b02      	cmp	r3, #2
 8006962:	f000 8083 	beq.w	8006a6c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006966:	69bb      	ldr	r3, [r7, #24]
 8006968:	2b02      	cmp	r3, #2
 800696a:	f200 80a1 	bhi.w	8006ab0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800696e:	69bb      	ldr	r3, [r7, #24]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d003      	beq.n	800697c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006974:	69bb      	ldr	r3, [r7, #24]
 8006976:	2b01      	cmp	r3, #1
 8006978:	d056      	beq.n	8006a28 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800697a:	e099      	b.n	8006ab0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800697c:	4b88      	ldr	r3, [pc, #544]	@ (8006ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f003 0320 	and.w	r3, r3, #32
 8006984:	2b00      	cmp	r3, #0
 8006986:	d02d      	beq.n	80069e4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006988:	4b85      	ldr	r3, [pc, #532]	@ (8006ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	08db      	lsrs	r3, r3, #3
 800698e:	f003 0303 	and.w	r3, r3, #3
 8006992:	4a84      	ldr	r2, [pc, #528]	@ (8006ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006994:	fa22 f303 	lsr.w	r3, r2, r3
 8006998:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	ee07 3a90 	vmov	s15, r3
 80069a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	ee07 3a90 	vmov	s15, r3
 80069aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069b2:	4b7b      	ldr	r3, [pc, #492]	@ (8006ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069ba:	ee07 3a90 	vmov	s15, r3
 80069be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80069c6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006ba8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80069ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80069d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069de:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80069e2:	e087      	b.n	8006af4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	ee07 3a90 	vmov	s15, r3
 80069ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069ee:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006bac <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80069f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069f6:	4b6a      	ldr	r3, [pc, #424]	@ (8006ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069fe:	ee07 3a90 	vmov	s15, r3
 8006a02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a06:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a0a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006ba8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006a0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a26:	e065      	b.n	8006af4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	ee07 3a90 	vmov	s15, r3
 8006a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a32:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006a36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a3a:	4b59      	ldr	r3, [pc, #356]	@ (8006ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a42:	ee07 3a90 	vmov	s15, r3
 8006a46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a4e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006ba8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006a52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a6a:	e043      	b.n	8006af4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	ee07 3a90 	vmov	s15, r3
 8006a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a76:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006bb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006a7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a7e:	4b48      	ldr	r3, [pc, #288]	@ (8006ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a86:	ee07 3a90 	vmov	s15, r3
 8006a8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a92:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006ba8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006a96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006aa2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006aa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006aaa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006aae:	e021      	b.n	8006af4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	ee07 3a90 	vmov	s15, r3
 8006ab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aba:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006bb0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006abe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ac2:	4b37      	ldr	r3, [pc, #220]	@ (8006ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ac6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006aca:	ee07 3a90 	vmov	s15, r3
 8006ace:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ad2:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ad6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006ba8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006ada:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ade:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ae2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ae6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006aea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006aee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006af2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006af4:	4b2a      	ldr	r3, [pc, #168]	@ (8006ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006af8:	0a5b      	lsrs	r3, r3, #9
 8006afa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006afe:	ee07 3a90 	vmov	s15, r3
 8006b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b0a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b0e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b1a:	ee17 2a90 	vmov	r2, s15
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006b22:	4b1f      	ldr	r3, [pc, #124]	@ (8006ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b26:	0c1b      	lsrs	r3, r3, #16
 8006b28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b2c:	ee07 3a90 	vmov	s15, r3
 8006b30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b34:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b38:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b3c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b48:	ee17 2a90 	vmov	r2, s15
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006b50:	4b13      	ldr	r3, [pc, #76]	@ (8006ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b54:	0e1b      	lsrs	r3, r3, #24
 8006b56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b5a:	ee07 3a90 	vmov	s15, r3
 8006b5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b62:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b66:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006b6a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b76:	ee17 2a90 	vmov	r2, s15
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006b7e:	e008      	b.n	8006b92 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2200      	movs	r2, #0
 8006b84:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	609a      	str	r2, [r3, #8]
}
 8006b92:	bf00      	nop
 8006b94:	3724      	adds	r7, #36	@ 0x24
 8006b96:	46bd      	mov	sp, r7
 8006b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9c:	4770      	bx	lr
 8006b9e:	bf00      	nop
 8006ba0:	58024400 	.word	0x58024400
 8006ba4:	03d09000 	.word	0x03d09000
 8006ba8:	46000000 	.word	0x46000000
 8006bac:	4c742400 	.word	0x4c742400
 8006bb0:	4a742400 	.word	0x4a742400
 8006bb4:	4af42400 	.word	0x4af42400

08006bb8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b084      	sub	sp, #16
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006bc6:	4b53      	ldr	r3, [pc, #332]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bca:	f003 0303 	and.w	r3, r3, #3
 8006bce:	2b03      	cmp	r3, #3
 8006bd0:	d101      	bne.n	8006bd6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e099      	b.n	8006d0a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006bd6:	4b4f      	ldr	r3, [pc, #316]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4a4e      	ldr	r2, [pc, #312]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006bdc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006be0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006be2:	f7fb f861 	bl	8001ca8 <HAL_GetTick>
 8006be6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006be8:	e008      	b.n	8006bfc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006bea:	f7fb f85d 	bl	8001ca8 <HAL_GetTick>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	1ad3      	subs	r3, r2, r3
 8006bf4:	2b02      	cmp	r3, #2
 8006bf6:	d901      	bls.n	8006bfc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006bf8:	2303      	movs	r3, #3
 8006bfa:	e086      	b.n	8006d0a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006bfc:	4b45      	ldr	r3, [pc, #276]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d1f0      	bne.n	8006bea <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006c08:	4b42      	ldr	r3, [pc, #264]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c0c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	031b      	lsls	r3, r3, #12
 8006c16:	493f      	ldr	r1, [pc, #252]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	628b      	str	r3, [r1, #40]	@ 0x28
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	3b01      	subs	r3, #1
 8006c22:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	689b      	ldr	r3, [r3, #8]
 8006c2a:	3b01      	subs	r3, #1
 8006c2c:	025b      	lsls	r3, r3, #9
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	431a      	orrs	r2, r3
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	68db      	ldr	r3, [r3, #12]
 8006c36:	3b01      	subs	r3, #1
 8006c38:	041b      	lsls	r3, r3, #16
 8006c3a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006c3e:	431a      	orrs	r2, r3
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	691b      	ldr	r3, [r3, #16]
 8006c44:	3b01      	subs	r3, #1
 8006c46:	061b      	lsls	r3, r3, #24
 8006c48:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006c4c:	4931      	ldr	r1, [pc, #196]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006c52:	4b30      	ldr	r3, [pc, #192]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006c54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c56:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	695b      	ldr	r3, [r3, #20]
 8006c5e:	492d      	ldr	r1, [pc, #180]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006c60:	4313      	orrs	r3, r2
 8006c62:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006c64:	4b2b      	ldr	r3, [pc, #172]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c68:	f023 0220 	bic.w	r2, r3, #32
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	699b      	ldr	r3, [r3, #24]
 8006c70:	4928      	ldr	r1, [pc, #160]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006c72:	4313      	orrs	r3, r2
 8006c74:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006c76:	4b27      	ldr	r3, [pc, #156]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c7a:	4a26      	ldr	r2, [pc, #152]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006c7c:	f023 0310 	bic.w	r3, r3, #16
 8006c80:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006c82:	4b24      	ldr	r3, [pc, #144]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006c84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c86:	4b24      	ldr	r3, [pc, #144]	@ (8006d18 <RCCEx_PLL2_Config+0x160>)
 8006c88:	4013      	ands	r3, r2
 8006c8a:	687a      	ldr	r2, [r7, #4]
 8006c8c:	69d2      	ldr	r2, [r2, #28]
 8006c8e:	00d2      	lsls	r2, r2, #3
 8006c90:	4920      	ldr	r1, [pc, #128]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006c92:	4313      	orrs	r3, r2
 8006c94:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006c96:	4b1f      	ldr	r3, [pc, #124]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c9a:	4a1e      	ldr	r2, [pc, #120]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006c9c:	f043 0310 	orr.w	r3, r3, #16
 8006ca0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d106      	bne.n	8006cb6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006ca8:	4b1a      	ldr	r3, [pc, #104]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cac:	4a19      	ldr	r2, [pc, #100]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006cae:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006cb2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006cb4:	e00f      	b.n	8006cd6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d106      	bne.n	8006cca <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006cbc:	4b15      	ldr	r3, [pc, #84]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cc0:	4a14      	ldr	r2, [pc, #80]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006cc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006cc6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006cc8:	e005      	b.n	8006cd6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006cca:	4b12      	ldr	r3, [pc, #72]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cce:	4a11      	ldr	r2, [pc, #68]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006cd0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006cd4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006cd6:	4b0f      	ldr	r3, [pc, #60]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a0e      	ldr	r2, [pc, #56]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006cdc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006ce0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ce2:	f7fa ffe1 	bl	8001ca8 <HAL_GetTick>
 8006ce6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006ce8:	e008      	b.n	8006cfc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006cea:	f7fa ffdd 	bl	8001ca8 <HAL_GetTick>
 8006cee:	4602      	mov	r2, r0
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	1ad3      	subs	r3, r2, r3
 8006cf4:	2b02      	cmp	r3, #2
 8006cf6:	d901      	bls.n	8006cfc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006cf8:	2303      	movs	r3, #3
 8006cfa:	e006      	b.n	8006d0a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006cfc:	4b05      	ldr	r3, [pc, #20]	@ (8006d14 <RCCEx_PLL2_Config+0x15c>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d0f0      	beq.n	8006cea <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	3710      	adds	r7, #16
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}
 8006d12:	bf00      	nop
 8006d14:	58024400 	.word	0x58024400
 8006d18:	ffff0007 	.word	0xffff0007

08006d1c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b084      	sub	sp, #16
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
 8006d24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006d26:	2300      	movs	r3, #0
 8006d28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006d2a:	4b53      	ldr	r3, [pc, #332]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d2e:	f003 0303 	and.w	r3, r3, #3
 8006d32:	2b03      	cmp	r3, #3
 8006d34:	d101      	bne.n	8006d3a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	e099      	b.n	8006e6e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006d3a:	4b4f      	ldr	r3, [pc, #316]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a4e      	ldr	r2, [pc, #312]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006d40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d44:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d46:	f7fa ffaf 	bl	8001ca8 <HAL_GetTick>
 8006d4a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006d4c:	e008      	b.n	8006d60 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006d4e:	f7fa ffab 	bl	8001ca8 <HAL_GetTick>
 8006d52:	4602      	mov	r2, r0
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	1ad3      	subs	r3, r2, r3
 8006d58:	2b02      	cmp	r3, #2
 8006d5a:	d901      	bls.n	8006d60 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006d5c:	2303      	movs	r3, #3
 8006d5e:	e086      	b.n	8006e6e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006d60:	4b45      	ldr	r3, [pc, #276]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d1f0      	bne.n	8006d4e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006d6c:	4b42      	ldr	r3, [pc, #264]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d70:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	051b      	lsls	r3, r3, #20
 8006d7a:	493f      	ldr	r1, [pc, #252]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	3b01      	subs	r3, #1
 8006d86:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	689b      	ldr	r3, [r3, #8]
 8006d8e:	3b01      	subs	r3, #1
 8006d90:	025b      	lsls	r3, r3, #9
 8006d92:	b29b      	uxth	r3, r3
 8006d94:	431a      	orrs	r2, r3
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	68db      	ldr	r3, [r3, #12]
 8006d9a:	3b01      	subs	r3, #1
 8006d9c:	041b      	lsls	r3, r3, #16
 8006d9e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006da2:	431a      	orrs	r2, r3
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	691b      	ldr	r3, [r3, #16]
 8006da8:	3b01      	subs	r3, #1
 8006daa:	061b      	lsls	r3, r3, #24
 8006dac:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006db0:	4931      	ldr	r1, [pc, #196]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006db2:	4313      	orrs	r3, r2
 8006db4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006db6:	4b30      	ldr	r3, [pc, #192]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	695b      	ldr	r3, [r3, #20]
 8006dc2:	492d      	ldr	r1, [pc, #180]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006dc8:	4b2b      	ldr	r3, [pc, #172]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dcc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	699b      	ldr	r3, [r3, #24]
 8006dd4:	4928      	ldr	r1, [pc, #160]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006dda:	4b27      	ldr	r3, [pc, #156]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dde:	4a26      	ldr	r2, [pc, #152]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006de0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006de4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006de6:	4b24      	ldr	r3, [pc, #144]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006de8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006dea:	4b24      	ldr	r3, [pc, #144]	@ (8006e7c <RCCEx_PLL3_Config+0x160>)
 8006dec:	4013      	ands	r3, r2
 8006dee:	687a      	ldr	r2, [r7, #4]
 8006df0:	69d2      	ldr	r2, [r2, #28]
 8006df2:	00d2      	lsls	r2, r2, #3
 8006df4:	4920      	ldr	r1, [pc, #128]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006df6:	4313      	orrs	r3, r2
 8006df8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006dfa:	4b1f      	ldr	r3, [pc, #124]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dfe:	4a1e      	ldr	r2, [pc, #120]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006e00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e04:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d106      	bne.n	8006e1a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006e0c:	4b1a      	ldr	r3, [pc, #104]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e10:	4a19      	ldr	r2, [pc, #100]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006e12:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006e16:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006e18:	e00f      	b.n	8006e3a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	2b01      	cmp	r3, #1
 8006e1e:	d106      	bne.n	8006e2e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006e20:	4b15      	ldr	r3, [pc, #84]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e24:	4a14      	ldr	r2, [pc, #80]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006e26:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006e2a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006e2c:	e005      	b.n	8006e3a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006e2e:	4b12      	ldr	r3, [pc, #72]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e32:	4a11      	ldr	r2, [pc, #68]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006e34:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e38:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a0e      	ldr	r2, [pc, #56]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006e40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e44:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e46:	f7fa ff2f 	bl	8001ca8 <HAL_GetTick>
 8006e4a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006e4c:	e008      	b.n	8006e60 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006e4e:	f7fa ff2b 	bl	8001ca8 <HAL_GetTick>
 8006e52:	4602      	mov	r2, r0
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	1ad3      	subs	r3, r2, r3
 8006e58:	2b02      	cmp	r3, #2
 8006e5a:	d901      	bls.n	8006e60 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006e5c:	2303      	movs	r3, #3
 8006e5e:	e006      	b.n	8006e6e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006e60:	4b05      	ldr	r3, [pc, #20]	@ (8006e78 <RCCEx_PLL3_Config+0x15c>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d0f0      	beq.n	8006e4e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3710      	adds	r7, #16
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	58024400 	.word	0x58024400
 8006e7c:	ffff0007 	.word	0xffff0007

08006e80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b082      	sub	sp, #8
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d101      	bne.n	8006e92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e8e:	2301      	movs	r3, #1
 8006e90:	e042      	b.n	8006f18 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d106      	bne.n	8006eaa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ea4:	6878      	ldr	r0, [r7, #4]
 8006ea6:	f7fa fabd 	bl	8001424 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2224      	movs	r2, #36	@ 0x24
 8006eae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	681a      	ldr	r2, [r3, #0]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f022 0201 	bic.w	r2, r2, #1
 8006ec0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d002      	beq.n	8006ed0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006eca:	6878      	ldr	r0, [r7, #4]
 8006ecc:	f001 fb64 	bl	8008598 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f000 fcf5 	bl	80078c0 <UART_SetConfig>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d101      	bne.n	8006ee0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006edc:	2301      	movs	r3, #1
 8006ede:	e01b      	b.n	8006f18 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	685a      	ldr	r2, [r3, #4]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006eee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	689a      	ldr	r2, [r3, #8]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006efe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	681a      	ldr	r2, [r3, #0]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f042 0201 	orr.w	r2, r2, #1
 8006f0e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006f10:	6878      	ldr	r0, [r7, #4]
 8006f12:	f001 fbe3 	bl	80086dc <UART_CheckIdleState>
 8006f16:	4603      	mov	r3, r0
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3708      	adds	r7, #8
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}

08006f20 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b08a      	sub	sp, #40	@ 0x28
 8006f24:	af02      	add	r7, sp, #8
 8006f26:	60f8      	str	r0, [r7, #12]
 8006f28:	60b9      	str	r1, [r7, #8]
 8006f2a:	603b      	str	r3, [r7, #0]
 8006f2c:	4613      	mov	r3, r2
 8006f2e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f36:	2b20      	cmp	r3, #32
 8006f38:	d17b      	bne.n	8007032 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d002      	beq.n	8006f46 <HAL_UART_Transmit+0x26>
 8006f40:	88fb      	ldrh	r3, [r7, #6]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d101      	bne.n	8006f4a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006f46:	2301      	movs	r3, #1
 8006f48:	e074      	b.n	8007034 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2221      	movs	r2, #33	@ 0x21
 8006f56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f5a:	f7fa fea5 	bl	8001ca8 <HAL_GetTick>
 8006f5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	88fa      	ldrh	r2, [r7, #6]
 8006f64:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	88fa      	ldrh	r2, [r7, #6]
 8006f6c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	689b      	ldr	r3, [r3, #8]
 8006f74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f78:	d108      	bne.n	8006f8c <HAL_UART_Transmit+0x6c>
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	691b      	ldr	r3, [r3, #16]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d104      	bne.n	8006f8c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006f82:	2300      	movs	r3, #0
 8006f84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006f86:	68bb      	ldr	r3, [r7, #8]
 8006f88:	61bb      	str	r3, [r7, #24]
 8006f8a:	e003      	b.n	8006f94 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f90:	2300      	movs	r3, #0
 8006f92:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006f94:	e030      	b.n	8006ff8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	9300      	str	r3, [sp, #0]
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	2180      	movs	r1, #128	@ 0x80
 8006fa0:	68f8      	ldr	r0, [r7, #12]
 8006fa2:	f001 fc45 	bl	8008830 <UART_WaitOnFlagUntilTimeout>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d005      	beq.n	8006fb8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2220      	movs	r2, #32
 8006fb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006fb4:	2303      	movs	r3, #3
 8006fb6:	e03d      	b.n	8007034 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006fb8:	69fb      	ldr	r3, [r7, #28]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d10b      	bne.n	8006fd6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006fbe:	69bb      	ldr	r3, [r7, #24]
 8006fc0:	881b      	ldrh	r3, [r3, #0]
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006fcc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006fce:	69bb      	ldr	r3, [r7, #24]
 8006fd0:	3302      	adds	r3, #2
 8006fd2:	61bb      	str	r3, [r7, #24]
 8006fd4:	e007      	b.n	8006fe6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006fd6:	69fb      	ldr	r3, [r7, #28]
 8006fd8:	781a      	ldrb	r2, [r3, #0]
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006fe0:	69fb      	ldr	r3, [r7, #28]
 8006fe2:	3301      	adds	r3, #1
 8006fe4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006fec:	b29b      	uxth	r3, r3
 8006fee:	3b01      	subs	r3, #1
 8006ff0:	b29a      	uxth	r2, r3
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006ffe:	b29b      	uxth	r3, r3
 8007000:	2b00      	cmp	r3, #0
 8007002:	d1c8      	bne.n	8006f96 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	9300      	str	r3, [sp, #0]
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	2200      	movs	r2, #0
 800700c:	2140      	movs	r1, #64	@ 0x40
 800700e:	68f8      	ldr	r0, [r7, #12]
 8007010:	f001 fc0e 	bl	8008830 <UART_WaitOnFlagUntilTimeout>
 8007014:	4603      	mov	r3, r0
 8007016:	2b00      	cmp	r3, #0
 8007018:	d005      	beq.n	8007026 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2220      	movs	r2, #32
 800701e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007022:	2303      	movs	r3, #3
 8007024:	e006      	b.n	8007034 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2220      	movs	r2, #32
 800702a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800702e:	2300      	movs	r3, #0
 8007030:	e000      	b.n	8007034 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007032:	2302      	movs	r3, #2
  }
}
 8007034:	4618      	mov	r0, r3
 8007036:	3720      	adds	r7, #32
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}

0800703c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b08a      	sub	sp, #40	@ 0x28
 8007040:	af00      	add	r7, sp, #0
 8007042:	60f8      	str	r0, [r7, #12]
 8007044:	60b9      	str	r1, [r7, #8]
 8007046:	4613      	mov	r3, r2
 8007048:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007050:	2b20      	cmp	r3, #32
 8007052:	d137      	bne.n	80070c4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d002      	beq.n	8007060 <HAL_UART_Receive_IT+0x24>
 800705a:	88fb      	ldrh	r3, [r7, #6]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d101      	bne.n	8007064 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007060:	2301      	movs	r3, #1
 8007062:	e030      	b.n	80070c6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	2200      	movs	r2, #0
 8007068:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a18      	ldr	r2, [pc, #96]	@ (80070d0 <HAL_UART_Receive_IT+0x94>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d01f      	beq.n	80070b4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800707e:	2b00      	cmp	r3, #0
 8007080:	d018      	beq.n	80070b4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	e853 3f00 	ldrex	r3, [r3]
 800708e:	613b      	str	r3, [r7, #16]
   return(result);
 8007090:	693b      	ldr	r3, [r7, #16]
 8007092:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007096:	627b      	str	r3, [r7, #36]	@ 0x24
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	461a      	mov	r2, r3
 800709e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a0:	623b      	str	r3, [r7, #32]
 80070a2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a4:	69f9      	ldr	r1, [r7, #28]
 80070a6:	6a3a      	ldr	r2, [r7, #32]
 80070a8:	e841 2300 	strex	r3, r2, [r1]
 80070ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80070ae:	69bb      	ldr	r3, [r7, #24]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d1e6      	bne.n	8007082 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80070b4:	88fb      	ldrh	r3, [r7, #6]
 80070b6:	461a      	mov	r2, r3
 80070b8:	68b9      	ldr	r1, [r7, #8]
 80070ba:	68f8      	ldr	r0, [r7, #12]
 80070bc:	f001 fc26 	bl	800890c <UART_Start_Receive_IT>
 80070c0:	4603      	mov	r3, r0
 80070c2:	e000      	b.n	80070c6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80070c4:	2302      	movs	r3, #2
  }
}
 80070c6:	4618      	mov	r0, r3
 80070c8:	3728      	adds	r7, #40	@ 0x28
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bd80      	pop	{r7, pc}
 80070ce:	bf00      	nop
 80070d0:	58000c00 	.word	0x58000c00

080070d4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b0ba      	sub	sp, #232	@ 0xe8
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	69db      	ldr	r3, [r3, #28]
 80070e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	689b      	ldr	r3, [r3, #8]
 80070f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80070fa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80070fe:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007102:	4013      	ands	r3, r2
 8007104:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007108:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800710c:	2b00      	cmp	r3, #0
 800710e:	d11b      	bne.n	8007148 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007110:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007114:	f003 0320 	and.w	r3, r3, #32
 8007118:	2b00      	cmp	r3, #0
 800711a:	d015      	beq.n	8007148 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800711c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007120:	f003 0320 	and.w	r3, r3, #32
 8007124:	2b00      	cmp	r3, #0
 8007126:	d105      	bne.n	8007134 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007128:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800712c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007130:	2b00      	cmp	r3, #0
 8007132:	d009      	beq.n	8007148 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007138:	2b00      	cmp	r3, #0
 800713a:	f000 8393 	beq.w	8007864 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	4798      	blx	r3
      }
      return;
 8007146:	e38d      	b.n	8007864 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007148:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800714c:	2b00      	cmp	r3, #0
 800714e:	f000 8123 	beq.w	8007398 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007152:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007156:	4b8d      	ldr	r3, [pc, #564]	@ (800738c <HAL_UART_IRQHandler+0x2b8>)
 8007158:	4013      	ands	r3, r2
 800715a:	2b00      	cmp	r3, #0
 800715c:	d106      	bne.n	800716c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800715e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007162:	4b8b      	ldr	r3, [pc, #556]	@ (8007390 <HAL_UART_IRQHandler+0x2bc>)
 8007164:	4013      	ands	r3, r2
 8007166:	2b00      	cmp	r3, #0
 8007168:	f000 8116 	beq.w	8007398 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800716c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007170:	f003 0301 	and.w	r3, r3, #1
 8007174:	2b00      	cmp	r3, #0
 8007176:	d011      	beq.n	800719c <HAL_UART_IRQHandler+0xc8>
 8007178:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800717c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007180:	2b00      	cmp	r3, #0
 8007182:	d00b      	beq.n	800719c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	2201      	movs	r2, #1
 800718a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007192:	f043 0201 	orr.w	r2, r3, #1
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800719c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071a0:	f003 0302 	and.w	r3, r3, #2
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d011      	beq.n	80071cc <HAL_UART_IRQHandler+0xf8>
 80071a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80071ac:	f003 0301 	and.w	r3, r3, #1
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d00b      	beq.n	80071cc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	2202      	movs	r2, #2
 80071ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071c2:	f043 0204 	orr.w	r2, r3, #4
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80071cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071d0:	f003 0304 	and.w	r3, r3, #4
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d011      	beq.n	80071fc <HAL_UART_IRQHandler+0x128>
 80071d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80071dc:	f003 0301 	and.w	r3, r3, #1
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d00b      	beq.n	80071fc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	2204      	movs	r2, #4
 80071ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071f2:	f043 0202 	orr.w	r2, r3, #2
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80071fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007200:	f003 0308 	and.w	r3, r3, #8
 8007204:	2b00      	cmp	r3, #0
 8007206:	d017      	beq.n	8007238 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007208:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800720c:	f003 0320 	and.w	r3, r3, #32
 8007210:	2b00      	cmp	r3, #0
 8007212:	d105      	bne.n	8007220 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007214:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007218:	4b5c      	ldr	r3, [pc, #368]	@ (800738c <HAL_UART_IRQHandler+0x2b8>)
 800721a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800721c:	2b00      	cmp	r3, #0
 800721e:	d00b      	beq.n	8007238 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	2208      	movs	r2, #8
 8007226:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800722e:	f043 0208 	orr.w	r2, r3, #8
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007238:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800723c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007240:	2b00      	cmp	r3, #0
 8007242:	d012      	beq.n	800726a <HAL_UART_IRQHandler+0x196>
 8007244:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007248:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800724c:	2b00      	cmp	r3, #0
 800724e:	d00c      	beq.n	800726a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007258:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007260:	f043 0220 	orr.w	r2, r3, #32
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007270:	2b00      	cmp	r3, #0
 8007272:	f000 82f9 	beq.w	8007868 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007276:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800727a:	f003 0320 	and.w	r3, r3, #32
 800727e:	2b00      	cmp	r3, #0
 8007280:	d013      	beq.n	80072aa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007282:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007286:	f003 0320 	and.w	r3, r3, #32
 800728a:	2b00      	cmp	r3, #0
 800728c:	d105      	bne.n	800729a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800728e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007292:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007296:	2b00      	cmp	r3, #0
 8007298:	d007      	beq.n	80072aa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d003      	beq.n	80072aa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072b0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	689b      	ldr	r3, [r3, #8]
 80072ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072be:	2b40      	cmp	r3, #64	@ 0x40
 80072c0:	d005      	beq.n	80072ce <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80072c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80072c6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d054      	beq.n	8007378 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f001 fc3e 	bl	8008b50 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	689b      	ldr	r3, [r3, #8]
 80072da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072de:	2b40      	cmp	r3, #64	@ 0x40
 80072e0:	d146      	bne.n	8007370 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	3308      	adds	r3, #8
 80072e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80072f0:	e853 3f00 	ldrex	r3, [r3]
 80072f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80072f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80072fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007300:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	3308      	adds	r3, #8
 800730a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800730e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007312:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007316:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800731a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800731e:	e841 2300 	strex	r3, r2, [r1]
 8007322:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007326:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800732a:	2b00      	cmp	r3, #0
 800732c:	d1d9      	bne.n	80072e2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007334:	2b00      	cmp	r3, #0
 8007336:	d017      	beq.n	8007368 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800733e:	4a15      	ldr	r2, [pc, #84]	@ (8007394 <HAL_UART_IRQHandler+0x2c0>)
 8007340:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007348:	4618      	mov	r0, r3
 800734a:	f7fb f95f 	bl	800260c <HAL_DMA_Abort_IT>
 800734e:	4603      	mov	r3, r0
 8007350:	2b00      	cmp	r3, #0
 8007352:	d019      	beq.n	8007388 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800735a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800735c:	687a      	ldr	r2, [r7, #4]
 800735e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007362:	4610      	mov	r0, r2
 8007364:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007366:	e00f      	b.n	8007388 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	f000 fa93 	bl	8007894 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800736e:	e00b      	b.n	8007388 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f000 fa8f 	bl	8007894 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007376:	e007      	b.n	8007388 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f000 fa8b 	bl	8007894 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2200      	movs	r2, #0
 8007382:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007386:	e26f      	b.n	8007868 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007388:	bf00      	nop
    return;
 800738a:	e26d      	b.n	8007868 <HAL_UART_IRQHandler+0x794>
 800738c:	10000001 	.word	0x10000001
 8007390:	04000120 	.word	0x04000120
 8007394:	08008c1d 	.word	0x08008c1d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800739c:	2b01      	cmp	r3, #1
 800739e:	f040 8203 	bne.w	80077a8 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80073a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073a6:	f003 0310 	and.w	r3, r3, #16
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	f000 81fc 	beq.w	80077a8 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80073b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073b4:	f003 0310 	and.w	r3, r3, #16
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	f000 81f5 	beq.w	80077a8 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	2210      	movs	r2, #16
 80073c4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	689b      	ldr	r3, [r3, #8]
 80073cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073d0:	2b40      	cmp	r3, #64	@ 0x40
 80073d2:	f040 816d 	bne.w	80076b0 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4aa4      	ldr	r2, [pc, #656]	@ (8007670 <HAL_UART_IRQHandler+0x59c>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d068      	beq.n	80074b6 <HAL_UART_IRQHandler+0x3e2>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4aa1      	ldr	r2, [pc, #644]	@ (8007674 <HAL_UART_IRQHandler+0x5a0>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d061      	beq.n	80074b6 <HAL_UART_IRQHandler+0x3e2>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a9f      	ldr	r2, [pc, #636]	@ (8007678 <HAL_UART_IRQHandler+0x5a4>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d05a      	beq.n	80074b6 <HAL_UART_IRQHandler+0x3e2>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a9c      	ldr	r2, [pc, #624]	@ (800767c <HAL_UART_IRQHandler+0x5a8>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d053      	beq.n	80074b6 <HAL_UART_IRQHandler+0x3e2>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a9a      	ldr	r2, [pc, #616]	@ (8007680 <HAL_UART_IRQHandler+0x5ac>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d04c      	beq.n	80074b6 <HAL_UART_IRQHandler+0x3e2>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4a97      	ldr	r2, [pc, #604]	@ (8007684 <HAL_UART_IRQHandler+0x5b0>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d045      	beq.n	80074b6 <HAL_UART_IRQHandler+0x3e2>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4a95      	ldr	r2, [pc, #596]	@ (8007688 <HAL_UART_IRQHandler+0x5b4>)
 8007434:	4293      	cmp	r3, r2
 8007436:	d03e      	beq.n	80074b6 <HAL_UART_IRQHandler+0x3e2>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a92      	ldr	r2, [pc, #584]	@ (800768c <HAL_UART_IRQHandler+0x5b8>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d037      	beq.n	80074b6 <HAL_UART_IRQHandler+0x3e2>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	4a90      	ldr	r2, [pc, #576]	@ (8007690 <HAL_UART_IRQHandler+0x5bc>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d030      	beq.n	80074b6 <HAL_UART_IRQHandler+0x3e2>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a8d      	ldr	r2, [pc, #564]	@ (8007694 <HAL_UART_IRQHandler+0x5c0>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d029      	beq.n	80074b6 <HAL_UART_IRQHandler+0x3e2>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4a8b      	ldr	r2, [pc, #556]	@ (8007698 <HAL_UART_IRQHandler+0x5c4>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d022      	beq.n	80074b6 <HAL_UART_IRQHandler+0x3e2>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4a88      	ldr	r2, [pc, #544]	@ (800769c <HAL_UART_IRQHandler+0x5c8>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d01b      	beq.n	80074b6 <HAL_UART_IRQHandler+0x3e2>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a86      	ldr	r2, [pc, #536]	@ (80076a0 <HAL_UART_IRQHandler+0x5cc>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d014      	beq.n	80074b6 <HAL_UART_IRQHandler+0x3e2>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4a83      	ldr	r2, [pc, #524]	@ (80076a4 <HAL_UART_IRQHandler+0x5d0>)
 8007496:	4293      	cmp	r3, r2
 8007498:	d00d      	beq.n	80074b6 <HAL_UART_IRQHandler+0x3e2>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4a81      	ldr	r2, [pc, #516]	@ (80076a8 <HAL_UART_IRQHandler+0x5d4>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d006      	beq.n	80074b6 <HAL_UART_IRQHandler+0x3e2>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a7e      	ldr	r2, [pc, #504]	@ (80076ac <HAL_UART_IRQHandler+0x5d8>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d106      	bne.n	80074c4 <HAL_UART_IRQHandler+0x3f0>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	b29b      	uxth	r3, r3
 80074c2:	e005      	b.n	80074d0 <HAL_UART_IRQHandler+0x3fc>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	b29b      	uxth	r3, r3
 80074d0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80074d4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80074d8:	2b00      	cmp	r3, #0
 80074da:	f000 80ad 	beq.w	8007638 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80074e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80074e8:	429a      	cmp	r2, r3
 80074ea:	f080 80a5 	bcs.w	8007638 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80074f4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074fe:	69db      	ldr	r3, [r3, #28]
 8007500:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007504:	f000 8087 	beq.w	8007616 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007510:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007514:	e853 3f00 	ldrex	r3, [r3]
 8007518:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800751c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007520:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007524:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	461a      	mov	r2, r3
 800752e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007532:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007536:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800753a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800753e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007542:	e841 2300 	strex	r3, r2, [r1]
 8007546:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800754a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800754e:	2b00      	cmp	r3, #0
 8007550:	d1da      	bne.n	8007508 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	3308      	adds	r3, #8
 8007558:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800755c:	e853 3f00 	ldrex	r3, [r3]
 8007560:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007562:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007564:	f023 0301 	bic.w	r3, r3, #1
 8007568:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	3308      	adds	r3, #8
 8007572:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007576:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800757a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800757c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800757e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007582:	e841 2300 	strex	r3, r2, [r1]
 8007586:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007588:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800758a:	2b00      	cmp	r3, #0
 800758c:	d1e1      	bne.n	8007552 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	3308      	adds	r3, #8
 8007594:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007596:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007598:	e853 3f00 	ldrex	r3, [r3]
 800759c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800759e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	3308      	adds	r3, #8
 80075ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80075b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80075b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80075b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80075ba:	e841 2300 	strex	r3, r2, [r1]
 80075be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80075c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d1e3      	bne.n	800758e <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2220      	movs	r2, #32
 80075ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2200      	movs	r2, #0
 80075d2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075dc:	e853 3f00 	ldrex	r3, [r3]
 80075e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80075e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80075e4:	f023 0310 	bic.w	r3, r3, #16
 80075e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	461a      	mov	r2, r3
 80075f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075f6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80075f8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80075fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80075fe:	e841 2300 	strex	r3, r2, [r1]
 8007602:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007604:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007606:	2b00      	cmp	r3, #0
 8007608:	d1e4      	bne.n	80075d4 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007610:	4618      	mov	r0, r3
 8007612:	f7fa fcdd 	bl	8001fd0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2202      	movs	r2, #2
 800761a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007628:	b29b      	uxth	r3, r3
 800762a:	1ad3      	subs	r3, r2, r3
 800762c:	b29b      	uxth	r3, r3
 800762e:	4619      	mov	r1, r3
 8007630:	6878      	ldr	r0, [r7, #4]
 8007632:	f000 f939 	bl	80078a8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007636:	e119      	b.n	800786c <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800763e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007642:	429a      	cmp	r2, r3
 8007644:	f040 8112 	bne.w	800786c <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800764e:	69db      	ldr	r3, [r3, #28]
 8007650:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007654:	f040 810a 	bne.w	800786c <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2202      	movs	r2, #2
 800765c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007664:	4619      	mov	r1, r3
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f000 f91e 	bl	80078a8 <HAL_UARTEx_RxEventCallback>
      return;
 800766c:	e0fe      	b.n	800786c <HAL_UART_IRQHandler+0x798>
 800766e:	bf00      	nop
 8007670:	40020010 	.word	0x40020010
 8007674:	40020028 	.word	0x40020028
 8007678:	40020040 	.word	0x40020040
 800767c:	40020058 	.word	0x40020058
 8007680:	40020070 	.word	0x40020070
 8007684:	40020088 	.word	0x40020088
 8007688:	400200a0 	.word	0x400200a0
 800768c:	400200b8 	.word	0x400200b8
 8007690:	40020410 	.word	0x40020410
 8007694:	40020428 	.word	0x40020428
 8007698:	40020440 	.word	0x40020440
 800769c:	40020458 	.word	0x40020458
 80076a0:	40020470 	.word	0x40020470
 80076a4:	40020488 	.word	0x40020488
 80076a8:	400204a0 	.word	0x400204a0
 80076ac:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80076bc:	b29b      	uxth	r3, r3
 80076be:	1ad3      	subs	r3, r2, r3
 80076c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	f000 80cf 	beq.w	8007870 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 80076d2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	f000 80ca 	beq.w	8007870 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076e4:	e853 3f00 	ldrex	r3, [r3]
 80076e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80076ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	461a      	mov	r2, r3
 80076fa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80076fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8007700:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007702:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007704:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007706:	e841 2300 	strex	r3, r2, [r1]
 800770a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800770c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800770e:	2b00      	cmp	r3, #0
 8007710:	d1e4      	bne.n	80076dc <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	3308      	adds	r3, #8
 8007718:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800771c:	e853 3f00 	ldrex	r3, [r3]
 8007720:	623b      	str	r3, [r7, #32]
   return(result);
 8007722:	6a3a      	ldr	r2, [r7, #32]
 8007724:	4b55      	ldr	r3, [pc, #340]	@ (800787c <HAL_UART_IRQHandler+0x7a8>)
 8007726:	4013      	ands	r3, r2
 8007728:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	3308      	adds	r3, #8
 8007732:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007736:	633a      	str	r2, [r7, #48]	@ 0x30
 8007738:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800773c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800773e:	e841 2300 	strex	r3, r2, [r1]
 8007742:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007746:	2b00      	cmp	r3, #0
 8007748:	d1e3      	bne.n	8007712 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2220      	movs	r2, #32
 800774e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2200      	movs	r2, #0
 8007756:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2200      	movs	r2, #0
 800775c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	e853 3f00 	ldrex	r3, [r3]
 800776a:	60fb      	str	r3, [r7, #12]
   return(result);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	f023 0310 	bic.w	r3, r3, #16
 8007772:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	461a      	mov	r2, r3
 800777c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007780:	61fb      	str	r3, [r7, #28]
 8007782:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007784:	69b9      	ldr	r1, [r7, #24]
 8007786:	69fa      	ldr	r2, [r7, #28]
 8007788:	e841 2300 	strex	r3, r2, [r1]
 800778c:	617b      	str	r3, [r7, #20]
   return(result);
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d1e4      	bne.n	800775e <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2202      	movs	r2, #2
 8007798:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800779a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800779e:	4619      	mov	r1, r3
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f000 f881 	bl	80078a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80077a6:	e063      	b.n	8007870 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80077a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d00e      	beq.n	80077d2 <HAL_UART_IRQHandler+0x6fe>
 80077b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80077b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d008      	beq.n	80077d2 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80077c8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f001 ff84 	bl	80096d8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80077d0:	e051      	b.n	8007876 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80077d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d014      	beq.n	8007808 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80077de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d105      	bne.n	80077f6 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80077ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80077ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d008      	beq.n	8007808 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d03a      	beq.n	8007874 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	4798      	blx	r3
    }
    return;
 8007806:	e035      	b.n	8007874 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007808:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800780c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007810:	2b00      	cmp	r3, #0
 8007812:	d009      	beq.n	8007828 <HAL_UART_IRQHandler+0x754>
 8007814:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007818:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800781c:	2b00      	cmp	r3, #0
 800781e:	d003      	beq.n	8007828 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	f001 fa0d 	bl	8008c40 <UART_EndTransmit_IT>
    return;
 8007826:	e026      	b.n	8007876 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007828:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800782c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007830:	2b00      	cmp	r3, #0
 8007832:	d009      	beq.n	8007848 <HAL_UART_IRQHandler+0x774>
 8007834:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007838:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800783c:	2b00      	cmp	r3, #0
 800783e:	d003      	beq.n	8007848 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f001 ff5d 	bl	8009700 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007846:	e016      	b.n	8007876 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007848:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800784c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007850:	2b00      	cmp	r3, #0
 8007852:	d010      	beq.n	8007876 <HAL_UART_IRQHandler+0x7a2>
 8007854:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007858:	2b00      	cmp	r3, #0
 800785a:	da0c      	bge.n	8007876 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800785c:	6878      	ldr	r0, [r7, #4]
 800785e:	f001 ff45 	bl	80096ec <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007862:	e008      	b.n	8007876 <HAL_UART_IRQHandler+0x7a2>
      return;
 8007864:	bf00      	nop
 8007866:	e006      	b.n	8007876 <HAL_UART_IRQHandler+0x7a2>
    return;
 8007868:	bf00      	nop
 800786a:	e004      	b.n	8007876 <HAL_UART_IRQHandler+0x7a2>
      return;
 800786c:	bf00      	nop
 800786e:	e002      	b.n	8007876 <HAL_UART_IRQHandler+0x7a2>
      return;
 8007870:	bf00      	nop
 8007872:	e000      	b.n	8007876 <HAL_UART_IRQHandler+0x7a2>
    return;
 8007874:	bf00      	nop
  }
}
 8007876:	37e8      	adds	r7, #232	@ 0xe8
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}
 800787c:	effffffe 	.word	0xeffffffe

08007880 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007880:	b480      	push	{r7}
 8007882:	b083      	sub	sp, #12
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007888:	bf00      	nop
 800788a:	370c      	adds	r7, #12
 800788c:	46bd      	mov	sp, r7
 800788e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007892:	4770      	bx	lr

08007894 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007894:	b480      	push	{r7}
 8007896:	b083      	sub	sp, #12
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800789c:	bf00      	nop
 800789e:	370c      	adds	r7, #12
 80078a0:	46bd      	mov	sp, r7
 80078a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a6:	4770      	bx	lr

080078a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80078a8:	b480      	push	{r7}
 80078aa:	b083      	sub	sp, #12
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
 80078b0:	460b      	mov	r3, r1
 80078b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80078b4:	bf00      	nop
 80078b6:	370c      	adds	r7, #12
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr

080078c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80078c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80078c4:	b092      	sub	sp, #72	@ 0x48
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80078ca:	2300      	movs	r3, #0
 80078cc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	689a      	ldr	r2, [r3, #8]
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	691b      	ldr	r3, [r3, #16]
 80078d8:	431a      	orrs	r2, r3
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	695b      	ldr	r3, [r3, #20]
 80078de:	431a      	orrs	r2, r3
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	69db      	ldr	r3, [r3, #28]
 80078e4:	4313      	orrs	r3, r2
 80078e6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	681a      	ldr	r2, [r3, #0]
 80078ee:	4bbe      	ldr	r3, [pc, #760]	@ (8007be8 <UART_SetConfig+0x328>)
 80078f0:	4013      	ands	r3, r2
 80078f2:	697a      	ldr	r2, [r7, #20]
 80078f4:	6812      	ldr	r2, [r2, #0]
 80078f6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80078f8:	430b      	orrs	r3, r1
 80078fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	68da      	ldr	r2, [r3, #12]
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	430a      	orrs	r2, r1
 8007910:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007912:	697b      	ldr	r3, [r7, #20]
 8007914:	699b      	ldr	r3, [r3, #24]
 8007916:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4ab3      	ldr	r2, [pc, #716]	@ (8007bec <UART_SetConfig+0x32c>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d004      	beq.n	800792c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	6a1b      	ldr	r3, [r3, #32]
 8007926:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007928:	4313      	orrs	r3, r2
 800792a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800792c:	697b      	ldr	r3, [r7, #20]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	689a      	ldr	r2, [r3, #8]
 8007932:	4baf      	ldr	r3, [pc, #700]	@ (8007bf0 <UART_SetConfig+0x330>)
 8007934:	4013      	ands	r3, r2
 8007936:	697a      	ldr	r2, [r7, #20]
 8007938:	6812      	ldr	r2, [r2, #0]
 800793a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800793c:	430b      	orrs	r3, r1
 800793e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007940:	697b      	ldr	r3, [r7, #20]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007946:	f023 010f 	bic.w	r1, r3, #15
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	430a      	orrs	r2, r1
 8007954:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4aa6      	ldr	r2, [pc, #664]	@ (8007bf4 <UART_SetConfig+0x334>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d177      	bne.n	8007a50 <UART_SetConfig+0x190>
 8007960:	4ba5      	ldr	r3, [pc, #660]	@ (8007bf8 <UART_SetConfig+0x338>)
 8007962:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007964:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007968:	2b28      	cmp	r3, #40	@ 0x28
 800796a:	d86d      	bhi.n	8007a48 <UART_SetConfig+0x188>
 800796c:	a201      	add	r2, pc, #4	@ (adr r2, 8007974 <UART_SetConfig+0xb4>)
 800796e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007972:	bf00      	nop
 8007974:	08007a19 	.word	0x08007a19
 8007978:	08007a49 	.word	0x08007a49
 800797c:	08007a49 	.word	0x08007a49
 8007980:	08007a49 	.word	0x08007a49
 8007984:	08007a49 	.word	0x08007a49
 8007988:	08007a49 	.word	0x08007a49
 800798c:	08007a49 	.word	0x08007a49
 8007990:	08007a49 	.word	0x08007a49
 8007994:	08007a21 	.word	0x08007a21
 8007998:	08007a49 	.word	0x08007a49
 800799c:	08007a49 	.word	0x08007a49
 80079a0:	08007a49 	.word	0x08007a49
 80079a4:	08007a49 	.word	0x08007a49
 80079a8:	08007a49 	.word	0x08007a49
 80079ac:	08007a49 	.word	0x08007a49
 80079b0:	08007a49 	.word	0x08007a49
 80079b4:	08007a29 	.word	0x08007a29
 80079b8:	08007a49 	.word	0x08007a49
 80079bc:	08007a49 	.word	0x08007a49
 80079c0:	08007a49 	.word	0x08007a49
 80079c4:	08007a49 	.word	0x08007a49
 80079c8:	08007a49 	.word	0x08007a49
 80079cc:	08007a49 	.word	0x08007a49
 80079d0:	08007a49 	.word	0x08007a49
 80079d4:	08007a31 	.word	0x08007a31
 80079d8:	08007a49 	.word	0x08007a49
 80079dc:	08007a49 	.word	0x08007a49
 80079e0:	08007a49 	.word	0x08007a49
 80079e4:	08007a49 	.word	0x08007a49
 80079e8:	08007a49 	.word	0x08007a49
 80079ec:	08007a49 	.word	0x08007a49
 80079f0:	08007a49 	.word	0x08007a49
 80079f4:	08007a39 	.word	0x08007a39
 80079f8:	08007a49 	.word	0x08007a49
 80079fc:	08007a49 	.word	0x08007a49
 8007a00:	08007a49 	.word	0x08007a49
 8007a04:	08007a49 	.word	0x08007a49
 8007a08:	08007a49 	.word	0x08007a49
 8007a0c:	08007a49 	.word	0x08007a49
 8007a10:	08007a49 	.word	0x08007a49
 8007a14:	08007a41 	.word	0x08007a41
 8007a18:	2301      	movs	r3, #1
 8007a1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a1e:	e326      	b.n	800806e <UART_SetConfig+0x7ae>
 8007a20:	2304      	movs	r3, #4
 8007a22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a26:	e322      	b.n	800806e <UART_SetConfig+0x7ae>
 8007a28:	2308      	movs	r3, #8
 8007a2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a2e:	e31e      	b.n	800806e <UART_SetConfig+0x7ae>
 8007a30:	2310      	movs	r3, #16
 8007a32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a36:	e31a      	b.n	800806e <UART_SetConfig+0x7ae>
 8007a38:	2320      	movs	r3, #32
 8007a3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a3e:	e316      	b.n	800806e <UART_SetConfig+0x7ae>
 8007a40:	2340      	movs	r3, #64	@ 0x40
 8007a42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a46:	e312      	b.n	800806e <UART_SetConfig+0x7ae>
 8007a48:	2380      	movs	r3, #128	@ 0x80
 8007a4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a4e:	e30e      	b.n	800806e <UART_SetConfig+0x7ae>
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4a69      	ldr	r2, [pc, #420]	@ (8007bfc <UART_SetConfig+0x33c>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d130      	bne.n	8007abc <UART_SetConfig+0x1fc>
 8007a5a:	4b67      	ldr	r3, [pc, #412]	@ (8007bf8 <UART_SetConfig+0x338>)
 8007a5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a5e:	f003 0307 	and.w	r3, r3, #7
 8007a62:	2b05      	cmp	r3, #5
 8007a64:	d826      	bhi.n	8007ab4 <UART_SetConfig+0x1f4>
 8007a66:	a201      	add	r2, pc, #4	@ (adr r2, 8007a6c <UART_SetConfig+0x1ac>)
 8007a68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a6c:	08007a85 	.word	0x08007a85
 8007a70:	08007a8d 	.word	0x08007a8d
 8007a74:	08007a95 	.word	0x08007a95
 8007a78:	08007a9d 	.word	0x08007a9d
 8007a7c:	08007aa5 	.word	0x08007aa5
 8007a80:	08007aad 	.word	0x08007aad
 8007a84:	2300      	movs	r3, #0
 8007a86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a8a:	e2f0      	b.n	800806e <UART_SetConfig+0x7ae>
 8007a8c:	2304      	movs	r3, #4
 8007a8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a92:	e2ec      	b.n	800806e <UART_SetConfig+0x7ae>
 8007a94:	2308      	movs	r3, #8
 8007a96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007a9a:	e2e8      	b.n	800806e <UART_SetConfig+0x7ae>
 8007a9c:	2310      	movs	r3, #16
 8007a9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007aa2:	e2e4      	b.n	800806e <UART_SetConfig+0x7ae>
 8007aa4:	2320      	movs	r3, #32
 8007aa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007aaa:	e2e0      	b.n	800806e <UART_SetConfig+0x7ae>
 8007aac:	2340      	movs	r3, #64	@ 0x40
 8007aae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ab2:	e2dc      	b.n	800806e <UART_SetConfig+0x7ae>
 8007ab4:	2380      	movs	r3, #128	@ 0x80
 8007ab6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007aba:	e2d8      	b.n	800806e <UART_SetConfig+0x7ae>
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	4a4f      	ldr	r2, [pc, #316]	@ (8007c00 <UART_SetConfig+0x340>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d130      	bne.n	8007b28 <UART_SetConfig+0x268>
 8007ac6:	4b4c      	ldr	r3, [pc, #304]	@ (8007bf8 <UART_SetConfig+0x338>)
 8007ac8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aca:	f003 0307 	and.w	r3, r3, #7
 8007ace:	2b05      	cmp	r3, #5
 8007ad0:	d826      	bhi.n	8007b20 <UART_SetConfig+0x260>
 8007ad2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ad8 <UART_SetConfig+0x218>)
 8007ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ad8:	08007af1 	.word	0x08007af1
 8007adc:	08007af9 	.word	0x08007af9
 8007ae0:	08007b01 	.word	0x08007b01
 8007ae4:	08007b09 	.word	0x08007b09
 8007ae8:	08007b11 	.word	0x08007b11
 8007aec:	08007b19 	.word	0x08007b19
 8007af0:	2300      	movs	r3, #0
 8007af2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007af6:	e2ba      	b.n	800806e <UART_SetConfig+0x7ae>
 8007af8:	2304      	movs	r3, #4
 8007afa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007afe:	e2b6      	b.n	800806e <UART_SetConfig+0x7ae>
 8007b00:	2308      	movs	r3, #8
 8007b02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b06:	e2b2      	b.n	800806e <UART_SetConfig+0x7ae>
 8007b08:	2310      	movs	r3, #16
 8007b0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b0e:	e2ae      	b.n	800806e <UART_SetConfig+0x7ae>
 8007b10:	2320      	movs	r3, #32
 8007b12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b16:	e2aa      	b.n	800806e <UART_SetConfig+0x7ae>
 8007b18:	2340      	movs	r3, #64	@ 0x40
 8007b1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b1e:	e2a6      	b.n	800806e <UART_SetConfig+0x7ae>
 8007b20:	2380      	movs	r3, #128	@ 0x80
 8007b22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b26:	e2a2      	b.n	800806e <UART_SetConfig+0x7ae>
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4a35      	ldr	r2, [pc, #212]	@ (8007c04 <UART_SetConfig+0x344>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d130      	bne.n	8007b94 <UART_SetConfig+0x2d4>
 8007b32:	4b31      	ldr	r3, [pc, #196]	@ (8007bf8 <UART_SetConfig+0x338>)
 8007b34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b36:	f003 0307 	and.w	r3, r3, #7
 8007b3a:	2b05      	cmp	r3, #5
 8007b3c:	d826      	bhi.n	8007b8c <UART_SetConfig+0x2cc>
 8007b3e:	a201      	add	r2, pc, #4	@ (adr r2, 8007b44 <UART_SetConfig+0x284>)
 8007b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b44:	08007b5d 	.word	0x08007b5d
 8007b48:	08007b65 	.word	0x08007b65
 8007b4c:	08007b6d 	.word	0x08007b6d
 8007b50:	08007b75 	.word	0x08007b75
 8007b54:	08007b7d 	.word	0x08007b7d
 8007b58:	08007b85 	.word	0x08007b85
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b62:	e284      	b.n	800806e <UART_SetConfig+0x7ae>
 8007b64:	2304      	movs	r3, #4
 8007b66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b6a:	e280      	b.n	800806e <UART_SetConfig+0x7ae>
 8007b6c:	2308      	movs	r3, #8
 8007b6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b72:	e27c      	b.n	800806e <UART_SetConfig+0x7ae>
 8007b74:	2310      	movs	r3, #16
 8007b76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b7a:	e278      	b.n	800806e <UART_SetConfig+0x7ae>
 8007b7c:	2320      	movs	r3, #32
 8007b7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b82:	e274      	b.n	800806e <UART_SetConfig+0x7ae>
 8007b84:	2340      	movs	r3, #64	@ 0x40
 8007b86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b8a:	e270      	b.n	800806e <UART_SetConfig+0x7ae>
 8007b8c:	2380      	movs	r3, #128	@ 0x80
 8007b8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b92:	e26c      	b.n	800806e <UART_SetConfig+0x7ae>
 8007b94:	697b      	ldr	r3, [r7, #20]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a1b      	ldr	r2, [pc, #108]	@ (8007c08 <UART_SetConfig+0x348>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d142      	bne.n	8007c24 <UART_SetConfig+0x364>
 8007b9e:	4b16      	ldr	r3, [pc, #88]	@ (8007bf8 <UART_SetConfig+0x338>)
 8007ba0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ba2:	f003 0307 	and.w	r3, r3, #7
 8007ba6:	2b05      	cmp	r3, #5
 8007ba8:	d838      	bhi.n	8007c1c <UART_SetConfig+0x35c>
 8007baa:	a201      	add	r2, pc, #4	@ (adr r2, 8007bb0 <UART_SetConfig+0x2f0>)
 8007bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bb0:	08007bc9 	.word	0x08007bc9
 8007bb4:	08007bd1 	.word	0x08007bd1
 8007bb8:	08007bd9 	.word	0x08007bd9
 8007bbc:	08007be1 	.word	0x08007be1
 8007bc0:	08007c0d 	.word	0x08007c0d
 8007bc4:	08007c15 	.word	0x08007c15
 8007bc8:	2300      	movs	r3, #0
 8007bca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bce:	e24e      	b.n	800806e <UART_SetConfig+0x7ae>
 8007bd0:	2304      	movs	r3, #4
 8007bd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bd6:	e24a      	b.n	800806e <UART_SetConfig+0x7ae>
 8007bd8:	2308      	movs	r3, #8
 8007bda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007bde:	e246      	b.n	800806e <UART_SetConfig+0x7ae>
 8007be0:	2310      	movs	r3, #16
 8007be2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007be6:	e242      	b.n	800806e <UART_SetConfig+0x7ae>
 8007be8:	cfff69f3 	.word	0xcfff69f3
 8007bec:	58000c00 	.word	0x58000c00
 8007bf0:	11fff4ff 	.word	0x11fff4ff
 8007bf4:	40011000 	.word	0x40011000
 8007bf8:	58024400 	.word	0x58024400
 8007bfc:	40004400 	.word	0x40004400
 8007c00:	40004800 	.word	0x40004800
 8007c04:	40004c00 	.word	0x40004c00
 8007c08:	40005000 	.word	0x40005000
 8007c0c:	2320      	movs	r3, #32
 8007c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c12:	e22c      	b.n	800806e <UART_SetConfig+0x7ae>
 8007c14:	2340      	movs	r3, #64	@ 0x40
 8007c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c1a:	e228      	b.n	800806e <UART_SetConfig+0x7ae>
 8007c1c:	2380      	movs	r3, #128	@ 0x80
 8007c1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007c22:	e224      	b.n	800806e <UART_SetConfig+0x7ae>
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4ab1      	ldr	r2, [pc, #708]	@ (8007ef0 <UART_SetConfig+0x630>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d176      	bne.n	8007d1c <UART_SetConfig+0x45c>
 8007c2e:	4bb1      	ldr	r3, [pc, #708]	@ (8007ef4 <UART_SetConfig+0x634>)
 8007c30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007c36:	2b28      	cmp	r3, #40	@ 0x28
 8007c38:	d86c      	bhi.n	8007d14 <UART_SetConfig+0x454>
 8007c3a:	a201      	add	r2, pc, #4	@ (adr r2, 8007c40 <UART_SetConfig+0x380>)
 8007c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c40:	08007ce5 	.word	0x08007ce5
 8007c44:	08007d15 	.word	0x08007d15
 8007c48:	08007d15 	.word	0x08007d15
 8007c4c:	08007d15 	.word	0x08007d15
 8007c50:	08007d15 	.word	0x08007d15
 8007c54:	08007d15 	.word	0x08007d15
 8007c58:	08007d15 	.word	0x08007d15
 8007c5c:	08007d15 	.word	0x08007d15
 8007c60:	08007ced 	.word	0x08007ced
 8007c64:	08007d15 	.word	0x08007d15
 8007c68:	08007d15 	.word	0x08007d15
 8007c6c:	08007d15 	.word	0x08007d15
 8007c70:	08007d15 	.word	0x08007d15
 8007c74:	08007d15 	.word	0x08007d15
 8007c78:	08007d15 	.word	0x08007d15
 8007c7c:	08007d15 	.word	0x08007d15
 8007c80:	08007cf5 	.word	0x08007cf5
 8007c84:	08007d15 	.word	0x08007d15
 8007c88:	08007d15 	.word	0x08007d15
 8007c8c:	08007d15 	.word	0x08007d15
 8007c90:	08007d15 	.word	0x08007d15
 8007c94:	08007d15 	.word	0x08007d15
 8007c98:	08007d15 	.word	0x08007d15
 8007c9c:	08007d15 	.word	0x08007d15
 8007ca0:	08007cfd 	.word	0x08007cfd
 8007ca4:	08007d15 	.word	0x08007d15
 8007ca8:	08007d15 	.word	0x08007d15
 8007cac:	08007d15 	.word	0x08007d15
 8007cb0:	08007d15 	.word	0x08007d15
 8007cb4:	08007d15 	.word	0x08007d15
 8007cb8:	08007d15 	.word	0x08007d15
 8007cbc:	08007d15 	.word	0x08007d15
 8007cc0:	08007d05 	.word	0x08007d05
 8007cc4:	08007d15 	.word	0x08007d15
 8007cc8:	08007d15 	.word	0x08007d15
 8007ccc:	08007d15 	.word	0x08007d15
 8007cd0:	08007d15 	.word	0x08007d15
 8007cd4:	08007d15 	.word	0x08007d15
 8007cd8:	08007d15 	.word	0x08007d15
 8007cdc:	08007d15 	.word	0x08007d15
 8007ce0:	08007d0d 	.word	0x08007d0d
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cea:	e1c0      	b.n	800806e <UART_SetConfig+0x7ae>
 8007cec:	2304      	movs	r3, #4
 8007cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cf2:	e1bc      	b.n	800806e <UART_SetConfig+0x7ae>
 8007cf4:	2308      	movs	r3, #8
 8007cf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cfa:	e1b8      	b.n	800806e <UART_SetConfig+0x7ae>
 8007cfc:	2310      	movs	r3, #16
 8007cfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d02:	e1b4      	b.n	800806e <UART_SetConfig+0x7ae>
 8007d04:	2320      	movs	r3, #32
 8007d06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d0a:	e1b0      	b.n	800806e <UART_SetConfig+0x7ae>
 8007d0c:	2340      	movs	r3, #64	@ 0x40
 8007d0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d12:	e1ac      	b.n	800806e <UART_SetConfig+0x7ae>
 8007d14:	2380      	movs	r3, #128	@ 0x80
 8007d16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d1a:	e1a8      	b.n	800806e <UART_SetConfig+0x7ae>
 8007d1c:	697b      	ldr	r3, [r7, #20]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a75      	ldr	r2, [pc, #468]	@ (8007ef8 <UART_SetConfig+0x638>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d130      	bne.n	8007d88 <UART_SetConfig+0x4c8>
 8007d26:	4b73      	ldr	r3, [pc, #460]	@ (8007ef4 <UART_SetConfig+0x634>)
 8007d28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d2a:	f003 0307 	and.w	r3, r3, #7
 8007d2e:	2b05      	cmp	r3, #5
 8007d30:	d826      	bhi.n	8007d80 <UART_SetConfig+0x4c0>
 8007d32:	a201      	add	r2, pc, #4	@ (adr r2, 8007d38 <UART_SetConfig+0x478>)
 8007d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d38:	08007d51 	.word	0x08007d51
 8007d3c:	08007d59 	.word	0x08007d59
 8007d40:	08007d61 	.word	0x08007d61
 8007d44:	08007d69 	.word	0x08007d69
 8007d48:	08007d71 	.word	0x08007d71
 8007d4c:	08007d79 	.word	0x08007d79
 8007d50:	2300      	movs	r3, #0
 8007d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d56:	e18a      	b.n	800806e <UART_SetConfig+0x7ae>
 8007d58:	2304      	movs	r3, #4
 8007d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d5e:	e186      	b.n	800806e <UART_SetConfig+0x7ae>
 8007d60:	2308      	movs	r3, #8
 8007d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d66:	e182      	b.n	800806e <UART_SetConfig+0x7ae>
 8007d68:	2310      	movs	r3, #16
 8007d6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d6e:	e17e      	b.n	800806e <UART_SetConfig+0x7ae>
 8007d70:	2320      	movs	r3, #32
 8007d72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d76:	e17a      	b.n	800806e <UART_SetConfig+0x7ae>
 8007d78:	2340      	movs	r3, #64	@ 0x40
 8007d7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d7e:	e176      	b.n	800806e <UART_SetConfig+0x7ae>
 8007d80:	2380      	movs	r3, #128	@ 0x80
 8007d82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d86:	e172      	b.n	800806e <UART_SetConfig+0x7ae>
 8007d88:	697b      	ldr	r3, [r7, #20]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a5b      	ldr	r2, [pc, #364]	@ (8007efc <UART_SetConfig+0x63c>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d130      	bne.n	8007df4 <UART_SetConfig+0x534>
 8007d92:	4b58      	ldr	r3, [pc, #352]	@ (8007ef4 <UART_SetConfig+0x634>)
 8007d94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d96:	f003 0307 	and.w	r3, r3, #7
 8007d9a:	2b05      	cmp	r3, #5
 8007d9c:	d826      	bhi.n	8007dec <UART_SetConfig+0x52c>
 8007d9e:	a201      	add	r2, pc, #4	@ (adr r2, 8007da4 <UART_SetConfig+0x4e4>)
 8007da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007da4:	08007dbd 	.word	0x08007dbd
 8007da8:	08007dc5 	.word	0x08007dc5
 8007dac:	08007dcd 	.word	0x08007dcd
 8007db0:	08007dd5 	.word	0x08007dd5
 8007db4:	08007ddd 	.word	0x08007ddd
 8007db8:	08007de5 	.word	0x08007de5
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dc2:	e154      	b.n	800806e <UART_SetConfig+0x7ae>
 8007dc4:	2304      	movs	r3, #4
 8007dc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dca:	e150      	b.n	800806e <UART_SetConfig+0x7ae>
 8007dcc:	2308      	movs	r3, #8
 8007dce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dd2:	e14c      	b.n	800806e <UART_SetConfig+0x7ae>
 8007dd4:	2310      	movs	r3, #16
 8007dd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dda:	e148      	b.n	800806e <UART_SetConfig+0x7ae>
 8007ddc:	2320      	movs	r3, #32
 8007dde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007de2:	e144      	b.n	800806e <UART_SetConfig+0x7ae>
 8007de4:	2340      	movs	r3, #64	@ 0x40
 8007de6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dea:	e140      	b.n	800806e <UART_SetConfig+0x7ae>
 8007dec:	2380      	movs	r3, #128	@ 0x80
 8007dee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007df2:	e13c      	b.n	800806e <UART_SetConfig+0x7ae>
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	4a41      	ldr	r2, [pc, #260]	@ (8007f00 <UART_SetConfig+0x640>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	f040 8082 	bne.w	8007f04 <UART_SetConfig+0x644>
 8007e00:	4b3c      	ldr	r3, [pc, #240]	@ (8007ef4 <UART_SetConfig+0x634>)
 8007e02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e04:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e08:	2b28      	cmp	r3, #40	@ 0x28
 8007e0a:	d86d      	bhi.n	8007ee8 <UART_SetConfig+0x628>
 8007e0c:	a201      	add	r2, pc, #4	@ (adr r2, 8007e14 <UART_SetConfig+0x554>)
 8007e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e12:	bf00      	nop
 8007e14:	08007eb9 	.word	0x08007eb9
 8007e18:	08007ee9 	.word	0x08007ee9
 8007e1c:	08007ee9 	.word	0x08007ee9
 8007e20:	08007ee9 	.word	0x08007ee9
 8007e24:	08007ee9 	.word	0x08007ee9
 8007e28:	08007ee9 	.word	0x08007ee9
 8007e2c:	08007ee9 	.word	0x08007ee9
 8007e30:	08007ee9 	.word	0x08007ee9
 8007e34:	08007ec1 	.word	0x08007ec1
 8007e38:	08007ee9 	.word	0x08007ee9
 8007e3c:	08007ee9 	.word	0x08007ee9
 8007e40:	08007ee9 	.word	0x08007ee9
 8007e44:	08007ee9 	.word	0x08007ee9
 8007e48:	08007ee9 	.word	0x08007ee9
 8007e4c:	08007ee9 	.word	0x08007ee9
 8007e50:	08007ee9 	.word	0x08007ee9
 8007e54:	08007ec9 	.word	0x08007ec9
 8007e58:	08007ee9 	.word	0x08007ee9
 8007e5c:	08007ee9 	.word	0x08007ee9
 8007e60:	08007ee9 	.word	0x08007ee9
 8007e64:	08007ee9 	.word	0x08007ee9
 8007e68:	08007ee9 	.word	0x08007ee9
 8007e6c:	08007ee9 	.word	0x08007ee9
 8007e70:	08007ee9 	.word	0x08007ee9
 8007e74:	08007ed1 	.word	0x08007ed1
 8007e78:	08007ee9 	.word	0x08007ee9
 8007e7c:	08007ee9 	.word	0x08007ee9
 8007e80:	08007ee9 	.word	0x08007ee9
 8007e84:	08007ee9 	.word	0x08007ee9
 8007e88:	08007ee9 	.word	0x08007ee9
 8007e8c:	08007ee9 	.word	0x08007ee9
 8007e90:	08007ee9 	.word	0x08007ee9
 8007e94:	08007ed9 	.word	0x08007ed9
 8007e98:	08007ee9 	.word	0x08007ee9
 8007e9c:	08007ee9 	.word	0x08007ee9
 8007ea0:	08007ee9 	.word	0x08007ee9
 8007ea4:	08007ee9 	.word	0x08007ee9
 8007ea8:	08007ee9 	.word	0x08007ee9
 8007eac:	08007ee9 	.word	0x08007ee9
 8007eb0:	08007ee9 	.word	0x08007ee9
 8007eb4:	08007ee1 	.word	0x08007ee1
 8007eb8:	2301      	movs	r3, #1
 8007eba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ebe:	e0d6      	b.n	800806e <UART_SetConfig+0x7ae>
 8007ec0:	2304      	movs	r3, #4
 8007ec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ec6:	e0d2      	b.n	800806e <UART_SetConfig+0x7ae>
 8007ec8:	2308      	movs	r3, #8
 8007eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ece:	e0ce      	b.n	800806e <UART_SetConfig+0x7ae>
 8007ed0:	2310      	movs	r3, #16
 8007ed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ed6:	e0ca      	b.n	800806e <UART_SetConfig+0x7ae>
 8007ed8:	2320      	movs	r3, #32
 8007eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ede:	e0c6      	b.n	800806e <UART_SetConfig+0x7ae>
 8007ee0:	2340      	movs	r3, #64	@ 0x40
 8007ee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ee6:	e0c2      	b.n	800806e <UART_SetConfig+0x7ae>
 8007ee8:	2380      	movs	r3, #128	@ 0x80
 8007eea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eee:	e0be      	b.n	800806e <UART_SetConfig+0x7ae>
 8007ef0:	40011400 	.word	0x40011400
 8007ef4:	58024400 	.word	0x58024400
 8007ef8:	40007800 	.word	0x40007800
 8007efc:	40007c00 	.word	0x40007c00
 8007f00:	40011800 	.word	0x40011800
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4aad      	ldr	r2, [pc, #692]	@ (80081c0 <UART_SetConfig+0x900>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d176      	bne.n	8007ffc <UART_SetConfig+0x73c>
 8007f0e:	4bad      	ldr	r3, [pc, #692]	@ (80081c4 <UART_SetConfig+0x904>)
 8007f10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f16:	2b28      	cmp	r3, #40	@ 0x28
 8007f18:	d86c      	bhi.n	8007ff4 <UART_SetConfig+0x734>
 8007f1a:	a201      	add	r2, pc, #4	@ (adr r2, 8007f20 <UART_SetConfig+0x660>)
 8007f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f20:	08007fc5 	.word	0x08007fc5
 8007f24:	08007ff5 	.word	0x08007ff5
 8007f28:	08007ff5 	.word	0x08007ff5
 8007f2c:	08007ff5 	.word	0x08007ff5
 8007f30:	08007ff5 	.word	0x08007ff5
 8007f34:	08007ff5 	.word	0x08007ff5
 8007f38:	08007ff5 	.word	0x08007ff5
 8007f3c:	08007ff5 	.word	0x08007ff5
 8007f40:	08007fcd 	.word	0x08007fcd
 8007f44:	08007ff5 	.word	0x08007ff5
 8007f48:	08007ff5 	.word	0x08007ff5
 8007f4c:	08007ff5 	.word	0x08007ff5
 8007f50:	08007ff5 	.word	0x08007ff5
 8007f54:	08007ff5 	.word	0x08007ff5
 8007f58:	08007ff5 	.word	0x08007ff5
 8007f5c:	08007ff5 	.word	0x08007ff5
 8007f60:	08007fd5 	.word	0x08007fd5
 8007f64:	08007ff5 	.word	0x08007ff5
 8007f68:	08007ff5 	.word	0x08007ff5
 8007f6c:	08007ff5 	.word	0x08007ff5
 8007f70:	08007ff5 	.word	0x08007ff5
 8007f74:	08007ff5 	.word	0x08007ff5
 8007f78:	08007ff5 	.word	0x08007ff5
 8007f7c:	08007ff5 	.word	0x08007ff5
 8007f80:	08007fdd 	.word	0x08007fdd
 8007f84:	08007ff5 	.word	0x08007ff5
 8007f88:	08007ff5 	.word	0x08007ff5
 8007f8c:	08007ff5 	.word	0x08007ff5
 8007f90:	08007ff5 	.word	0x08007ff5
 8007f94:	08007ff5 	.word	0x08007ff5
 8007f98:	08007ff5 	.word	0x08007ff5
 8007f9c:	08007ff5 	.word	0x08007ff5
 8007fa0:	08007fe5 	.word	0x08007fe5
 8007fa4:	08007ff5 	.word	0x08007ff5
 8007fa8:	08007ff5 	.word	0x08007ff5
 8007fac:	08007ff5 	.word	0x08007ff5
 8007fb0:	08007ff5 	.word	0x08007ff5
 8007fb4:	08007ff5 	.word	0x08007ff5
 8007fb8:	08007ff5 	.word	0x08007ff5
 8007fbc:	08007ff5 	.word	0x08007ff5
 8007fc0:	08007fed 	.word	0x08007fed
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fca:	e050      	b.n	800806e <UART_SetConfig+0x7ae>
 8007fcc:	2304      	movs	r3, #4
 8007fce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fd2:	e04c      	b.n	800806e <UART_SetConfig+0x7ae>
 8007fd4:	2308      	movs	r3, #8
 8007fd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fda:	e048      	b.n	800806e <UART_SetConfig+0x7ae>
 8007fdc:	2310      	movs	r3, #16
 8007fde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fe2:	e044      	b.n	800806e <UART_SetConfig+0x7ae>
 8007fe4:	2320      	movs	r3, #32
 8007fe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fea:	e040      	b.n	800806e <UART_SetConfig+0x7ae>
 8007fec:	2340      	movs	r3, #64	@ 0x40
 8007fee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ff2:	e03c      	b.n	800806e <UART_SetConfig+0x7ae>
 8007ff4:	2380      	movs	r3, #128	@ 0x80
 8007ff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ffa:	e038      	b.n	800806e <UART_SetConfig+0x7ae>
 8007ffc:	697b      	ldr	r3, [r7, #20]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	4a71      	ldr	r2, [pc, #452]	@ (80081c8 <UART_SetConfig+0x908>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d130      	bne.n	8008068 <UART_SetConfig+0x7a8>
 8008006:	4b6f      	ldr	r3, [pc, #444]	@ (80081c4 <UART_SetConfig+0x904>)
 8008008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800800a:	f003 0307 	and.w	r3, r3, #7
 800800e:	2b05      	cmp	r3, #5
 8008010:	d826      	bhi.n	8008060 <UART_SetConfig+0x7a0>
 8008012:	a201      	add	r2, pc, #4	@ (adr r2, 8008018 <UART_SetConfig+0x758>)
 8008014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008018:	08008031 	.word	0x08008031
 800801c:	08008039 	.word	0x08008039
 8008020:	08008041 	.word	0x08008041
 8008024:	08008049 	.word	0x08008049
 8008028:	08008051 	.word	0x08008051
 800802c:	08008059 	.word	0x08008059
 8008030:	2302      	movs	r3, #2
 8008032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008036:	e01a      	b.n	800806e <UART_SetConfig+0x7ae>
 8008038:	2304      	movs	r3, #4
 800803a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800803e:	e016      	b.n	800806e <UART_SetConfig+0x7ae>
 8008040:	2308      	movs	r3, #8
 8008042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008046:	e012      	b.n	800806e <UART_SetConfig+0x7ae>
 8008048:	2310      	movs	r3, #16
 800804a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800804e:	e00e      	b.n	800806e <UART_SetConfig+0x7ae>
 8008050:	2320      	movs	r3, #32
 8008052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008056:	e00a      	b.n	800806e <UART_SetConfig+0x7ae>
 8008058:	2340      	movs	r3, #64	@ 0x40
 800805a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800805e:	e006      	b.n	800806e <UART_SetConfig+0x7ae>
 8008060:	2380      	movs	r3, #128	@ 0x80
 8008062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008066:	e002      	b.n	800806e <UART_SetConfig+0x7ae>
 8008068:	2380      	movs	r3, #128	@ 0x80
 800806a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4a55      	ldr	r2, [pc, #340]	@ (80081c8 <UART_SetConfig+0x908>)
 8008074:	4293      	cmp	r3, r2
 8008076:	f040 80f8 	bne.w	800826a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800807a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800807e:	2b20      	cmp	r3, #32
 8008080:	dc46      	bgt.n	8008110 <UART_SetConfig+0x850>
 8008082:	2b02      	cmp	r3, #2
 8008084:	db75      	blt.n	8008172 <UART_SetConfig+0x8b2>
 8008086:	3b02      	subs	r3, #2
 8008088:	2b1e      	cmp	r3, #30
 800808a:	d872      	bhi.n	8008172 <UART_SetConfig+0x8b2>
 800808c:	a201      	add	r2, pc, #4	@ (adr r2, 8008094 <UART_SetConfig+0x7d4>)
 800808e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008092:	bf00      	nop
 8008094:	08008117 	.word	0x08008117
 8008098:	08008173 	.word	0x08008173
 800809c:	0800811f 	.word	0x0800811f
 80080a0:	08008173 	.word	0x08008173
 80080a4:	08008173 	.word	0x08008173
 80080a8:	08008173 	.word	0x08008173
 80080ac:	0800812f 	.word	0x0800812f
 80080b0:	08008173 	.word	0x08008173
 80080b4:	08008173 	.word	0x08008173
 80080b8:	08008173 	.word	0x08008173
 80080bc:	08008173 	.word	0x08008173
 80080c0:	08008173 	.word	0x08008173
 80080c4:	08008173 	.word	0x08008173
 80080c8:	08008173 	.word	0x08008173
 80080cc:	0800813f 	.word	0x0800813f
 80080d0:	08008173 	.word	0x08008173
 80080d4:	08008173 	.word	0x08008173
 80080d8:	08008173 	.word	0x08008173
 80080dc:	08008173 	.word	0x08008173
 80080e0:	08008173 	.word	0x08008173
 80080e4:	08008173 	.word	0x08008173
 80080e8:	08008173 	.word	0x08008173
 80080ec:	08008173 	.word	0x08008173
 80080f0:	08008173 	.word	0x08008173
 80080f4:	08008173 	.word	0x08008173
 80080f8:	08008173 	.word	0x08008173
 80080fc:	08008173 	.word	0x08008173
 8008100:	08008173 	.word	0x08008173
 8008104:	08008173 	.word	0x08008173
 8008108:	08008173 	.word	0x08008173
 800810c:	08008165 	.word	0x08008165
 8008110:	2b40      	cmp	r3, #64	@ 0x40
 8008112:	d02a      	beq.n	800816a <UART_SetConfig+0x8aa>
 8008114:	e02d      	b.n	8008172 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8008116:	f7fe fa91 	bl	800663c <HAL_RCCEx_GetD3PCLK1Freq>
 800811a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800811c:	e02f      	b.n	800817e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800811e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008122:	4618      	mov	r0, r3
 8008124:	f7fe faa0 	bl	8006668 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800812a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800812c:	e027      	b.n	800817e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800812e:	f107 0318 	add.w	r3, r7, #24
 8008132:	4618      	mov	r0, r3
 8008134:	f7fe fbec 	bl	8006910 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008138:	69fb      	ldr	r3, [r7, #28]
 800813a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800813c:	e01f      	b.n	800817e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800813e:	4b21      	ldr	r3, [pc, #132]	@ (80081c4 <UART_SetConfig+0x904>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f003 0320 	and.w	r3, r3, #32
 8008146:	2b00      	cmp	r3, #0
 8008148:	d009      	beq.n	800815e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800814a:	4b1e      	ldr	r3, [pc, #120]	@ (80081c4 <UART_SetConfig+0x904>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	08db      	lsrs	r3, r3, #3
 8008150:	f003 0303 	and.w	r3, r3, #3
 8008154:	4a1d      	ldr	r2, [pc, #116]	@ (80081cc <UART_SetConfig+0x90c>)
 8008156:	fa22 f303 	lsr.w	r3, r2, r3
 800815a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800815c:	e00f      	b.n	800817e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800815e:	4b1b      	ldr	r3, [pc, #108]	@ (80081cc <UART_SetConfig+0x90c>)
 8008160:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008162:	e00c      	b.n	800817e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008164:	4b1a      	ldr	r3, [pc, #104]	@ (80081d0 <UART_SetConfig+0x910>)
 8008166:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008168:	e009      	b.n	800817e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800816a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800816e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008170:	e005      	b.n	800817e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008172:	2300      	movs	r3, #0
 8008174:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008176:	2301      	movs	r3, #1
 8008178:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800817c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800817e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008180:	2b00      	cmp	r3, #0
 8008182:	f000 81ee 	beq.w	8008562 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800818a:	4a12      	ldr	r2, [pc, #72]	@ (80081d4 <UART_SetConfig+0x914>)
 800818c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008190:	461a      	mov	r2, r3
 8008192:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008194:	fbb3 f3f2 	udiv	r3, r3, r2
 8008198:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	685a      	ldr	r2, [r3, #4]
 800819e:	4613      	mov	r3, r2
 80081a0:	005b      	lsls	r3, r3, #1
 80081a2:	4413      	add	r3, r2
 80081a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081a6:	429a      	cmp	r2, r3
 80081a8:	d305      	bcc.n	80081b6 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80081aa:	697b      	ldr	r3, [r7, #20]
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80081b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081b2:	429a      	cmp	r2, r3
 80081b4:	d910      	bls.n	80081d8 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80081b6:	2301      	movs	r3, #1
 80081b8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80081bc:	e1d1      	b.n	8008562 <UART_SetConfig+0xca2>
 80081be:	bf00      	nop
 80081c0:	40011c00 	.word	0x40011c00
 80081c4:	58024400 	.word	0x58024400
 80081c8:	58000c00 	.word	0x58000c00
 80081cc:	03d09000 	.word	0x03d09000
 80081d0:	003d0900 	.word	0x003d0900
 80081d4:	0800c3a8 	.word	0x0800c3a8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80081d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081da:	2200      	movs	r2, #0
 80081dc:	60bb      	str	r3, [r7, #8]
 80081de:	60fa      	str	r2, [r7, #12]
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081e4:	4ac0      	ldr	r2, [pc, #768]	@ (80084e8 <UART_SetConfig+0xc28>)
 80081e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081ea:	b29b      	uxth	r3, r3
 80081ec:	2200      	movs	r2, #0
 80081ee:	603b      	str	r3, [r7, #0]
 80081f0:	607a      	str	r2, [r7, #4]
 80081f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80081fa:	f7f8 f8d1 	bl	80003a0 <__aeabi_uldivmod>
 80081fe:	4602      	mov	r2, r0
 8008200:	460b      	mov	r3, r1
 8008202:	4610      	mov	r0, r2
 8008204:	4619      	mov	r1, r3
 8008206:	f04f 0200 	mov.w	r2, #0
 800820a:	f04f 0300 	mov.w	r3, #0
 800820e:	020b      	lsls	r3, r1, #8
 8008210:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008214:	0202      	lsls	r2, r0, #8
 8008216:	6979      	ldr	r1, [r7, #20]
 8008218:	6849      	ldr	r1, [r1, #4]
 800821a:	0849      	lsrs	r1, r1, #1
 800821c:	2000      	movs	r0, #0
 800821e:	460c      	mov	r4, r1
 8008220:	4605      	mov	r5, r0
 8008222:	eb12 0804 	adds.w	r8, r2, r4
 8008226:	eb43 0905 	adc.w	r9, r3, r5
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	2200      	movs	r2, #0
 8008230:	469a      	mov	sl, r3
 8008232:	4693      	mov	fp, r2
 8008234:	4652      	mov	r2, sl
 8008236:	465b      	mov	r3, fp
 8008238:	4640      	mov	r0, r8
 800823a:	4649      	mov	r1, r9
 800823c:	f7f8 f8b0 	bl	80003a0 <__aeabi_uldivmod>
 8008240:	4602      	mov	r2, r0
 8008242:	460b      	mov	r3, r1
 8008244:	4613      	mov	r3, r2
 8008246:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800824a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800824e:	d308      	bcc.n	8008262 <UART_SetConfig+0x9a2>
 8008250:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008252:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008256:	d204      	bcs.n	8008262 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8008258:	697b      	ldr	r3, [r7, #20]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800825e:	60da      	str	r2, [r3, #12]
 8008260:	e17f      	b.n	8008562 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8008262:	2301      	movs	r3, #1
 8008264:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008268:	e17b      	b.n	8008562 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800826a:	697b      	ldr	r3, [r7, #20]
 800826c:	69db      	ldr	r3, [r3, #28]
 800826e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008272:	f040 80bd 	bne.w	80083f0 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8008276:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800827a:	2b20      	cmp	r3, #32
 800827c:	dc48      	bgt.n	8008310 <UART_SetConfig+0xa50>
 800827e:	2b00      	cmp	r3, #0
 8008280:	db7b      	blt.n	800837a <UART_SetConfig+0xaba>
 8008282:	2b20      	cmp	r3, #32
 8008284:	d879      	bhi.n	800837a <UART_SetConfig+0xaba>
 8008286:	a201      	add	r2, pc, #4	@ (adr r2, 800828c <UART_SetConfig+0x9cc>)
 8008288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800828c:	08008317 	.word	0x08008317
 8008290:	0800831f 	.word	0x0800831f
 8008294:	0800837b 	.word	0x0800837b
 8008298:	0800837b 	.word	0x0800837b
 800829c:	08008327 	.word	0x08008327
 80082a0:	0800837b 	.word	0x0800837b
 80082a4:	0800837b 	.word	0x0800837b
 80082a8:	0800837b 	.word	0x0800837b
 80082ac:	08008337 	.word	0x08008337
 80082b0:	0800837b 	.word	0x0800837b
 80082b4:	0800837b 	.word	0x0800837b
 80082b8:	0800837b 	.word	0x0800837b
 80082bc:	0800837b 	.word	0x0800837b
 80082c0:	0800837b 	.word	0x0800837b
 80082c4:	0800837b 	.word	0x0800837b
 80082c8:	0800837b 	.word	0x0800837b
 80082cc:	08008347 	.word	0x08008347
 80082d0:	0800837b 	.word	0x0800837b
 80082d4:	0800837b 	.word	0x0800837b
 80082d8:	0800837b 	.word	0x0800837b
 80082dc:	0800837b 	.word	0x0800837b
 80082e0:	0800837b 	.word	0x0800837b
 80082e4:	0800837b 	.word	0x0800837b
 80082e8:	0800837b 	.word	0x0800837b
 80082ec:	0800837b 	.word	0x0800837b
 80082f0:	0800837b 	.word	0x0800837b
 80082f4:	0800837b 	.word	0x0800837b
 80082f8:	0800837b 	.word	0x0800837b
 80082fc:	0800837b 	.word	0x0800837b
 8008300:	0800837b 	.word	0x0800837b
 8008304:	0800837b 	.word	0x0800837b
 8008308:	0800837b 	.word	0x0800837b
 800830c:	0800836d 	.word	0x0800836d
 8008310:	2b40      	cmp	r3, #64	@ 0x40
 8008312:	d02e      	beq.n	8008372 <UART_SetConfig+0xab2>
 8008314:	e031      	b.n	800837a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008316:	f7fc ffa7 	bl	8005268 <HAL_RCC_GetPCLK1Freq>
 800831a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800831c:	e033      	b.n	8008386 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800831e:	f7fc ffb9 	bl	8005294 <HAL_RCC_GetPCLK2Freq>
 8008322:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008324:	e02f      	b.n	8008386 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008326:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800832a:	4618      	mov	r0, r3
 800832c:	f7fe f99c 	bl	8006668 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008332:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008334:	e027      	b.n	8008386 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008336:	f107 0318 	add.w	r3, r7, #24
 800833a:	4618      	mov	r0, r3
 800833c:	f7fe fae8 	bl	8006910 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008340:	69fb      	ldr	r3, [r7, #28]
 8008342:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008344:	e01f      	b.n	8008386 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008346:	4b69      	ldr	r3, [pc, #420]	@ (80084ec <UART_SetConfig+0xc2c>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f003 0320 	and.w	r3, r3, #32
 800834e:	2b00      	cmp	r3, #0
 8008350:	d009      	beq.n	8008366 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008352:	4b66      	ldr	r3, [pc, #408]	@ (80084ec <UART_SetConfig+0xc2c>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	08db      	lsrs	r3, r3, #3
 8008358:	f003 0303 	and.w	r3, r3, #3
 800835c:	4a64      	ldr	r2, [pc, #400]	@ (80084f0 <UART_SetConfig+0xc30>)
 800835e:	fa22 f303 	lsr.w	r3, r2, r3
 8008362:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008364:	e00f      	b.n	8008386 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8008366:	4b62      	ldr	r3, [pc, #392]	@ (80084f0 <UART_SetConfig+0xc30>)
 8008368:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800836a:	e00c      	b.n	8008386 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800836c:	4b61      	ldr	r3, [pc, #388]	@ (80084f4 <UART_SetConfig+0xc34>)
 800836e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008370:	e009      	b.n	8008386 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008372:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008376:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008378:	e005      	b.n	8008386 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800837a:	2300      	movs	r3, #0
 800837c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800837e:	2301      	movs	r3, #1
 8008380:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008384:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008386:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008388:	2b00      	cmp	r3, #0
 800838a:	f000 80ea 	beq.w	8008562 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800838e:	697b      	ldr	r3, [r7, #20]
 8008390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008392:	4a55      	ldr	r2, [pc, #340]	@ (80084e8 <UART_SetConfig+0xc28>)
 8008394:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008398:	461a      	mov	r2, r3
 800839a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800839c:	fbb3 f3f2 	udiv	r3, r3, r2
 80083a0:	005a      	lsls	r2, r3, #1
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	685b      	ldr	r3, [r3, #4]
 80083a6:	085b      	lsrs	r3, r3, #1
 80083a8:	441a      	add	r2, r3
 80083aa:	697b      	ldr	r3, [r7, #20]
 80083ac:	685b      	ldr	r3, [r3, #4]
 80083ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80083b2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80083b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083b6:	2b0f      	cmp	r3, #15
 80083b8:	d916      	bls.n	80083e8 <UART_SetConfig+0xb28>
 80083ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083c0:	d212      	bcs.n	80083e8 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80083c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083c4:	b29b      	uxth	r3, r3
 80083c6:	f023 030f 	bic.w	r3, r3, #15
 80083ca:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80083cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083ce:	085b      	lsrs	r3, r3, #1
 80083d0:	b29b      	uxth	r3, r3
 80083d2:	f003 0307 	and.w	r3, r3, #7
 80083d6:	b29a      	uxth	r2, r3
 80083d8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80083da:	4313      	orrs	r3, r2
 80083dc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80083e4:	60da      	str	r2, [r3, #12]
 80083e6:	e0bc      	b.n	8008562 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80083e8:	2301      	movs	r3, #1
 80083ea:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80083ee:	e0b8      	b.n	8008562 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80083f0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80083f4:	2b20      	cmp	r3, #32
 80083f6:	dc4b      	bgt.n	8008490 <UART_SetConfig+0xbd0>
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	f2c0 8087 	blt.w	800850c <UART_SetConfig+0xc4c>
 80083fe:	2b20      	cmp	r3, #32
 8008400:	f200 8084 	bhi.w	800850c <UART_SetConfig+0xc4c>
 8008404:	a201      	add	r2, pc, #4	@ (adr r2, 800840c <UART_SetConfig+0xb4c>)
 8008406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800840a:	bf00      	nop
 800840c:	08008497 	.word	0x08008497
 8008410:	0800849f 	.word	0x0800849f
 8008414:	0800850d 	.word	0x0800850d
 8008418:	0800850d 	.word	0x0800850d
 800841c:	080084a7 	.word	0x080084a7
 8008420:	0800850d 	.word	0x0800850d
 8008424:	0800850d 	.word	0x0800850d
 8008428:	0800850d 	.word	0x0800850d
 800842c:	080084b7 	.word	0x080084b7
 8008430:	0800850d 	.word	0x0800850d
 8008434:	0800850d 	.word	0x0800850d
 8008438:	0800850d 	.word	0x0800850d
 800843c:	0800850d 	.word	0x0800850d
 8008440:	0800850d 	.word	0x0800850d
 8008444:	0800850d 	.word	0x0800850d
 8008448:	0800850d 	.word	0x0800850d
 800844c:	080084c7 	.word	0x080084c7
 8008450:	0800850d 	.word	0x0800850d
 8008454:	0800850d 	.word	0x0800850d
 8008458:	0800850d 	.word	0x0800850d
 800845c:	0800850d 	.word	0x0800850d
 8008460:	0800850d 	.word	0x0800850d
 8008464:	0800850d 	.word	0x0800850d
 8008468:	0800850d 	.word	0x0800850d
 800846c:	0800850d 	.word	0x0800850d
 8008470:	0800850d 	.word	0x0800850d
 8008474:	0800850d 	.word	0x0800850d
 8008478:	0800850d 	.word	0x0800850d
 800847c:	0800850d 	.word	0x0800850d
 8008480:	0800850d 	.word	0x0800850d
 8008484:	0800850d 	.word	0x0800850d
 8008488:	0800850d 	.word	0x0800850d
 800848c:	080084ff 	.word	0x080084ff
 8008490:	2b40      	cmp	r3, #64	@ 0x40
 8008492:	d037      	beq.n	8008504 <UART_SetConfig+0xc44>
 8008494:	e03a      	b.n	800850c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008496:	f7fc fee7 	bl	8005268 <HAL_RCC_GetPCLK1Freq>
 800849a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800849c:	e03c      	b.n	8008518 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800849e:	f7fc fef9 	bl	8005294 <HAL_RCC_GetPCLK2Freq>
 80084a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80084a4:	e038      	b.n	8008518 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80084aa:	4618      	mov	r0, r3
 80084ac:	f7fe f8dc 	bl	8006668 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80084b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084b4:	e030      	b.n	8008518 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084b6:	f107 0318 	add.w	r3, r7, #24
 80084ba:	4618      	mov	r0, r3
 80084bc:	f7fe fa28 	bl	8006910 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80084c0:	69fb      	ldr	r3, [r7, #28]
 80084c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084c4:	e028      	b.n	8008518 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80084c6:	4b09      	ldr	r3, [pc, #36]	@ (80084ec <UART_SetConfig+0xc2c>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f003 0320 	and.w	r3, r3, #32
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d012      	beq.n	80084f8 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80084d2:	4b06      	ldr	r3, [pc, #24]	@ (80084ec <UART_SetConfig+0xc2c>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	08db      	lsrs	r3, r3, #3
 80084d8:	f003 0303 	and.w	r3, r3, #3
 80084dc:	4a04      	ldr	r2, [pc, #16]	@ (80084f0 <UART_SetConfig+0xc30>)
 80084de:	fa22 f303 	lsr.w	r3, r2, r3
 80084e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80084e4:	e018      	b.n	8008518 <UART_SetConfig+0xc58>
 80084e6:	bf00      	nop
 80084e8:	0800c3a8 	.word	0x0800c3a8
 80084ec:	58024400 	.word	0x58024400
 80084f0:	03d09000 	.word	0x03d09000
 80084f4:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80084f8:	4b24      	ldr	r3, [pc, #144]	@ (800858c <UART_SetConfig+0xccc>)
 80084fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084fc:	e00c      	b.n	8008518 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80084fe:	4b24      	ldr	r3, [pc, #144]	@ (8008590 <UART_SetConfig+0xcd0>)
 8008500:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008502:	e009      	b.n	8008518 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008504:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008508:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800850a:	e005      	b.n	8008518 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800850c:	2300      	movs	r3, #0
 800850e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008510:	2301      	movs	r3, #1
 8008512:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008516:	bf00      	nop
    }

    if (pclk != 0U)
 8008518:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800851a:	2b00      	cmp	r3, #0
 800851c:	d021      	beq.n	8008562 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800851e:	697b      	ldr	r3, [r7, #20]
 8008520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008522:	4a1c      	ldr	r2, [pc, #112]	@ (8008594 <UART_SetConfig+0xcd4>)
 8008524:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008528:	461a      	mov	r2, r3
 800852a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800852c:	fbb3 f2f2 	udiv	r2, r3, r2
 8008530:	697b      	ldr	r3, [r7, #20]
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	085b      	lsrs	r3, r3, #1
 8008536:	441a      	add	r2, r3
 8008538:	697b      	ldr	r3, [r7, #20]
 800853a:	685b      	ldr	r3, [r3, #4]
 800853c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008540:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008544:	2b0f      	cmp	r3, #15
 8008546:	d909      	bls.n	800855c <UART_SetConfig+0xc9c>
 8008548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800854a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800854e:	d205      	bcs.n	800855c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008552:	b29a      	uxth	r2, r3
 8008554:	697b      	ldr	r3, [r7, #20]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	60da      	str	r2, [r3, #12]
 800855a:	e002      	b.n	8008562 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800855c:	2301      	movs	r3, #1
 800855e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	2201      	movs	r2, #1
 8008566:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800856a:	697b      	ldr	r3, [r7, #20]
 800856c:	2201      	movs	r2, #1
 800856e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	2200      	movs	r2, #0
 8008576:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	2200      	movs	r2, #0
 800857c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800857e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008582:	4618      	mov	r0, r3
 8008584:	3748      	adds	r7, #72	@ 0x48
 8008586:	46bd      	mov	sp, r7
 8008588:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800858c:	03d09000 	.word	0x03d09000
 8008590:	003d0900 	.word	0x003d0900
 8008594:	0800c3a8 	.word	0x0800c3a8

08008598 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008598:	b480      	push	{r7}
 800859a:	b083      	sub	sp, #12
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085a4:	f003 0308 	and.w	r3, r3, #8
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d00a      	beq.n	80085c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	685b      	ldr	r3, [r3, #4]
 80085b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	430a      	orrs	r2, r1
 80085c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085c6:	f003 0301 	and.w	r3, r3, #1
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d00a      	beq.n	80085e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	685b      	ldr	r3, [r3, #4]
 80085d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	430a      	orrs	r2, r1
 80085e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085e8:	f003 0302 	and.w	r3, r3, #2
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d00a      	beq.n	8008606 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	685b      	ldr	r3, [r3, #4]
 80085f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	430a      	orrs	r2, r1
 8008604:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800860a:	f003 0304 	and.w	r3, r3, #4
 800860e:	2b00      	cmp	r3, #0
 8008610:	d00a      	beq.n	8008628 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	685b      	ldr	r3, [r3, #4]
 8008618:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	430a      	orrs	r2, r1
 8008626:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800862c:	f003 0310 	and.w	r3, r3, #16
 8008630:	2b00      	cmp	r3, #0
 8008632:	d00a      	beq.n	800864a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	689b      	ldr	r3, [r3, #8]
 800863a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	430a      	orrs	r2, r1
 8008648:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800864e:	f003 0320 	and.w	r3, r3, #32
 8008652:	2b00      	cmp	r3, #0
 8008654:	d00a      	beq.n	800866c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	689b      	ldr	r3, [r3, #8]
 800865c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	430a      	orrs	r2, r1
 800866a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008674:	2b00      	cmp	r3, #0
 8008676:	d01a      	beq.n	80086ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	430a      	orrs	r2, r1
 800868c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008692:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008696:	d10a      	bne.n	80086ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	685b      	ldr	r3, [r3, #4]
 800869e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	430a      	orrs	r2, r1
 80086ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d00a      	beq.n	80086d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	685b      	ldr	r3, [r3, #4]
 80086c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	430a      	orrs	r2, r1
 80086ce:	605a      	str	r2, [r3, #4]
  }
}
 80086d0:	bf00      	nop
 80086d2:	370c      	adds	r7, #12
 80086d4:	46bd      	mov	sp, r7
 80086d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086da:	4770      	bx	lr

080086dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b098      	sub	sp, #96	@ 0x60
 80086e0:	af02      	add	r7, sp, #8
 80086e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2200      	movs	r2, #0
 80086e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80086ec:	f7f9 fadc 	bl	8001ca8 <HAL_GetTick>
 80086f0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f003 0308 	and.w	r3, r3, #8
 80086fc:	2b08      	cmp	r3, #8
 80086fe:	d12f      	bne.n	8008760 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008700:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008704:	9300      	str	r3, [sp, #0]
 8008706:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008708:	2200      	movs	r2, #0
 800870a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	f000 f88e 	bl	8008830 <UART_WaitOnFlagUntilTimeout>
 8008714:	4603      	mov	r3, r0
 8008716:	2b00      	cmp	r3, #0
 8008718:	d022      	beq.n	8008760 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008722:	e853 3f00 	ldrex	r3, [r3]
 8008726:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008728:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800872a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800872e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	461a      	mov	r2, r3
 8008736:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008738:	647b      	str	r3, [r7, #68]	@ 0x44
 800873a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800873c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800873e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008740:	e841 2300 	strex	r3, r2, [r1]
 8008744:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008746:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008748:	2b00      	cmp	r3, #0
 800874a:	d1e6      	bne.n	800871a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2220      	movs	r2, #32
 8008750:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2200      	movs	r2, #0
 8008758:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800875c:	2303      	movs	r3, #3
 800875e:	e063      	b.n	8008828 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f003 0304 	and.w	r3, r3, #4
 800876a:	2b04      	cmp	r3, #4
 800876c:	d149      	bne.n	8008802 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800876e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008772:	9300      	str	r3, [sp, #0]
 8008774:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008776:	2200      	movs	r2, #0
 8008778:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f000 f857 	bl	8008830 <UART_WaitOnFlagUntilTimeout>
 8008782:	4603      	mov	r3, r0
 8008784:	2b00      	cmp	r3, #0
 8008786:	d03c      	beq.n	8008802 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800878e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008790:	e853 3f00 	ldrex	r3, [r3]
 8008794:	623b      	str	r3, [r7, #32]
   return(result);
 8008796:	6a3b      	ldr	r3, [r7, #32]
 8008798:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800879c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	461a      	mov	r2, r3
 80087a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80087a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80087ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087ae:	e841 2300 	strex	r3, r2, [r1]
 80087b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80087b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d1e6      	bne.n	8008788 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	3308      	adds	r3, #8
 80087c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087c2:	693b      	ldr	r3, [r7, #16]
 80087c4:	e853 3f00 	ldrex	r3, [r3]
 80087c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	f023 0301 	bic.w	r3, r3, #1
 80087d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	3308      	adds	r3, #8
 80087d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80087da:	61fa      	str	r2, [r7, #28]
 80087dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087de:	69b9      	ldr	r1, [r7, #24]
 80087e0:	69fa      	ldr	r2, [r7, #28]
 80087e2:	e841 2300 	strex	r3, r2, [r1]
 80087e6:	617b      	str	r3, [r7, #20]
   return(result);
 80087e8:	697b      	ldr	r3, [r7, #20]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d1e5      	bne.n	80087ba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2220      	movs	r2, #32
 80087f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2200      	movs	r2, #0
 80087fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80087fe:	2303      	movs	r3, #3
 8008800:	e012      	b.n	8008828 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2220      	movs	r2, #32
 8008806:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2220      	movs	r2, #32
 800880e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2200      	movs	r2, #0
 8008816:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2200      	movs	r2, #0
 800881c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2200      	movs	r2, #0
 8008822:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008826:	2300      	movs	r3, #0
}
 8008828:	4618      	mov	r0, r3
 800882a:	3758      	adds	r7, #88	@ 0x58
 800882c:	46bd      	mov	sp, r7
 800882e:	bd80      	pop	{r7, pc}

08008830 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b084      	sub	sp, #16
 8008834:	af00      	add	r7, sp, #0
 8008836:	60f8      	str	r0, [r7, #12]
 8008838:	60b9      	str	r1, [r7, #8]
 800883a:	603b      	str	r3, [r7, #0]
 800883c:	4613      	mov	r3, r2
 800883e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008840:	e04f      	b.n	80088e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008842:	69bb      	ldr	r3, [r7, #24]
 8008844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008848:	d04b      	beq.n	80088e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800884a:	f7f9 fa2d 	bl	8001ca8 <HAL_GetTick>
 800884e:	4602      	mov	r2, r0
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	1ad3      	subs	r3, r2, r3
 8008854:	69ba      	ldr	r2, [r7, #24]
 8008856:	429a      	cmp	r2, r3
 8008858:	d302      	bcc.n	8008860 <UART_WaitOnFlagUntilTimeout+0x30>
 800885a:	69bb      	ldr	r3, [r7, #24]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d101      	bne.n	8008864 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008860:	2303      	movs	r3, #3
 8008862:	e04e      	b.n	8008902 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f003 0304 	and.w	r3, r3, #4
 800886e:	2b00      	cmp	r3, #0
 8008870:	d037      	beq.n	80088e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	2b80      	cmp	r3, #128	@ 0x80
 8008876:	d034      	beq.n	80088e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	2b40      	cmp	r3, #64	@ 0x40
 800887c:	d031      	beq.n	80088e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	69db      	ldr	r3, [r3, #28]
 8008884:	f003 0308 	and.w	r3, r3, #8
 8008888:	2b08      	cmp	r3, #8
 800888a:	d110      	bne.n	80088ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	2208      	movs	r2, #8
 8008892:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008894:	68f8      	ldr	r0, [r7, #12]
 8008896:	f000 f95b 	bl	8008b50 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	2208      	movs	r2, #8
 800889e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	2200      	movs	r2, #0
 80088a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80088aa:	2301      	movs	r3, #1
 80088ac:	e029      	b.n	8008902 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	69db      	ldr	r3, [r3, #28]
 80088b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80088b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80088bc:	d111      	bne.n	80088e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80088c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80088c8:	68f8      	ldr	r0, [r7, #12]
 80088ca:	f000 f941 	bl	8008b50 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	2220      	movs	r2, #32
 80088d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	2200      	movs	r2, #0
 80088da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80088de:	2303      	movs	r3, #3
 80088e0:	e00f      	b.n	8008902 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	69da      	ldr	r2, [r3, #28]
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	4013      	ands	r3, r2
 80088ec:	68ba      	ldr	r2, [r7, #8]
 80088ee:	429a      	cmp	r2, r3
 80088f0:	bf0c      	ite	eq
 80088f2:	2301      	moveq	r3, #1
 80088f4:	2300      	movne	r3, #0
 80088f6:	b2db      	uxtb	r3, r3
 80088f8:	461a      	mov	r2, r3
 80088fa:	79fb      	ldrb	r3, [r7, #7]
 80088fc:	429a      	cmp	r2, r3
 80088fe:	d0a0      	beq.n	8008842 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008900:	2300      	movs	r3, #0
}
 8008902:	4618      	mov	r0, r3
 8008904:	3710      	adds	r7, #16
 8008906:	46bd      	mov	sp, r7
 8008908:	bd80      	pop	{r7, pc}
	...

0800890c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800890c:	b480      	push	{r7}
 800890e:	b0a3      	sub	sp, #140	@ 0x8c
 8008910:	af00      	add	r7, sp, #0
 8008912:	60f8      	str	r0, [r7, #12]
 8008914:	60b9      	str	r1, [r7, #8]
 8008916:	4613      	mov	r3, r2
 8008918:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	68ba      	ldr	r2, [r7, #8]
 800891e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	88fa      	ldrh	r2, [r7, #6]
 8008924:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	88fa      	ldrh	r2, [r7, #6]
 800892c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2200      	movs	r2, #0
 8008934:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	689b      	ldr	r3, [r3, #8]
 800893a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800893e:	d10e      	bne.n	800895e <UART_Start_Receive_IT+0x52>
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	691b      	ldr	r3, [r3, #16]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d105      	bne.n	8008954 <UART_Start_Receive_IT+0x48>
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800894e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008952:	e02d      	b.n	80089b0 <UART_Start_Receive_IT+0xa4>
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	22ff      	movs	r2, #255	@ 0xff
 8008958:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800895c:	e028      	b.n	80089b0 <UART_Start_Receive_IT+0xa4>
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	689b      	ldr	r3, [r3, #8]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d10d      	bne.n	8008982 <UART_Start_Receive_IT+0x76>
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	691b      	ldr	r3, [r3, #16]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d104      	bne.n	8008978 <UART_Start_Receive_IT+0x6c>
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	22ff      	movs	r2, #255	@ 0xff
 8008972:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008976:	e01b      	b.n	80089b0 <UART_Start_Receive_IT+0xa4>
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	227f      	movs	r2, #127	@ 0x7f
 800897c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008980:	e016      	b.n	80089b0 <UART_Start_Receive_IT+0xa4>
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	689b      	ldr	r3, [r3, #8]
 8008986:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800898a:	d10d      	bne.n	80089a8 <UART_Start_Receive_IT+0x9c>
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	691b      	ldr	r3, [r3, #16]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d104      	bne.n	800899e <UART_Start_Receive_IT+0x92>
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	227f      	movs	r2, #127	@ 0x7f
 8008998:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800899c:	e008      	b.n	80089b0 <UART_Start_Receive_IT+0xa4>
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	223f      	movs	r2, #63	@ 0x3f
 80089a2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80089a6:	e003      	b.n	80089b0 <UART_Start_Receive_IT+0xa4>
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2200      	movs	r2, #0
 80089ac:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	2200      	movs	r2, #0
 80089b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	2222      	movs	r2, #34	@ 0x22
 80089bc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	3308      	adds	r3, #8
 80089c6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089ca:	e853 3f00 	ldrex	r3, [r3]
 80089ce:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80089d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089d2:	f043 0301 	orr.w	r3, r3, #1
 80089d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	3308      	adds	r3, #8
 80089e0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80089e4:	673a      	str	r2, [r7, #112]	@ 0x70
 80089e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80089ea:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80089ec:	e841 2300 	strex	r3, r2, [r1]
 80089f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80089f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d1e3      	bne.n	80089c0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a00:	d14f      	bne.n	8008aa2 <UART_Start_Receive_IT+0x196>
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008a08:	88fa      	ldrh	r2, [r7, #6]
 8008a0a:	429a      	cmp	r2, r3
 8008a0c:	d349      	bcc.n	8008aa2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	689b      	ldr	r3, [r3, #8]
 8008a12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a16:	d107      	bne.n	8008a28 <UART_Start_Receive_IT+0x11c>
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	691b      	ldr	r3, [r3, #16]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d103      	bne.n	8008a28 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	4a47      	ldr	r2, [pc, #284]	@ (8008b40 <UART_Start_Receive_IT+0x234>)
 8008a24:	675a      	str	r2, [r3, #116]	@ 0x74
 8008a26:	e002      	b.n	8008a2e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	4a46      	ldr	r2, [pc, #280]	@ (8008b44 <UART_Start_Receive_IT+0x238>)
 8008a2c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	691b      	ldr	r3, [r3, #16]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d01a      	beq.n	8008a6c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a3e:	e853 3f00 	ldrex	r3, [r3]
 8008a42:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008a44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a4a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	461a      	mov	r2, r3
 8008a54:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008a58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008a5a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a5c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008a5e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008a60:	e841 2300 	strex	r3, r2, [r1]
 8008a64:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008a66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d1e4      	bne.n	8008a36 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	3308      	adds	r3, #8
 8008a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a76:	e853 3f00 	ldrex	r3, [r3]
 8008a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a82:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	3308      	adds	r3, #8
 8008a8a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008a8c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008a8e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a90:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008a92:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a94:	e841 2300 	strex	r3, r2, [r1]
 8008a98:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008a9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d1e5      	bne.n	8008a6c <UART_Start_Receive_IT+0x160>
 8008aa0:	e046      	b.n	8008b30 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	689b      	ldr	r3, [r3, #8]
 8008aa6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008aaa:	d107      	bne.n	8008abc <UART_Start_Receive_IT+0x1b0>
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	691b      	ldr	r3, [r3, #16]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d103      	bne.n	8008abc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	4a24      	ldr	r2, [pc, #144]	@ (8008b48 <UART_Start_Receive_IT+0x23c>)
 8008ab8:	675a      	str	r2, [r3, #116]	@ 0x74
 8008aba:	e002      	b.n	8008ac2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	4a23      	ldr	r2, [pc, #140]	@ (8008b4c <UART_Start_Receive_IT+0x240>)
 8008ac0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	691b      	ldr	r3, [r3, #16]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d019      	beq.n	8008afe <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ad2:	e853 3f00 	ldrex	r3, [r3]
 8008ad6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ada:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008ade:	677b      	str	r3, [r7, #116]	@ 0x74
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	461a      	mov	r2, r3
 8008ae6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008ae8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008aea:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008aee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008af0:	e841 2300 	strex	r3, r2, [r1]
 8008af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008af6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d1e6      	bne.n	8008aca <UART_Start_Receive_IT+0x1be>
 8008afc:	e018      	b.n	8008b30 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	e853 3f00 	ldrex	r3, [r3]
 8008b0a:	613b      	str	r3, [r7, #16]
   return(result);
 8008b0c:	693b      	ldr	r3, [r7, #16]
 8008b0e:	f043 0320 	orr.w	r3, r3, #32
 8008b12:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	461a      	mov	r2, r3
 8008b1a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b1c:	623b      	str	r3, [r7, #32]
 8008b1e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b20:	69f9      	ldr	r1, [r7, #28]
 8008b22:	6a3a      	ldr	r2, [r7, #32]
 8008b24:	e841 2300 	strex	r3, r2, [r1]
 8008b28:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b2a:	69bb      	ldr	r3, [r7, #24]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d1e6      	bne.n	8008afe <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8008b30:	2300      	movs	r3, #0
}
 8008b32:	4618      	mov	r0, r3
 8008b34:	378c      	adds	r7, #140	@ 0x8c
 8008b36:	46bd      	mov	sp, r7
 8008b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3c:	4770      	bx	lr
 8008b3e:	bf00      	nop
 8008b40:	0800936d 	.word	0x0800936d
 8008b44:	08009009 	.word	0x08009009
 8008b48:	08008e51 	.word	0x08008e51
 8008b4c:	08008c99 	.word	0x08008c99

08008b50 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b50:	b480      	push	{r7}
 8008b52:	b095      	sub	sp, #84	@ 0x54
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b60:	e853 3f00 	ldrex	r3, [r3]
 8008b64:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	461a      	mov	r2, r3
 8008b74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b76:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b78:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b7a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008b7c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b7e:	e841 2300 	strex	r3, r2, [r1]
 8008b82:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d1e6      	bne.n	8008b58 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	3308      	adds	r3, #8
 8008b90:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b92:	6a3b      	ldr	r3, [r7, #32]
 8008b94:	e853 3f00 	ldrex	r3, [r3]
 8008b98:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b9a:	69fa      	ldr	r2, [r7, #28]
 8008b9c:	4b1e      	ldr	r3, [pc, #120]	@ (8008c18 <UART_EndRxTransfer+0xc8>)
 8008b9e:	4013      	ands	r3, r2
 8008ba0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	3308      	adds	r3, #8
 8008ba8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008baa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008bac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008bb0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008bb2:	e841 2300 	strex	r3, r2, [r1]
 8008bb6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d1e5      	bne.n	8008b8a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bc2:	2b01      	cmp	r3, #1
 8008bc4:	d118      	bne.n	8008bf8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	e853 3f00 	ldrex	r3, [r3]
 8008bd2:	60bb      	str	r3, [r7, #8]
   return(result);
 8008bd4:	68bb      	ldr	r3, [r7, #8]
 8008bd6:	f023 0310 	bic.w	r3, r3, #16
 8008bda:	647b      	str	r3, [r7, #68]	@ 0x44
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	461a      	mov	r2, r3
 8008be2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008be4:	61bb      	str	r3, [r7, #24]
 8008be6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be8:	6979      	ldr	r1, [r7, #20]
 8008bea:	69ba      	ldr	r2, [r7, #24]
 8008bec:	e841 2300 	strex	r3, r2, [r1]
 8008bf0:	613b      	str	r3, [r7, #16]
   return(result);
 8008bf2:	693b      	ldr	r3, [r7, #16]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d1e6      	bne.n	8008bc6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2220      	movs	r2, #32
 8008bfc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2200      	movs	r2, #0
 8008c04:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008c0c:	bf00      	nop
 8008c0e:	3754      	adds	r7, #84	@ 0x54
 8008c10:	46bd      	mov	sp, r7
 8008c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c16:	4770      	bx	lr
 8008c18:	effffffe 	.word	0xeffffffe

08008c1c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b084      	sub	sp, #16
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c28:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c32:	68f8      	ldr	r0, [r7, #12]
 8008c34:	f7fe fe2e 	bl	8007894 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c38:	bf00      	nop
 8008c3a:	3710      	adds	r7, #16
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}

08008c40 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b088      	sub	sp, #32
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	e853 3f00 	ldrex	r3, [r3]
 8008c54:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c5c:	61fb      	str	r3, [r7, #28]
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	461a      	mov	r2, r3
 8008c64:	69fb      	ldr	r3, [r7, #28]
 8008c66:	61bb      	str	r3, [r7, #24]
 8008c68:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c6a:	6979      	ldr	r1, [r7, #20]
 8008c6c:	69ba      	ldr	r2, [r7, #24]
 8008c6e:	e841 2300 	strex	r3, r2, [r1]
 8008c72:	613b      	str	r3, [r7, #16]
   return(result);
 8008c74:	693b      	ldr	r3, [r7, #16]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d1e6      	bne.n	8008c48 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2220      	movs	r2, #32
 8008c7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2200      	movs	r2, #0
 8008c86:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008c88:	6878      	ldr	r0, [r7, #4]
 8008c8a:	f7fe fdf9 	bl	8007880 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c8e:	bf00      	nop
 8008c90:	3720      	adds	r7, #32
 8008c92:	46bd      	mov	sp, r7
 8008c94:	bd80      	pop	{r7, pc}
	...

08008c98 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b09c      	sub	sp, #112	@ 0x70
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008ca6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008cb0:	2b22      	cmp	r3, #34	@ 0x22
 8008cb2:	f040 80be 	bne.w	8008e32 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cbc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008cc0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008cc4:	b2d9      	uxtb	r1, r3
 8008cc6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008cca:	b2da      	uxtb	r2, r3
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cd0:	400a      	ands	r2, r1
 8008cd2:	b2d2      	uxtb	r2, r2
 8008cd4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cda:	1c5a      	adds	r2, r3, #1
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ce6:	b29b      	uxth	r3, r3
 8008ce8:	3b01      	subs	r3, #1
 8008cea:	b29a      	uxth	r2, r3
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008cf8:	b29b      	uxth	r3, r3
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	f040 80a1 	bne.w	8008e42 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d08:	e853 3f00 	ldrex	r3, [r3]
 8008d0c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008d0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d14:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	461a      	mov	r2, r3
 8008d1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008d1e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008d20:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d22:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008d24:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008d26:	e841 2300 	strex	r3, r2, [r1]
 8008d2a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008d2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d1e6      	bne.n	8008d00 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	3308      	adds	r3, #8
 8008d38:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d3c:	e853 3f00 	ldrex	r3, [r3]
 8008d40:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008d42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d44:	f023 0301 	bic.w	r3, r3, #1
 8008d48:	667b      	str	r3, [r7, #100]	@ 0x64
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	3308      	adds	r3, #8
 8008d50:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008d52:	647a      	str	r2, [r7, #68]	@ 0x44
 8008d54:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d56:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d58:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d5a:	e841 2300 	strex	r3, r2, [r1]
 8008d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008d60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d1e5      	bne.n	8008d32 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2220      	movs	r2, #32
 8008d6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2200      	movs	r2, #0
 8008d72:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2200      	movs	r2, #0
 8008d78:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	4a33      	ldr	r2, [pc, #204]	@ (8008e4c <UART_RxISR_8BIT+0x1b4>)
 8008d80:	4293      	cmp	r3, r2
 8008d82:	d01f      	beq.n	8008dc4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	685b      	ldr	r3, [r3, #4]
 8008d8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d018      	beq.n	8008dc4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d9a:	e853 3f00 	ldrex	r3, [r3]
 8008d9e:	623b      	str	r3, [r7, #32]
   return(result);
 8008da0:	6a3b      	ldr	r3, [r7, #32]
 8008da2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008da6:	663b      	str	r3, [r7, #96]	@ 0x60
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	461a      	mov	r2, r3
 8008dae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008db0:	633b      	str	r3, [r7, #48]	@ 0x30
 8008db2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008db4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008db6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008db8:	e841 2300 	strex	r3, r2, [r1]
 8008dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d1e6      	bne.n	8008d92 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008dc8:	2b01      	cmp	r3, #1
 8008dca:	d12e      	bne.n	8008e2a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2200      	movs	r2, #0
 8008dd0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dd8:	693b      	ldr	r3, [r7, #16]
 8008dda:	e853 3f00 	ldrex	r3, [r3]
 8008dde:	60fb      	str	r3, [r7, #12]
   return(result);
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	f023 0310 	bic.w	r3, r3, #16
 8008de6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	461a      	mov	r2, r3
 8008dee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008df0:	61fb      	str	r3, [r7, #28]
 8008df2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df4:	69b9      	ldr	r1, [r7, #24]
 8008df6:	69fa      	ldr	r2, [r7, #28]
 8008df8:	e841 2300 	strex	r3, r2, [r1]
 8008dfc:	617b      	str	r3, [r7, #20]
   return(result);
 8008dfe:	697b      	ldr	r3, [r7, #20]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d1e6      	bne.n	8008dd2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	69db      	ldr	r3, [r3, #28]
 8008e0a:	f003 0310 	and.w	r3, r3, #16
 8008e0e:	2b10      	cmp	r3, #16
 8008e10:	d103      	bne.n	8008e1a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	2210      	movs	r2, #16
 8008e18:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e20:	4619      	mov	r1, r3
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f7fe fd40 	bl	80078a8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008e28:	e00b      	b.n	8008e42 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f7f8 f9b0 	bl	8001190 <HAL_UART_RxCpltCallback>
}
 8008e30:	e007      	b.n	8008e42 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	699a      	ldr	r2, [r3, #24]
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f042 0208 	orr.w	r2, r2, #8
 8008e40:	619a      	str	r2, [r3, #24]
}
 8008e42:	bf00      	nop
 8008e44:	3770      	adds	r7, #112	@ 0x70
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bd80      	pop	{r7, pc}
 8008e4a:	bf00      	nop
 8008e4c:	58000c00 	.word	0x58000c00

08008e50 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b09c      	sub	sp, #112	@ 0x70
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008e5e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e68:	2b22      	cmp	r3, #34	@ 0x22
 8008e6a:	f040 80be 	bne.w	8008fea <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e74:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e7c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008e7e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008e82:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008e86:	4013      	ands	r3, r2
 8008e88:	b29a      	uxth	r2, r3
 8008e8a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008e8c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e92:	1c9a      	adds	r2, r3, #2
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e9e:	b29b      	uxth	r3, r3
 8008ea0:	3b01      	subs	r3, #1
 8008ea2:	b29a      	uxth	r2, r3
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008eb0:	b29b      	uxth	r3, r3
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	f040 80a1 	bne.w	8008ffa <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ebe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ec0:	e853 3f00 	ldrex	r3, [r3]
 8008ec4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008ec6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ec8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ecc:	667b      	str	r3, [r7, #100]	@ 0x64
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	461a      	mov	r2, r3
 8008ed4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008ed6:	657b      	str	r3, [r7, #84]	@ 0x54
 8008ed8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eda:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008edc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008ede:	e841 2300 	strex	r3, r2, [r1]
 8008ee2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008ee4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d1e6      	bne.n	8008eb8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	3308      	adds	r3, #8
 8008ef0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ef2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ef4:	e853 3f00 	ldrex	r3, [r3]
 8008ef8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008efc:	f023 0301 	bic.w	r3, r3, #1
 8008f00:	663b      	str	r3, [r7, #96]	@ 0x60
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	3308      	adds	r3, #8
 8008f08:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008f0a:	643a      	str	r2, [r7, #64]	@ 0x40
 8008f0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f0e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008f10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008f12:	e841 2300 	strex	r3, r2, [r1]
 8008f16:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d1e5      	bne.n	8008eea <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2220      	movs	r2, #32
 8008f22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2200      	movs	r2, #0
 8008f2a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2200      	movs	r2, #0
 8008f30:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4a33      	ldr	r2, [pc, #204]	@ (8009004 <UART_RxISR_16BIT+0x1b4>)
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d01f      	beq.n	8008f7c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	685b      	ldr	r3, [r3, #4]
 8008f42:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d018      	beq.n	8008f7c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f50:	6a3b      	ldr	r3, [r7, #32]
 8008f52:	e853 3f00 	ldrex	r3, [r3]
 8008f56:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f58:	69fb      	ldr	r3, [r7, #28]
 8008f5a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008f5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	461a      	mov	r2, r3
 8008f66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f6a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f70:	e841 2300 	strex	r3, r2, [r1]
 8008f74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d1e6      	bne.n	8008f4a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f80:	2b01      	cmp	r3, #1
 8008f82:	d12e      	bne.n	8008fe2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2200      	movs	r2, #0
 8008f88:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	e853 3f00 	ldrex	r3, [r3]
 8008f96:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	f023 0310 	bic.w	r3, r3, #16
 8008f9e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	461a      	mov	r2, r3
 8008fa6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008fa8:	61bb      	str	r3, [r7, #24]
 8008faa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fac:	6979      	ldr	r1, [r7, #20]
 8008fae:	69ba      	ldr	r2, [r7, #24]
 8008fb0:	e841 2300 	strex	r3, r2, [r1]
 8008fb4:	613b      	str	r3, [r7, #16]
   return(result);
 8008fb6:	693b      	ldr	r3, [r7, #16]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d1e6      	bne.n	8008f8a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	69db      	ldr	r3, [r3, #28]
 8008fc2:	f003 0310 	and.w	r3, r3, #16
 8008fc6:	2b10      	cmp	r3, #16
 8008fc8:	d103      	bne.n	8008fd2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	2210      	movs	r2, #16
 8008fd0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008fd8:	4619      	mov	r1, r3
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f7fe fc64 	bl	80078a8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008fe0:	e00b      	b.n	8008ffa <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f7f8 f8d4 	bl	8001190 <HAL_UART_RxCpltCallback>
}
 8008fe8:	e007      	b.n	8008ffa <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	699a      	ldr	r2, [r3, #24]
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f042 0208 	orr.w	r2, r2, #8
 8008ff8:	619a      	str	r2, [r3, #24]
}
 8008ffa:	bf00      	nop
 8008ffc:	3770      	adds	r7, #112	@ 0x70
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}
 8009002:	bf00      	nop
 8009004:	58000c00 	.word	0x58000c00

08009008 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b0ac      	sub	sp, #176	@ 0xb0
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009016:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	69db      	ldr	r3, [r3, #28]
 8009020:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	689b      	ldr	r3, [r3, #8]
 8009034:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800903e:	2b22      	cmp	r3, #34	@ 0x22
 8009040:	f040 8181 	bne.w	8009346 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800904a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800904e:	e124      	b.n	800929a <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009056:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800905a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800905e:	b2d9      	uxtb	r1, r3
 8009060:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009064:	b2da      	uxtb	r2, r3
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800906a:	400a      	ands	r2, r1
 800906c:	b2d2      	uxtb	r2, r2
 800906e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009074:	1c5a      	adds	r2, r3, #1
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009080:	b29b      	uxth	r3, r3
 8009082:	3b01      	subs	r3, #1
 8009084:	b29a      	uxth	r2, r3
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	69db      	ldr	r3, [r3, #28]
 8009092:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009096:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800909a:	f003 0307 	and.w	r3, r3, #7
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d053      	beq.n	800914a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80090a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090a6:	f003 0301 	and.w	r3, r3, #1
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d011      	beq.n	80090d2 <UART_RxISR_8BIT_FIFOEN+0xca>
 80090ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80090b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d00b      	beq.n	80090d2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	2201      	movs	r2, #1
 80090c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090c8:	f043 0201 	orr.w	r2, r3, #1
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80090d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090d6:	f003 0302 	and.w	r3, r3, #2
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d011      	beq.n	8009102 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80090de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80090e2:	f003 0301 	and.w	r3, r3, #1
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d00b      	beq.n	8009102 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	2202      	movs	r2, #2
 80090f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090f8:	f043 0204 	orr.w	r2, r3, #4
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009102:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009106:	f003 0304 	and.w	r3, r3, #4
 800910a:	2b00      	cmp	r3, #0
 800910c:	d011      	beq.n	8009132 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800910e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009112:	f003 0301 	and.w	r3, r3, #1
 8009116:	2b00      	cmp	r3, #0
 8009118:	d00b      	beq.n	8009132 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	2204      	movs	r2, #4
 8009120:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009128:	f043 0202 	orr.w	r2, r3, #2
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009138:	2b00      	cmp	r3, #0
 800913a:	d006      	beq.n	800914a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800913c:	6878      	ldr	r0, [r7, #4]
 800913e:	f7fe fba9 	bl	8007894 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2200      	movs	r2, #0
 8009146:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009150:	b29b      	uxth	r3, r3
 8009152:	2b00      	cmp	r3, #0
 8009154:	f040 80a1 	bne.w	800929a <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800915e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009160:	e853 3f00 	ldrex	r3, [r3]
 8009164:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8009166:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009168:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800916c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	461a      	mov	r2, r3
 8009176:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800917a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800917c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800917e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8009180:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009182:	e841 2300 	strex	r3, r2, [r1]
 8009186:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8009188:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800918a:	2b00      	cmp	r3, #0
 800918c:	d1e4      	bne.n	8009158 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	3308      	adds	r3, #8
 8009194:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009196:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009198:	e853 3f00 	ldrex	r3, [r3]
 800919c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800919e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80091a0:	4b6f      	ldr	r3, [pc, #444]	@ (8009360 <UART_RxISR_8BIT_FIFOEN+0x358>)
 80091a2:	4013      	ands	r3, r2
 80091a4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	3308      	adds	r3, #8
 80091ae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80091b2:	66ba      	str	r2, [r7, #104]	@ 0x68
 80091b4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091b6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80091b8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80091ba:	e841 2300 	strex	r3, r2, [r1]
 80091be:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80091c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d1e3      	bne.n	800918e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2220      	movs	r2, #32
 80091ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	2200      	movs	r2, #0
 80091d2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2200      	movs	r2, #0
 80091d8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	4a61      	ldr	r2, [pc, #388]	@ (8009364 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80091e0:	4293      	cmp	r3, r2
 80091e2:	d021      	beq.n	8009228 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	685b      	ldr	r3, [r3, #4]
 80091ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d01a      	beq.n	8009228 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80091fa:	e853 3f00 	ldrex	r3, [r3]
 80091fe:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009200:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009202:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009206:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	461a      	mov	r2, r3
 8009210:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009214:	657b      	str	r3, [r7, #84]	@ 0x54
 8009216:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009218:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800921a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800921c:	e841 2300 	strex	r3, r2, [r1]
 8009220:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009222:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009224:	2b00      	cmp	r3, #0
 8009226:	d1e4      	bne.n	80091f2 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800922c:	2b01      	cmp	r3, #1
 800922e:	d130      	bne.n	8009292 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2200      	movs	r2, #0
 8009234:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800923c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800923e:	e853 3f00 	ldrex	r3, [r3]
 8009242:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009246:	f023 0310 	bic.w	r3, r3, #16
 800924a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	461a      	mov	r2, r3
 8009254:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009258:	643b      	str	r3, [r7, #64]	@ 0x40
 800925a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800925c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800925e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009260:	e841 2300 	strex	r3, r2, [r1]
 8009264:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009268:	2b00      	cmp	r3, #0
 800926a:	d1e4      	bne.n	8009236 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	69db      	ldr	r3, [r3, #28]
 8009272:	f003 0310 	and.w	r3, r3, #16
 8009276:	2b10      	cmp	r3, #16
 8009278:	d103      	bne.n	8009282 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	2210      	movs	r2, #16
 8009280:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009288:	4619      	mov	r1, r3
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f7fe fb0c 	bl	80078a8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009290:	e00e      	b.n	80092b0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	f7f7 ff7c 	bl	8001190 <HAL_UART_RxCpltCallback>
        break;
 8009298:	e00a      	b.n	80092b0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800929a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d006      	beq.n	80092b0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 80092a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092a6:	f003 0320 	and.w	r3, r3, #32
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	f47f aed0 	bne.w	8009050 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80092b6:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80092ba:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d049      	beq.n	8009356 <UART_RxISR_8BIT_FIFOEN+0x34e>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80092c8:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80092cc:	429a      	cmp	r2, r3
 80092ce:	d242      	bcs.n	8009356 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	3308      	adds	r3, #8
 80092d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092d8:	6a3b      	ldr	r3, [r7, #32]
 80092da:	e853 3f00 	ldrex	r3, [r3]
 80092de:	61fb      	str	r3, [r7, #28]
   return(result);
 80092e0:	69fb      	ldr	r3, [r7, #28]
 80092e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80092e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	3308      	adds	r3, #8
 80092f0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80092f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80092f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80092fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80092fc:	e841 2300 	strex	r3, r2, [r1]
 8009300:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009304:	2b00      	cmp	r3, #0
 8009306:	d1e3      	bne.n	80092d0 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	4a17      	ldr	r2, [pc, #92]	@ (8009368 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800930c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	e853 3f00 	ldrex	r3, [r3]
 800931a:	60bb      	str	r3, [r7, #8]
   return(result);
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	f043 0320 	orr.w	r3, r3, #32
 8009322:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	461a      	mov	r2, r3
 800932c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009330:	61bb      	str	r3, [r7, #24]
 8009332:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009334:	6979      	ldr	r1, [r7, #20]
 8009336:	69ba      	ldr	r2, [r7, #24]
 8009338:	e841 2300 	strex	r3, r2, [r1]
 800933c:	613b      	str	r3, [r7, #16]
   return(result);
 800933e:	693b      	ldr	r3, [r7, #16]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d1e4      	bne.n	800930e <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009344:	e007      	b.n	8009356 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	699a      	ldr	r2, [r3, #24]
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f042 0208 	orr.w	r2, r2, #8
 8009354:	619a      	str	r2, [r3, #24]
}
 8009356:	bf00      	nop
 8009358:	37b0      	adds	r7, #176	@ 0xb0
 800935a:	46bd      	mov	sp, r7
 800935c:	bd80      	pop	{r7, pc}
 800935e:	bf00      	nop
 8009360:	effffffe 	.word	0xeffffffe
 8009364:	58000c00 	.word	0x58000c00
 8009368:	08008c99 	.word	0x08008c99

0800936c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b0ae      	sub	sp, #184	@ 0xb8
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800937a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	69db      	ldr	r3, [r3, #28]
 8009384:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	689b      	ldr	r3, [r3, #8]
 8009398:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80093a2:	2b22      	cmp	r3, #34	@ 0x22
 80093a4:	f040 8185 	bne.w	80096b2 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80093ae:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80093b2:	e128      	b.n	8009606 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093ba:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80093c6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80093ca:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80093ce:	4013      	ands	r3, r2
 80093d0:	b29a      	uxth	r2, r3
 80093d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80093d6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093dc:	1c9a      	adds	r2, r3, #2
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80093e8:	b29b      	uxth	r3, r3
 80093ea:	3b01      	subs	r3, #1
 80093ec:	b29a      	uxth	r2, r3
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	69db      	ldr	r3, [r3, #28]
 80093fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80093fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009402:	f003 0307 	and.w	r3, r3, #7
 8009406:	2b00      	cmp	r3, #0
 8009408:	d053      	beq.n	80094b2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800940a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800940e:	f003 0301 	and.w	r3, r3, #1
 8009412:	2b00      	cmp	r3, #0
 8009414:	d011      	beq.n	800943a <UART_RxISR_16BIT_FIFOEN+0xce>
 8009416:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800941a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800941e:	2b00      	cmp	r3, #0
 8009420:	d00b      	beq.n	800943a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	2201      	movs	r2, #1
 8009428:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009430:	f043 0201 	orr.w	r2, r3, #1
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800943a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800943e:	f003 0302 	and.w	r3, r3, #2
 8009442:	2b00      	cmp	r3, #0
 8009444:	d011      	beq.n	800946a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009446:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800944a:	f003 0301 	and.w	r3, r3, #1
 800944e:	2b00      	cmp	r3, #0
 8009450:	d00b      	beq.n	800946a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	2202      	movs	r2, #2
 8009458:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009460:	f043 0204 	orr.w	r2, r3, #4
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800946a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800946e:	f003 0304 	and.w	r3, r3, #4
 8009472:	2b00      	cmp	r3, #0
 8009474:	d011      	beq.n	800949a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009476:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800947a:	f003 0301 	and.w	r3, r3, #1
 800947e:	2b00      	cmp	r3, #0
 8009480:	d00b      	beq.n	800949a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	2204      	movs	r2, #4
 8009488:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009490:	f043 0202 	orr.w	r2, r3, #2
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d006      	beq.n	80094b2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80094a4:	6878      	ldr	r0, [r7, #4]
 80094a6:	f7fe f9f5 	bl	8007894 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	2200      	movs	r2, #0
 80094ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80094b8:	b29b      	uxth	r3, r3
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	f040 80a3 	bne.w	8009606 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80094c8:	e853 3f00 	ldrex	r3, [r3]
 80094cc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80094ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80094d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80094d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	461a      	mov	r2, r3
 80094de:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80094e2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80094e6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094e8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80094ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80094ee:	e841 2300 	strex	r3, r2, [r1]
 80094f2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80094f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d1e2      	bne.n	80094c0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	3308      	adds	r3, #8
 8009500:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009502:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009504:	e853 3f00 	ldrex	r3, [r3]
 8009508:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800950a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800950c:	4b6f      	ldr	r3, [pc, #444]	@ (80096cc <UART_RxISR_16BIT_FIFOEN+0x360>)
 800950e:	4013      	ands	r3, r2
 8009510:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	3308      	adds	r3, #8
 800951a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800951e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009520:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009522:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009524:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009526:	e841 2300 	strex	r3, r2, [r1]
 800952a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800952c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800952e:	2b00      	cmp	r3, #0
 8009530:	d1e3      	bne.n	80094fa <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2220      	movs	r2, #32
 8009536:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2200      	movs	r2, #0
 800953e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2200      	movs	r2, #0
 8009544:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a61      	ldr	r2, [pc, #388]	@ (80096d0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d021      	beq.n	8009594 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	685b      	ldr	r3, [r3, #4]
 8009556:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800955a:	2b00      	cmp	r3, #0
 800955c:	d01a      	beq.n	8009594 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009564:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009566:	e853 3f00 	ldrex	r3, [r3]
 800956a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800956c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800956e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009572:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	461a      	mov	r2, r3
 800957c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009580:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009582:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009584:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009586:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009588:	e841 2300 	strex	r3, r2, [r1]
 800958c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800958e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009590:	2b00      	cmp	r3, #0
 8009592:	d1e4      	bne.n	800955e <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009598:	2b01      	cmp	r3, #1
 800959a:	d130      	bne.n	80095fe <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2200      	movs	r2, #0
 80095a0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095aa:	e853 3f00 	ldrex	r3, [r3]
 80095ae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80095b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095b2:	f023 0310 	bic.w	r3, r3, #16
 80095b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	461a      	mov	r2, r3
 80095c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80095c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80095c6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80095ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80095cc:	e841 2300 	strex	r3, r2, [r1]
 80095d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80095d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d1e4      	bne.n	80095a2 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	69db      	ldr	r3, [r3, #28]
 80095de:	f003 0310 	and.w	r3, r3, #16
 80095e2:	2b10      	cmp	r3, #16
 80095e4:	d103      	bne.n	80095ee <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	2210      	movs	r2, #16
 80095ec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80095f4:	4619      	mov	r1, r3
 80095f6:	6878      	ldr	r0, [r7, #4]
 80095f8:	f7fe f956 	bl	80078a8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80095fc:	e00e      	b.n	800961c <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 80095fe:	6878      	ldr	r0, [r7, #4]
 8009600:	f7f7 fdc6 	bl	8001190 <HAL_UART_RxCpltCallback>
        break;
 8009604:	e00a      	b.n	800961c <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009606:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800960a:	2b00      	cmp	r3, #0
 800960c:	d006      	beq.n	800961c <UART_RxISR_16BIT_FIFOEN+0x2b0>
 800960e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009612:	f003 0320 	and.w	r3, r3, #32
 8009616:	2b00      	cmp	r3, #0
 8009618:	f47f aecc 	bne.w	80093b4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009622:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009626:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800962a:	2b00      	cmp	r3, #0
 800962c:	d049      	beq.n	80096c2 <UART_RxISR_16BIT_FIFOEN+0x356>
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009634:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009638:	429a      	cmp	r2, r3
 800963a:	d242      	bcs.n	80096c2 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	3308      	adds	r3, #8
 8009642:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009646:	e853 3f00 	ldrex	r3, [r3]
 800964a:	623b      	str	r3, [r7, #32]
   return(result);
 800964c:	6a3b      	ldr	r3, [r7, #32]
 800964e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009652:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	3308      	adds	r3, #8
 800965c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009660:	633a      	str	r2, [r7, #48]	@ 0x30
 8009662:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009664:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009666:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009668:	e841 2300 	strex	r3, r2, [r1]
 800966c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800966e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009670:	2b00      	cmp	r3, #0
 8009672:	d1e3      	bne.n	800963c <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	4a17      	ldr	r2, [pc, #92]	@ (80096d4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8009678:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009680:	693b      	ldr	r3, [r7, #16]
 8009682:	e853 3f00 	ldrex	r3, [r3]
 8009686:	60fb      	str	r3, [r7, #12]
   return(result);
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	f043 0320 	orr.w	r3, r3, #32
 800968e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	461a      	mov	r2, r3
 8009698:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800969c:	61fb      	str	r3, [r7, #28]
 800969e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096a0:	69b9      	ldr	r1, [r7, #24]
 80096a2:	69fa      	ldr	r2, [r7, #28]
 80096a4:	e841 2300 	strex	r3, r2, [r1]
 80096a8:	617b      	str	r3, [r7, #20]
   return(result);
 80096aa:	697b      	ldr	r3, [r7, #20]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d1e4      	bne.n	800967a <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80096b0:	e007      	b.n	80096c2 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	699a      	ldr	r2, [r3, #24]
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	f042 0208 	orr.w	r2, r2, #8
 80096c0:	619a      	str	r2, [r3, #24]
}
 80096c2:	bf00      	nop
 80096c4:	37b8      	adds	r7, #184	@ 0xb8
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}
 80096ca:	bf00      	nop
 80096cc:	effffffe 	.word	0xeffffffe
 80096d0:	58000c00 	.word	0x58000c00
 80096d4:	08008e51 	.word	0x08008e51

080096d8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80096d8:	b480      	push	{r7}
 80096da:	b083      	sub	sp, #12
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80096e0:	bf00      	nop
 80096e2:	370c      	adds	r7, #12
 80096e4:	46bd      	mov	sp, r7
 80096e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ea:	4770      	bx	lr

080096ec <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80096ec:	b480      	push	{r7}
 80096ee:	b083      	sub	sp, #12
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80096f4:	bf00      	nop
 80096f6:	370c      	adds	r7, #12
 80096f8:	46bd      	mov	sp, r7
 80096fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fe:	4770      	bx	lr

08009700 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009700:	b480      	push	{r7}
 8009702:	b083      	sub	sp, #12
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009708:	bf00      	nop
 800970a:	370c      	adds	r7, #12
 800970c:	46bd      	mov	sp, r7
 800970e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009712:	4770      	bx	lr

08009714 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009714:	b480      	push	{r7}
 8009716:	b085      	sub	sp, #20
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009722:	2b01      	cmp	r3, #1
 8009724:	d101      	bne.n	800972a <HAL_UARTEx_DisableFifoMode+0x16>
 8009726:	2302      	movs	r3, #2
 8009728:	e027      	b.n	800977a <HAL_UARTEx_DisableFifoMode+0x66>
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	2201      	movs	r2, #1
 800972e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2224      	movs	r2, #36	@ 0x24
 8009736:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	681a      	ldr	r2, [r3, #0]
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	f022 0201 	bic.w	r2, r2, #1
 8009750:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009758:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2200      	movs	r2, #0
 800975e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	68fa      	ldr	r2, [r7, #12]
 8009766:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2220      	movs	r2, #32
 800976c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2200      	movs	r2, #0
 8009774:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009778:	2300      	movs	r3, #0
}
 800977a:	4618      	mov	r0, r3
 800977c:	3714      	adds	r7, #20
 800977e:	46bd      	mov	sp, r7
 8009780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009784:	4770      	bx	lr

08009786 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009786:	b580      	push	{r7, lr}
 8009788:	b084      	sub	sp, #16
 800978a:	af00      	add	r7, sp, #0
 800978c:	6078      	str	r0, [r7, #4]
 800978e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009796:	2b01      	cmp	r3, #1
 8009798:	d101      	bne.n	800979e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800979a:	2302      	movs	r3, #2
 800979c:	e02d      	b.n	80097fa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2201      	movs	r2, #1
 80097a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2224      	movs	r2, #36	@ 0x24
 80097aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	681a      	ldr	r2, [r3, #0]
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f022 0201 	bic.w	r2, r2, #1
 80097c4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	689b      	ldr	r3, [r3, #8]
 80097cc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	683a      	ldr	r2, [r7, #0]
 80097d6:	430a      	orrs	r2, r1
 80097d8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f000 f850 	bl	8009880 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	68fa      	ldr	r2, [r7, #12]
 80097e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2220      	movs	r2, #32
 80097ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2200      	movs	r2, #0
 80097f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80097f8:	2300      	movs	r3, #0
}
 80097fa:	4618      	mov	r0, r3
 80097fc:	3710      	adds	r7, #16
 80097fe:	46bd      	mov	sp, r7
 8009800:	bd80      	pop	{r7, pc}

08009802 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009802:	b580      	push	{r7, lr}
 8009804:	b084      	sub	sp, #16
 8009806:	af00      	add	r7, sp, #0
 8009808:	6078      	str	r0, [r7, #4]
 800980a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009812:	2b01      	cmp	r3, #1
 8009814:	d101      	bne.n	800981a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009816:	2302      	movs	r3, #2
 8009818:	e02d      	b.n	8009876 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	2201      	movs	r2, #1
 800981e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2224      	movs	r2, #36	@ 0x24
 8009826:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	681a      	ldr	r2, [r3, #0]
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	f022 0201 	bic.w	r2, r2, #1
 8009840:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	689b      	ldr	r3, [r3, #8]
 8009848:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	683a      	ldr	r2, [r7, #0]
 8009852:	430a      	orrs	r2, r1
 8009854:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009856:	6878      	ldr	r0, [r7, #4]
 8009858:	f000 f812 	bl	8009880 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	68fa      	ldr	r2, [r7, #12]
 8009862:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2220      	movs	r2, #32
 8009868:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2200      	movs	r2, #0
 8009870:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009874:	2300      	movs	r3, #0
}
 8009876:	4618      	mov	r0, r3
 8009878:	3710      	adds	r7, #16
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}
	...

08009880 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009880:	b480      	push	{r7}
 8009882:	b085      	sub	sp, #20
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800988c:	2b00      	cmp	r3, #0
 800988e:	d108      	bne.n	80098a2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2201      	movs	r2, #1
 8009894:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2201      	movs	r2, #1
 800989c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80098a0:	e031      	b.n	8009906 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80098a2:	2310      	movs	r3, #16
 80098a4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80098a6:	2310      	movs	r3, #16
 80098a8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	689b      	ldr	r3, [r3, #8]
 80098b0:	0e5b      	lsrs	r3, r3, #25
 80098b2:	b2db      	uxtb	r3, r3
 80098b4:	f003 0307 	and.w	r3, r3, #7
 80098b8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	689b      	ldr	r3, [r3, #8]
 80098c0:	0f5b      	lsrs	r3, r3, #29
 80098c2:	b2db      	uxtb	r3, r3
 80098c4:	f003 0307 	and.w	r3, r3, #7
 80098c8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80098ca:	7bbb      	ldrb	r3, [r7, #14]
 80098cc:	7b3a      	ldrb	r2, [r7, #12]
 80098ce:	4911      	ldr	r1, [pc, #68]	@ (8009914 <UARTEx_SetNbDataToProcess+0x94>)
 80098d0:	5c8a      	ldrb	r2, [r1, r2]
 80098d2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80098d6:	7b3a      	ldrb	r2, [r7, #12]
 80098d8:	490f      	ldr	r1, [pc, #60]	@ (8009918 <UARTEx_SetNbDataToProcess+0x98>)
 80098da:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80098dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80098e0:	b29a      	uxth	r2, r3
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80098e8:	7bfb      	ldrb	r3, [r7, #15]
 80098ea:	7b7a      	ldrb	r2, [r7, #13]
 80098ec:	4909      	ldr	r1, [pc, #36]	@ (8009914 <UARTEx_SetNbDataToProcess+0x94>)
 80098ee:	5c8a      	ldrb	r2, [r1, r2]
 80098f0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80098f4:	7b7a      	ldrb	r2, [r7, #13]
 80098f6:	4908      	ldr	r1, [pc, #32]	@ (8009918 <UARTEx_SetNbDataToProcess+0x98>)
 80098f8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80098fa:	fb93 f3f2 	sdiv	r3, r3, r2
 80098fe:	b29a      	uxth	r2, r3
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009906:	bf00      	nop
 8009908:	3714      	adds	r7, #20
 800990a:	46bd      	mov	sp, r7
 800990c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009910:	4770      	bx	lr
 8009912:	bf00      	nop
 8009914:	0800c3c0 	.word	0x0800c3c0
 8009918:	0800c3c8 	.word	0x0800c3c8

0800991c <__cvt>:
 800991c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800991e:	ed2d 8b02 	vpush	{d8}
 8009922:	eeb0 8b40 	vmov.f64	d8, d0
 8009926:	b085      	sub	sp, #20
 8009928:	4617      	mov	r7, r2
 800992a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800992c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800992e:	ee18 2a90 	vmov	r2, s17
 8009932:	f025 0520 	bic.w	r5, r5, #32
 8009936:	2a00      	cmp	r2, #0
 8009938:	bfb6      	itet	lt
 800993a:	222d      	movlt	r2, #45	@ 0x2d
 800993c:	2200      	movge	r2, #0
 800993e:	eeb1 8b40 	vneglt.f64	d8, d0
 8009942:	2d46      	cmp	r5, #70	@ 0x46
 8009944:	460c      	mov	r4, r1
 8009946:	701a      	strb	r2, [r3, #0]
 8009948:	d004      	beq.n	8009954 <__cvt+0x38>
 800994a:	2d45      	cmp	r5, #69	@ 0x45
 800994c:	d100      	bne.n	8009950 <__cvt+0x34>
 800994e:	3401      	adds	r4, #1
 8009950:	2102      	movs	r1, #2
 8009952:	e000      	b.n	8009956 <__cvt+0x3a>
 8009954:	2103      	movs	r1, #3
 8009956:	ab03      	add	r3, sp, #12
 8009958:	9301      	str	r3, [sp, #4]
 800995a:	ab02      	add	r3, sp, #8
 800995c:	9300      	str	r3, [sp, #0]
 800995e:	4622      	mov	r2, r4
 8009960:	4633      	mov	r3, r6
 8009962:	eeb0 0b48 	vmov.f64	d0, d8
 8009966:	f000 ff2f 	bl	800a7c8 <_dtoa_r>
 800996a:	2d47      	cmp	r5, #71	@ 0x47
 800996c:	d114      	bne.n	8009998 <__cvt+0x7c>
 800996e:	07fb      	lsls	r3, r7, #31
 8009970:	d50a      	bpl.n	8009988 <__cvt+0x6c>
 8009972:	1902      	adds	r2, r0, r4
 8009974:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800997c:	bf08      	it	eq
 800997e:	9203      	streq	r2, [sp, #12]
 8009980:	2130      	movs	r1, #48	@ 0x30
 8009982:	9b03      	ldr	r3, [sp, #12]
 8009984:	4293      	cmp	r3, r2
 8009986:	d319      	bcc.n	80099bc <__cvt+0xa0>
 8009988:	9b03      	ldr	r3, [sp, #12]
 800998a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800998c:	1a1b      	subs	r3, r3, r0
 800998e:	6013      	str	r3, [r2, #0]
 8009990:	b005      	add	sp, #20
 8009992:	ecbd 8b02 	vpop	{d8}
 8009996:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009998:	2d46      	cmp	r5, #70	@ 0x46
 800999a:	eb00 0204 	add.w	r2, r0, r4
 800999e:	d1e9      	bne.n	8009974 <__cvt+0x58>
 80099a0:	7803      	ldrb	r3, [r0, #0]
 80099a2:	2b30      	cmp	r3, #48	@ 0x30
 80099a4:	d107      	bne.n	80099b6 <__cvt+0x9a>
 80099a6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80099aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099ae:	bf1c      	itt	ne
 80099b0:	f1c4 0401 	rsbne	r4, r4, #1
 80099b4:	6034      	strne	r4, [r6, #0]
 80099b6:	6833      	ldr	r3, [r6, #0]
 80099b8:	441a      	add	r2, r3
 80099ba:	e7db      	b.n	8009974 <__cvt+0x58>
 80099bc:	1c5c      	adds	r4, r3, #1
 80099be:	9403      	str	r4, [sp, #12]
 80099c0:	7019      	strb	r1, [r3, #0]
 80099c2:	e7de      	b.n	8009982 <__cvt+0x66>

080099c4 <__exponent>:
 80099c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80099c6:	2900      	cmp	r1, #0
 80099c8:	bfba      	itte	lt
 80099ca:	4249      	neglt	r1, r1
 80099cc:	232d      	movlt	r3, #45	@ 0x2d
 80099ce:	232b      	movge	r3, #43	@ 0x2b
 80099d0:	2909      	cmp	r1, #9
 80099d2:	7002      	strb	r2, [r0, #0]
 80099d4:	7043      	strb	r3, [r0, #1]
 80099d6:	dd29      	ble.n	8009a2c <__exponent+0x68>
 80099d8:	f10d 0307 	add.w	r3, sp, #7
 80099dc:	461d      	mov	r5, r3
 80099de:	270a      	movs	r7, #10
 80099e0:	461a      	mov	r2, r3
 80099e2:	fbb1 f6f7 	udiv	r6, r1, r7
 80099e6:	fb07 1416 	mls	r4, r7, r6, r1
 80099ea:	3430      	adds	r4, #48	@ 0x30
 80099ec:	f802 4c01 	strb.w	r4, [r2, #-1]
 80099f0:	460c      	mov	r4, r1
 80099f2:	2c63      	cmp	r4, #99	@ 0x63
 80099f4:	f103 33ff 	add.w	r3, r3, #4294967295
 80099f8:	4631      	mov	r1, r6
 80099fa:	dcf1      	bgt.n	80099e0 <__exponent+0x1c>
 80099fc:	3130      	adds	r1, #48	@ 0x30
 80099fe:	1e94      	subs	r4, r2, #2
 8009a00:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009a04:	1c41      	adds	r1, r0, #1
 8009a06:	4623      	mov	r3, r4
 8009a08:	42ab      	cmp	r3, r5
 8009a0a:	d30a      	bcc.n	8009a22 <__exponent+0x5e>
 8009a0c:	f10d 0309 	add.w	r3, sp, #9
 8009a10:	1a9b      	subs	r3, r3, r2
 8009a12:	42ac      	cmp	r4, r5
 8009a14:	bf88      	it	hi
 8009a16:	2300      	movhi	r3, #0
 8009a18:	3302      	adds	r3, #2
 8009a1a:	4403      	add	r3, r0
 8009a1c:	1a18      	subs	r0, r3, r0
 8009a1e:	b003      	add	sp, #12
 8009a20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a22:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009a26:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009a2a:	e7ed      	b.n	8009a08 <__exponent+0x44>
 8009a2c:	2330      	movs	r3, #48	@ 0x30
 8009a2e:	3130      	adds	r1, #48	@ 0x30
 8009a30:	7083      	strb	r3, [r0, #2]
 8009a32:	70c1      	strb	r1, [r0, #3]
 8009a34:	1d03      	adds	r3, r0, #4
 8009a36:	e7f1      	b.n	8009a1c <__exponent+0x58>

08009a38 <_printf_float>:
 8009a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a3c:	b08d      	sub	sp, #52	@ 0x34
 8009a3e:	460c      	mov	r4, r1
 8009a40:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009a44:	4616      	mov	r6, r2
 8009a46:	461f      	mov	r7, r3
 8009a48:	4605      	mov	r5, r0
 8009a4a:	f000 fdad 	bl	800a5a8 <_localeconv_r>
 8009a4e:	f8d0 b000 	ldr.w	fp, [r0]
 8009a52:	4658      	mov	r0, fp
 8009a54:	f7f6 fc9c 	bl	8000390 <strlen>
 8009a58:	2300      	movs	r3, #0
 8009a5a:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a5c:	f8d8 3000 	ldr.w	r3, [r8]
 8009a60:	f894 9018 	ldrb.w	r9, [r4, #24]
 8009a64:	6822      	ldr	r2, [r4, #0]
 8009a66:	9005      	str	r0, [sp, #20]
 8009a68:	3307      	adds	r3, #7
 8009a6a:	f023 0307 	bic.w	r3, r3, #7
 8009a6e:	f103 0108 	add.w	r1, r3, #8
 8009a72:	f8c8 1000 	str.w	r1, [r8]
 8009a76:	ed93 0b00 	vldr	d0, [r3]
 8009a7a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8009cd8 <_printf_float+0x2a0>
 8009a7e:	eeb0 7bc0 	vabs.f64	d7, d0
 8009a82:	eeb4 7b46 	vcmp.f64	d7, d6
 8009a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a8a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8009a8e:	dd24      	ble.n	8009ada <_printf_float+0xa2>
 8009a90:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8009a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a98:	d502      	bpl.n	8009aa0 <_printf_float+0x68>
 8009a9a:	232d      	movs	r3, #45	@ 0x2d
 8009a9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009aa0:	498f      	ldr	r1, [pc, #572]	@ (8009ce0 <_printf_float+0x2a8>)
 8009aa2:	4b90      	ldr	r3, [pc, #576]	@ (8009ce4 <_printf_float+0x2ac>)
 8009aa4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8009aa8:	bf8c      	ite	hi
 8009aaa:	4688      	movhi	r8, r1
 8009aac:	4698      	movls	r8, r3
 8009aae:	f022 0204 	bic.w	r2, r2, #4
 8009ab2:	2303      	movs	r3, #3
 8009ab4:	6123      	str	r3, [r4, #16]
 8009ab6:	6022      	str	r2, [r4, #0]
 8009ab8:	f04f 0a00 	mov.w	sl, #0
 8009abc:	9700      	str	r7, [sp, #0]
 8009abe:	4633      	mov	r3, r6
 8009ac0:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009ac2:	4621      	mov	r1, r4
 8009ac4:	4628      	mov	r0, r5
 8009ac6:	f000 f9d1 	bl	8009e6c <_printf_common>
 8009aca:	3001      	adds	r0, #1
 8009acc:	f040 8089 	bne.w	8009be2 <_printf_float+0x1aa>
 8009ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ad4:	b00d      	add	sp, #52	@ 0x34
 8009ad6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ada:	eeb4 0b40 	vcmp.f64	d0, d0
 8009ade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ae2:	d709      	bvc.n	8009af8 <_printf_float+0xc0>
 8009ae4:	ee10 3a90 	vmov	r3, s1
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	bfbc      	itt	lt
 8009aec:	232d      	movlt	r3, #45	@ 0x2d
 8009aee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009af2:	497d      	ldr	r1, [pc, #500]	@ (8009ce8 <_printf_float+0x2b0>)
 8009af4:	4b7d      	ldr	r3, [pc, #500]	@ (8009cec <_printf_float+0x2b4>)
 8009af6:	e7d5      	b.n	8009aa4 <_printf_float+0x6c>
 8009af8:	6863      	ldr	r3, [r4, #4]
 8009afa:	1c59      	adds	r1, r3, #1
 8009afc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8009b00:	d139      	bne.n	8009b76 <_printf_float+0x13e>
 8009b02:	2306      	movs	r3, #6
 8009b04:	6063      	str	r3, [r4, #4]
 8009b06:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	6022      	str	r2, [r4, #0]
 8009b0e:	9303      	str	r3, [sp, #12]
 8009b10:	ab0a      	add	r3, sp, #40	@ 0x28
 8009b12:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8009b16:	ab09      	add	r3, sp, #36	@ 0x24
 8009b18:	9300      	str	r3, [sp, #0]
 8009b1a:	6861      	ldr	r1, [r4, #4]
 8009b1c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009b20:	4628      	mov	r0, r5
 8009b22:	f7ff fefb 	bl	800991c <__cvt>
 8009b26:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009b2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b2c:	4680      	mov	r8, r0
 8009b2e:	d129      	bne.n	8009b84 <_printf_float+0x14c>
 8009b30:	1cc8      	adds	r0, r1, #3
 8009b32:	db02      	blt.n	8009b3a <_printf_float+0x102>
 8009b34:	6863      	ldr	r3, [r4, #4]
 8009b36:	4299      	cmp	r1, r3
 8009b38:	dd41      	ble.n	8009bbe <_printf_float+0x186>
 8009b3a:	f1a9 0902 	sub.w	r9, r9, #2
 8009b3e:	fa5f f989 	uxtb.w	r9, r9
 8009b42:	3901      	subs	r1, #1
 8009b44:	464a      	mov	r2, r9
 8009b46:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009b4a:	9109      	str	r1, [sp, #36]	@ 0x24
 8009b4c:	f7ff ff3a 	bl	80099c4 <__exponent>
 8009b50:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009b52:	1813      	adds	r3, r2, r0
 8009b54:	2a01      	cmp	r2, #1
 8009b56:	4682      	mov	sl, r0
 8009b58:	6123      	str	r3, [r4, #16]
 8009b5a:	dc02      	bgt.n	8009b62 <_printf_float+0x12a>
 8009b5c:	6822      	ldr	r2, [r4, #0]
 8009b5e:	07d2      	lsls	r2, r2, #31
 8009b60:	d501      	bpl.n	8009b66 <_printf_float+0x12e>
 8009b62:	3301      	adds	r3, #1
 8009b64:	6123      	str	r3, [r4, #16]
 8009b66:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d0a6      	beq.n	8009abc <_printf_float+0x84>
 8009b6e:	232d      	movs	r3, #45	@ 0x2d
 8009b70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b74:	e7a2      	b.n	8009abc <_printf_float+0x84>
 8009b76:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009b7a:	d1c4      	bne.n	8009b06 <_printf_float+0xce>
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d1c2      	bne.n	8009b06 <_printf_float+0xce>
 8009b80:	2301      	movs	r3, #1
 8009b82:	e7bf      	b.n	8009b04 <_printf_float+0xcc>
 8009b84:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8009b88:	d9db      	bls.n	8009b42 <_printf_float+0x10a>
 8009b8a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8009b8e:	d118      	bne.n	8009bc2 <_printf_float+0x18a>
 8009b90:	2900      	cmp	r1, #0
 8009b92:	6863      	ldr	r3, [r4, #4]
 8009b94:	dd0b      	ble.n	8009bae <_printf_float+0x176>
 8009b96:	6121      	str	r1, [r4, #16]
 8009b98:	b913      	cbnz	r3, 8009ba0 <_printf_float+0x168>
 8009b9a:	6822      	ldr	r2, [r4, #0]
 8009b9c:	07d0      	lsls	r0, r2, #31
 8009b9e:	d502      	bpl.n	8009ba6 <_printf_float+0x16e>
 8009ba0:	3301      	adds	r3, #1
 8009ba2:	440b      	add	r3, r1
 8009ba4:	6123      	str	r3, [r4, #16]
 8009ba6:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009ba8:	f04f 0a00 	mov.w	sl, #0
 8009bac:	e7db      	b.n	8009b66 <_printf_float+0x12e>
 8009bae:	b913      	cbnz	r3, 8009bb6 <_printf_float+0x17e>
 8009bb0:	6822      	ldr	r2, [r4, #0]
 8009bb2:	07d2      	lsls	r2, r2, #31
 8009bb4:	d501      	bpl.n	8009bba <_printf_float+0x182>
 8009bb6:	3302      	adds	r3, #2
 8009bb8:	e7f4      	b.n	8009ba4 <_printf_float+0x16c>
 8009bba:	2301      	movs	r3, #1
 8009bbc:	e7f2      	b.n	8009ba4 <_printf_float+0x16c>
 8009bbe:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8009bc2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009bc4:	4299      	cmp	r1, r3
 8009bc6:	db05      	blt.n	8009bd4 <_printf_float+0x19c>
 8009bc8:	6823      	ldr	r3, [r4, #0]
 8009bca:	6121      	str	r1, [r4, #16]
 8009bcc:	07d8      	lsls	r0, r3, #31
 8009bce:	d5ea      	bpl.n	8009ba6 <_printf_float+0x16e>
 8009bd0:	1c4b      	adds	r3, r1, #1
 8009bd2:	e7e7      	b.n	8009ba4 <_printf_float+0x16c>
 8009bd4:	2900      	cmp	r1, #0
 8009bd6:	bfd4      	ite	le
 8009bd8:	f1c1 0202 	rsble	r2, r1, #2
 8009bdc:	2201      	movgt	r2, #1
 8009bde:	4413      	add	r3, r2
 8009be0:	e7e0      	b.n	8009ba4 <_printf_float+0x16c>
 8009be2:	6823      	ldr	r3, [r4, #0]
 8009be4:	055a      	lsls	r2, r3, #21
 8009be6:	d407      	bmi.n	8009bf8 <_printf_float+0x1c0>
 8009be8:	6923      	ldr	r3, [r4, #16]
 8009bea:	4642      	mov	r2, r8
 8009bec:	4631      	mov	r1, r6
 8009bee:	4628      	mov	r0, r5
 8009bf0:	47b8      	blx	r7
 8009bf2:	3001      	adds	r0, #1
 8009bf4:	d12a      	bne.n	8009c4c <_printf_float+0x214>
 8009bf6:	e76b      	b.n	8009ad0 <_printf_float+0x98>
 8009bf8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8009bfc:	f240 80e0 	bls.w	8009dc0 <_printf_float+0x388>
 8009c00:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8009c04:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c0c:	d133      	bne.n	8009c76 <_printf_float+0x23e>
 8009c0e:	4a38      	ldr	r2, [pc, #224]	@ (8009cf0 <_printf_float+0x2b8>)
 8009c10:	2301      	movs	r3, #1
 8009c12:	4631      	mov	r1, r6
 8009c14:	4628      	mov	r0, r5
 8009c16:	47b8      	blx	r7
 8009c18:	3001      	adds	r0, #1
 8009c1a:	f43f af59 	beq.w	8009ad0 <_printf_float+0x98>
 8009c1e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009c22:	4543      	cmp	r3, r8
 8009c24:	db02      	blt.n	8009c2c <_printf_float+0x1f4>
 8009c26:	6823      	ldr	r3, [r4, #0]
 8009c28:	07d8      	lsls	r0, r3, #31
 8009c2a:	d50f      	bpl.n	8009c4c <_printf_float+0x214>
 8009c2c:	9b05      	ldr	r3, [sp, #20]
 8009c2e:	465a      	mov	r2, fp
 8009c30:	4631      	mov	r1, r6
 8009c32:	4628      	mov	r0, r5
 8009c34:	47b8      	blx	r7
 8009c36:	3001      	adds	r0, #1
 8009c38:	f43f af4a 	beq.w	8009ad0 <_printf_float+0x98>
 8009c3c:	f04f 0900 	mov.w	r9, #0
 8009c40:	f108 38ff 	add.w	r8, r8, #4294967295
 8009c44:	f104 0a1a 	add.w	sl, r4, #26
 8009c48:	45c8      	cmp	r8, r9
 8009c4a:	dc09      	bgt.n	8009c60 <_printf_float+0x228>
 8009c4c:	6823      	ldr	r3, [r4, #0]
 8009c4e:	079b      	lsls	r3, r3, #30
 8009c50:	f100 8107 	bmi.w	8009e62 <_printf_float+0x42a>
 8009c54:	68e0      	ldr	r0, [r4, #12]
 8009c56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c58:	4298      	cmp	r0, r3
 8009c5a:	bfb8      	it	lt
 8009c5c:	4618      	movlt	r0, r3
 8009c5e:	e739      	b.n	8009ad4 <_printf_float+0x9c>
 8009c60:	2301      	movs	r3, #1
 8009c62:	4652      	mov	r2, sl
 8009c64:	4631      	mov	r1, r6
 8009c66:	4628      	mov	r0, r5
 8009c68:	47b8      	blx	r7
 8009c6a:	3001      	adds	r0, #1
 8009c6c:	f43f af30 	beq.w	8009ad0 <_printf_float+0x98>
 8009c70:	f109 0901 	add.w	r9, r9, #1
 8009c74:	e7e8      	b.n	8009c48 <_printf_float+0x210>
 8009c76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	dc3b      	bgt.n	8009cf4 <_printf_float+0x2bc>
 8009c7c:	4a1c      	ldr	r2, [pc, #112]	@ (8009cf0 <_printf_float+0x2b8>)
 8009c7e:	2301      	movs	r3, #1
 8009c80:	4631      	mov	r1, r6
 8009c82:	4628      	mov	r0, r5
 8009c84:	47b8      	blx	r7
 8009c86:	3001      	adds	r0, #1
 8009c88:	f43f af22 	beq.w	8009ad0 <_printf_float+0x98>
 8009c8c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009c90:	ea59 0303 	orrs.w	r3, r9, r3
 8009c94:	d102      	bne.n	8009c9c <_printf_float+0x264>
 8009c96:	6823      	ldr	r3, [r4, #0]
 8009c98:	07d9      	lsls	r1, r3, #31
 8009c9a:	d5d7      	bpl.n	8009c4c <_printf_float+0x214>
 8009c9c:	9b05      	ldr	r3, [sp, #20]
 8009c9e:	465a      	mov	r2, fp
 8009ca0:	4631      	mov	r1, r6
 8009ca2:	4628      	mov	r0, r5
 8009ca4:	47b8      	blx	r7
 8009ca6:	3001      	adds	r0, #1
 8009ca8:	f43f af12 	beq.w	8009ad0 <_printf_float+0x98>
 8009cac:	f04f 0a00 	mov.w	sl, #0
 8009cb0:	f104 0b1a 	add.w	fp, r4, #26
 8009cb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cb6:	425b      	negs	r3, r3
 8009cb8:	4553      	cmp	r3, sl
 8009cba:	dc01      	bgt.n	8009cc0 <_printf_float+0x288>
 8009cbc:	464b      	mov	r3, r9
 8009cbe:	e794      	b.n	8009bea <_printf_float+0x1b2>
 8009cc0:	2301      	movs	r3, #1
 8009cc2:	465a      	mov	r2, fp
 8009cc4:	4631      	mov	r1, r6
 8009cc6:	4628      	mov	r0, r5
 8009cc8:	47b8      	blx	r7
 8009cca:	3001      	adds	r0, #1
 8009ccc:	f43f af00 	beq.w	8009ad0 <_printf_float+0x98>
 8009cd0:	f10a 0a01 	add.w	sl, sl, #1
 8009cd4:	e7ee      	b.n	8009cb4 <_printf_float+0x27c>
 8009cd6:	bf00      	nop
 8009cd8:	ffffffff 	.word	0xffffffff
 8009cdc:	7fefffff 	.word	0x7fefffff
 8009ce0:	0800c3d4 	.word	0x0800c3d4
 8009ce4:	0800c3d0 	.word	0x0800c3d0
 8009ce8:	0800c3dc 	.word	0x0800c3dc
 8009cec:	0800c3d8 	.word	0x0800c3d8
 8009cf0:	0800c3e0 	.word	0x0800c3e0
 8009cf4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009cf6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009cfa:	4553      	cmp	r3, sl
 8009cfc:	bfa8      	it	ge
 8009cfe:	4653      	movge	r3, sl
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	4699      	mov	r9, r3
 8009d04:	dc37      	bgt.n	8009d76 <_printf_float+0x33e>
 8009d06:	2300      	movs	r3, #0
 8009d08:	9307      	str	r3, [sp, #28]
 8009d0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d0e:	f104 021a 	add.w	r2, r4, #26
 8009d12:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009d14:	9907      	ldr	r1, [sp, #28]
 8009d16:	9306      	str	r3, [sp, #24]
 8009d18:	eba3 0309 	sub.w	r3, r3, r9
 8009d1c:	428b      	cmp	r3, r1
 8009d1e:	dc31      	bgt.n	8009d84 <_printf_float+0x34c>
 8009d20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d22:	459a      	cmp	sl, r3
 8009d24:	dc3b      	bgt.n	8009d9e <_printf_float+0x366>
 8009d26:	6823      	ldr	r3, [r4, #0]
 8009d28:	07da      	lsls	r2, r3, #31
 8009d2a:	d438      	bmi.n	8009d9e <_printf_float+0x366>
 8009d2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d2e:	ebaa 0903 	sub.w	r9, sl, r3
 8009d32:	9b06      	ldr	r3, [sp, #24]
 8009d34:	ebaa 0303 	sub.w	r3, sl, r3
 8009d38:	4599      	cmp	r9, r3
 8009d3a:	bfa8      	it	ge
 8009d3c:	4699      	movge	r9, r3
 8009d3e:	f1b9 0f00 	cmp.w	r9, #0
 8009d42:	dc34      	bgt.n	8009dae <_printf_float+0x376>
 8009d44:	f04f 0800 	mov.w	r8, #0
 8009d48:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d4c:	f104 0b1a 	add.w	fp, r4, #26
 8009d50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d52:	ebaa 0303 	sub.w	r3, sl, r3
 8009d56:	eba3 0309 	sub.w	r3, r3, r9
 8009d5a:	4543      	cmp	r3, r8
 8009d5c:	f77f af76 	ble.w	8009c4c <_printf_float+0x214>
 8009d60:	2301      	movs	r3, #1
 8009d62:	465a      	mov	r2, fp
 8009d64:	4631      	mov	r1, r6
 8009d66:	4628      	mov	r0, r5
 8009d68:	47b8      	blx	r7
 8009d6a:	3001      	adds	r0, #1
 8009d6c:	f43f aeb0 	beq.w	8009ad0 <_printf_float+0x98>
 8009d70:	f108 0801 	add.w	r8, r8, #1
 8009d74:	e7ec      	b.n	8009d50 <_printf_float+0x318>
 8009d76:	4642      	mov	r2, r8
 8009d78:	4631      	mov	r1, r6
 8009d7a:	4628      	mov	r0, r5
 8009d7c:	47b8      	blx	r7
 8009d7e:	3001      	adds	r0, #1
 8009d80:	d1c1      	bne.n	8009d06 <_printf_float+0x2ce>
 8009d82:	e6a5      	b.n	8009ad0 <_printf_float+0x98>
 8009d84:	2301      	movs	r3, #1
 8009d86:	4631      	mov	r1, r6
 8009d88:	4628      	mov	r0, r5
 8009d8a:	9206      	str	r2, [sp, #24]
 8009d8c:	47b8      	blx	r7
 8009d8e:	3001      	adds	r0, #1
 8009d90:	f43f ae9e 	beq.w	8009ad0 <_printf_float+0x98>
 8009d94:	9b07      	ldr	r3, [sp, #28]
 8009d96:	9a06      	ldr	r2, [sp, #24]
 8009d98:	3301      	adds	r3, #1
 8009d9a:	9307      	str	r3, [sp, #28]
 8009d9c:	e7b9      	b.n	8009d12 <_printf_float+0x2da>
 8009d9e:	9b05      	ldr	r3, [sp, #20]
 8009da0:	465a      	mov	r2, fp
 8009da2:	4631      	mov	r1, r6
 8009da4:	4628      	mov	r0, r5
 8009da6:	47b8      	blx	r7
 8009da8:	3001      	adds	r0, #1
 8009daa:	d1bf      	bne.n	8009d2c <_printf_float+0x2f4>
 8009dac:	e690      	b.n	8009ad0 <_printf_float+0x98>
 8009dae:	9a06      	ldr	r2, [sp, #24]
 8009db0:	464b      	mov	r3, r9
 8009db2:	4442      	add	r2, r8
 8009db4:	4631      	mov	r1, r6
 8009db6:	4628      	mov	r0, r5
 8009db8:	47b8      	blx	r7
 8009dba:	3001      	adds	r0, #1
 8009dbc:	d1c2      	bne.n	8009d44 <_printf_float+0x30c>
 8009dbe:	e687      	b.n	8009ad0 <_printf_float+0x98>
 8009dc0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8009dc4:	f1b9 0f01 	cmp.w	r9, #1
 8009dc8:	dc01      	bgt.n	8009dce <_printf_float+0x396>
 8009dca:	07db      	lsls	r3, r3, #31
 8009dcc:	d536      	bpl.n	8009e3c <_printf_float+0x404>
 8009dce:	2301      	movs	r3, #1
 8009dd0:	4642      	mov	r2, r8
 8009dd2:	4631      	mov	r1, r6
 8009dd4:	4628      	mov	r0, r5
 8009dd6:	47b8      	blx	r7
 8009dd8:	3001      	adds	r0, #1
 8009dda:	f43f ae79 	beq.w	8009ad0 <_printf_float+0x98>
 8009dde:	9b05      	ldr	r3, [sp, #20]
 8009de0:	465a      	mov	r2, fp
 8009de2:	4631      	mov	r1, r6
 8009de4:	4628      	mov	r0, r5
 8009de6:	47b8      	blx	r7
 8009de8:	3001      	adds	r0, #1
 8009dea:	f43f ae71 	beq.w	8009ad0 <_printf_float+0x98>
 8009dee:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8009df2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009df6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009dfa:	f109 39ff 	add.w	r9, r9, #4294967295
 8009dfe:	d018      	beq.n	8009e32 <_printf_float+0x3fa>
 8009e00:	464b      	mov	r3, r9
 8009e02:	f108 0201 	add.w	r2, r8, #1
 8009e06:	4631      	mov	r1, r6
 8009e08:	4628      	mov	r0, r5
 8009e0a:	47b8      	blx	r7
 8009e0c:	3001      	adds	r0, #1
 8009e0e:	d10c      	bne.n	8009e2a <_printf_float+0x3f2>
 8009e10:	e65e      	b.n	8009ad0 <_printf_float+0x98>
 8009e12:	2301      	movs	r3, #1
 8009e14:	465a      	mov	r2, fp
 8009e16:	4631      	mov	r1, r6
 8009e18:	4628      	mov	r0, r5
 8009e1a:	47b8      	blx	r7
 8009e1c:	3001      	adds	r0, #1
 8009e1e:	f43f ae57 	beq.w	8009ad0 <_printf_float+0x98>
 8009e22:	f108 0801 	add.w	r8, r8, #1
 8009e26:	45c8      	cmp	r8, r9
 8009e28:	dbf3      	blt.n	8009e12 <_printf_float+0x3da>
 8009e2a:	4653      	mov	r3, sl
 8009e2c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009e30:	e6dc      	b.n	8009bec <_printf_float+0x1b4>
 8009e32:	f04f 0800 	mov.w	r8, #0
 8009e36:	f104 0b1a 	add.w	fp, r4, #26
 8009e3a:	e7f4      	b.n	8009e26 <_printf_float+0x3ee>
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	4642      	mov	r2, r8
 8009e40:	e7e1      	b.n	8009e06 <_printf_float+0x3ce>
 8009e42:	2301      	movs	r3, #1
 8009e44:	464a      	mov	r2, r9
 8009e46:	4631      	mov	r1, r6
 8009e48:	4628      	mov	r0, r5
 8009e4a:	47b8      	blx	r7
 8009e4c:	3001      	adds	r0, #1
 8009e4e:	f43f ae3f 	beq.w	8009ad0 <_printf_float+0x98>
 8009e52:	f108 0801 	add.w	r8, r8, #1
 8009e56:	68e3      	ldr	r3, [r4, #12]
 8009e58:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009e5a:	1a5b      	subs	r3, r3, r1
 8009e5c:	4543      	cmp	r3, r8
 8009e5e:	dcf0      	bgt.n	8009e42 <_printf_float+0x40a>
 8009e60:	e6f8      	b.n	8009c54 <_printf_float+0x21c>
 8009e62:	f04f 0800 	mov.w	r8, #0
 8009e66:	f104 0919 	add.w	r9, r4, #25
 8009e6a:	e7f4      	b.n	8009e56 <_printf_float+0x41e>

08009e6c <_printf_common>:
 8009e6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e70:	4616      	mov	r6, r2
 8009e72:	4698      	mov	r8, r3
 8009e74:	688a      	ldr	r2, [r1, #8]
 8009e76:	690b      	ldr	r3, [r1, #16]
 8009e78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009e7c:	4293      	cmp	r3, r2
 8009e7e:	bfb8      	it	lt
 8009e80:	4613      	movlt	r3, r2
 8009e82:	6033      	str	r3, [r6, #0]
 8009e84:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009e88:	4607      	mov	r7, r0
 8009e8a:	460c      	mov	r4, r1
 8009e8c:	b10a      	cbz	r2, 8009e92 <_printf_common+0x26>
 8009e8e:	3301      	adds	r3, #1
 8009e90:	6033      	str	r3, [r6, #0]
 8009e92:	6823      	ldr	r3, [r4, #0]
 8009e94:	0699      	lsls	r1, r3, #26
 8009e96:	bf42      	ittt	mi
 8009e98:	6833      	ldrmi	r3, [r6, #0]
 8009e9a:	3302      	addmi	r3, #2
 8009e9c:	6033      	strmi	r3, [r6, #0]
 8009e9e:	6825      	ldr	r5, [r4, #0]
 8009ea0:	f015 0506 	ands.w	r5, r5, #6
 8009ea4:	d106      	bne.n	8009eb4 <_printf_common+0x48>
 8009ea6:	f104 0a19 	add.w	sl, r4, #25
 8009eaa:	68e3      	ldr	r3, [r4, #12]
 8009eac:	6832      	ldr	r2, [r6, #0]
 8009eae:	1a9b      	subs	r3, r3, r2
 8009eb0:	42ab      	cmp	r3, r5
 8009eb2:	dc26      	bgt.n	8009f02 <_printf_common+0x96>
 8009eb4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009eb8:	6822      	ldr	r2, [r4, #0]
 8009eba:	3b00      	subs	r3, #0
 8009ebc:	bf18      	it	ne
 8009ebe:	2301      	movne	r3, #1
 8009ec0:	0692      	lsls	r2, r2, #26
 8009ec2:	d42b      	bmi.n	8009f1c <_printf_common+0xb0>
 8009ec4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009ec8:	4641      	mov	r1, r8
 8009eca:	4638      	mov	r0, r7
 8009ecc:	47c8      	blx	r9
 8009ece:	3001      	adds	r0, #1
 8009ed0:	d01e      	beq.n	8009f10 <_printf_common+0xa4>
 8009ed2:	6823      	ldr	r3, [r4, #0]
 8009ed4:	6922      	ldr	r2, [r4, #16]
 8009ed6:	f003 0306 	and.w	r3, r3, #6
 8009eda:	2b04      	cmp	r3, #4
 8009edc:	bf02      	ittt	eq
 8009ede:	68e5      	ldreq	r5, [r4, #12]
 8009ee0:	6833      	ldreq	r3, [r6, #0]
 8009ee2:	1aed      	subeq	r5, r5, r3
 8009ee4:	68a3      	ldr	r3, [r4, #8]
 8009ee6:	bf0c      	ite	eq
 8009ee8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009eec:	2500      	movne	r5, #0
 8009eee:	4293      	cmp	r3, r2
 8009ef0:	bfc4      	itt	gt
 8009ef2:	1a9b      	subgt	r3, r3, r2
 8009ef4:	18ed      	addgt	r5, r5, r3
 8009ef6:	2600      	movs	r6, #0
 8009ef8:	341a      	adds	r4, #26
 8009efa:	42b5      	cmp	r5, r6
 8009efc:	d11a      	bne.n	8009f34 <_printf_common+0xc8>
 8009efe:	2000      	movs	r0, #0
 8009f00:	e008      	b.n	8009f14 <_printf_common+0xa8>
 8009f02:	2301      	movs	r3, #1
 8009f04:	4652      	mov	r2, sl
 8009f06:	4641      	mov	r1, r8
 8009f08:	4638      	mov	r0, r7
 8009f0a:	47c8      	blx	r9
 8009f0c:	3001      	adds	r0, #1
 8009f0e:	d103      	bne.n	8009f18 <_printf_common+0xac>
 8009f10:	f04f 30ff 	mov.w	r0, #4294967295
 8009f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f18:	3501      	adds	r5, #1
 8009f1a:	e7c6      	b.n	8009eaa <_printf_common+0x3e>
 8009f1c:	18e1      	adds	r1, r4, r3
 8009f1e:	1c5a      	adds	r2, r3, #1
 8009f20:	2030      	movs	r0, #48	@ 0x30
 8009f22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009f26:	4422      	add	r2, r4
 8009f28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009f2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009f30:	3302      	adds	r3, #2
 8009f32:	e7c7      	b.n	8009ec4 <_printf_common+0x58>
 8009f34:	2301      	movs	r3, #1
 8009f36:	4622      	mov	r2, r4
 8009f38:	4641      	mov	r1, r8
 8009f3a:	4638      	mov	r0, r7
 8009f3c:	47c8      	blx	r9
 8009f3e:	3001      	adds	r0, #1
 8009f40:	d0e6      	beq.n	8009f10 <_printf_common+0xa4>
 8009f42:	3601      	adds	r6, #1
 8009f44:	e7d9      	b.n	8009efa <_printf_common+0x8e>
	...

08009f48 <_printf_i>:
 8009f48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f4c:	7e0f      	ldrb	r7, [r1, #24]
 8009f4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009f50:	2f78      	cmp	r7, #120	@ 0x78
 8009f52:	4691      	mov	r9, r2
 8009f54:	4680      	mov	r8, r0
 8009f56:	460c      	mov	r4, r1
 8009f58:	469a      	mov	sl, r3
 8009f5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009f5e:	d807      	bhi.n	8009f70 <_printf_i+0x28>
 8009f60:	2f62      	cmp	r7, #98	@ 0x62
 8009f62:	d80a      	bhi.n	8009f7a <_printf_i+0x32>
 8009f64:	2f00      	cmp	r7, #0
 8009f66:	f000 80d1 	beq.w	800a10c <_printf_i+0x1c4>
 8009f6a:	2f58      	cmp	r7, #88	@ 0x58
 8009f6c:	f000 80b8 	beq.w	800a0e0 <_printf_i+0x198>
 8009f70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009f78:	e03a      	b.n	8009ff0 <_printf_i+0xa8>
 8009f7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009f7e:	2b15      	cmp	r3, #21
 8009f80:	d8f6      	bhi.n	8009f70 <_printf_i+0x28>
 8009f82:	a101      	add	r1, pc, #4	@ (adr r1, 8009f88 <_printf_i+0x40>)
 8009f84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f88:	08009fe1 	.word	0x08009fe1
 8009f8c:	08009ff5 	.word	0x08009ff5
 8009f90:	08009f71 	.word	0x08009f71
 8009f94:	08009f71 	.word	0x08009f71
 8009f98:	08009f71 	.word	0x08009f71
 8009f9c:	08009f71 	.word	0x08009f71
 8009fa0:	08009ff5 	.word	0x08009ff5
 8009fa4:	08009f71 	.word	0x08009f71
 8009fa8:	08009f71 	.word	0x08009f71
 8009fac:	08009f71 	.word	0x08009f71
 8009fb0:	08009f71 	.word	0x08009f71
 8009fb4:	0800a0f3 	.word	0x0800a0f3
 8009fb8:	0800a01f 	.word	0x0800a01f
 8009fbc:	0800a0ad 	.word	0x0800a0ad
 8009fc0:	08009f71 	.word	0x08009f71
 8009fc4:	08009f71 	.word	0x08009f71
 8009fc8:	0800a115 	.word	0x0800a115
 8009fcc:	08009f71 	.word	0x08009f71
 8009fd0:	0800a01f 	.word	0x0800a01f
 8009fd4:	08009f71 	.word	0x08009f71
 8009fd8:	08009f71 	.word	0x08009f71
 8009fdc:	0800a0b5 	.word	0x0800a0b5
 8009fe0:	6833      	ldr	r3, [r6, #0]
 8009fe2:	1d1a      	adds	r2, r3, #4
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	6032      	str	r2, [r6, #0]
 8009fe8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009fec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009ff0:	2301      	movs	r3, #1
 8009ff2:	e09c      	b.n	800a12e <_printf_i+0x1e6>
 8009ff4:	6833      	ldr	r3, [r6, #0]
 8009ff6:	6820      	ldr	r0, [r4, #0]
 8009ff8:	1d19      	adds	r1, r3, #4
 8009ffa:	6031      	str	r1, [r6, #0]
 8009ffc:	0606      	lsls	r6, r0, #24
 8009ffe:	d501      	bpl.n	800a004 <_printf_i+0xbc>
 800a000:	681d      	ldr	r5, [r3, #0]
 800a002:	e003      	b.n	800a00c <_printf_i+0xc4>
 800a004:	0645      	lsls	r5, r0, #25
 800a006:	d5fb      	bpl.n	800a000 <_printf_i+0xb8>
 800a008:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a00c:	2d00      	cmp	r5, #0
 800a00e:	da03      	bge.n	800a018 <_printf_i+0xd0>
 800a010:	232d      	movs	r3, #45	@ 0x2d
 800a012:	426d      	negs	r5, r5
 800a014:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a018:	4858      	ldr	r0, [pc, #352]	@ (800a17c <_printf_i+0x234>)
 800a01a:	230a      	movs	r3, #10
 800a01c:	e011      	b.n	800a042 <_printf_i+0xfa>
 800a01e:	6821      	ldr	r1, [r4, #0]
 800a020:	6833      	ldr	r3, [r6, #0]
 800a022:	0608      	lsls	r0, r1, #24
 800a024:	f853 5b04 	ldr.w	r5, [r3], #4
 800a028:	d402      	bmi.n	800a030 <_printf_i+0xe8>
 800a02a:	0649      	lsls	r1, r1, #25
 800a02c:	bf48      	it	mi
 800a02e:	b2ad      	uxthmi	r5, r5
 800a030:	2f6f      	cmp	r7, #111	@ 0x6f
 800a032:	4852      	ldr	r0, [pc, #328]	@ (800a17c <_printf_i+0x234>)
 800a034:	6033      	str	r3, [r6, #0]
 800a036:	bf14      	ite	ne
 800a038:	230a      	movne	r3, #10
 800a03a:	2308      	moveq	r3, #8
 800a03c:	2100      	movs	r1, #0
 800a03e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a042:	6866      	ldr	r6, [r4, #4]
 800a044:	60a6      	str	r6, [r4, #8]
 800a046:	2e00      	cmp	r6, #0
 800a048:	db05      	blt.n	800a056 <_printf_i+0x10e>
 800a04a:	6821      	ldr	r1, [r4, #0]
 800a04c:	432e      	orrs	r6, r5
 800a04e:	f021 0104 	bic.w	r1, r1, #4
 800a052:	6021      	str	r1, [r4, #0]
 800a054:	d04b      	beq.n	800a0ee <_printf_i+0x1a6>
 800a056:	4616      	mov	r6, r2
 800a058:	fbb5 f1f3 	udiv	r1, r5, r3
 800a05c:	fb03 5711 	mls	r7, r3, r1, r5
 800a060:	5dc7      	ldrb	r7, [r0, r7]
 800a062:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a066:	462f      	mov	r7, r5
 800a068:	42bb      	cmp	r3, r7
 800a06a:	460d      	mov	r5, r1
 800a06c:	d9f4      	bls.n	800a058 <_printf_i+0x110>
 800a06e:	2b08      	cmp	r3, #8
 800a070:	d10b      	bne.n	800a08a <_printf_i+0x142>
 800a072:	6823      	ldr	r3, [r4, #0]
 800a074:	07df      	lsls	r7, r3, #31
 800a076:	d508      	bpl.n	800a08a <_printf_i+0x142>
 800a078:	6923      	ldr	r3, [r4, #16]
 800a07a:	6861      	ldr	r1, [r4, #4]
 800a07c:	4299      	cmp	r1, r3
 800a07e:	bfde      	ittt	le
 800a080:	2330      	movle	r3, #48	@ 0x30
 800a082:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a086:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a08a:	1b92      	subs	r2, r2, r6
 800a08c:	6122      	str	r2, [r4, #16]
 800a08e:	f8cd a000 	str.w	sl, [sp]
 800a092:	464b      	mov	r3, r9
 800a094:	aa03      	add	r2, sp, #12
 800a096:	4621      	mov	r1, r4
 800a098:	4640      	mov	r0, r8
 800a09a:	f7ff fee7 	bl	8009e6c <_printf_common>
 800a09e:	3001      	adds	r0, #1
 800a0a0:	d14a      	bne.n	800a138 <_printf_i+0x1f0>
 800a0a2:	f04f 30ff 	mov.w	r0, #4294967295
 800a0a6:	b004      	add	sp, #16
 800a0a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0ac:	6823      	ldr	r3, [r4, #0]
 800a0ae:	f043 0320 	orr.w	r3, r3, #32
 800a0b2:	6023      	str	r3, [r4, #0]
 800a0b4:	4832      	ldr	r0, [pc, #200]	@ (800a180 <_printf_i+0x238>)
 800a0b6:	2778      	movs	r7, #120	@ 0x78
 800a0b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a0bc:	6823      	ldr	r3, [r4, #0]
 800a0be:	6831      	ldr	r1, [r6, #0]
 800a0c0:	061f      	lsls	r7, r3, #24
 800a0c2:	f851 5b04 	ldr.w	r5, [r1], #4
 800a0c6:	d402      	bmi.n	800a0ce <_printf_i+0x186>
 800a0c8:	065f      	lsls	r7, r3, #25
 800a0ca:	bf48      	it	mi
 800a0cc:	b2ad      	uxthmi	r5, r5
 800a0ce:	6031      	str	r1, [r6, #0]
 800a0d0:	07d9      	lsls	r1, r3, #31
 800a0d2:	bf44      	itt	mi
 800a0d4:	f043 0320 	orrmi.w	r3, r3, #32
 800a0d8:	6023      	strmi	r3, [r4, #0]
 800a0da:	b11d      	cbz	r5, 800a0e4 <_printf_i+0x19c>
 800a0dc:	2310      	movs	r3, #16
 800a0de:	e7ad      	b.n	800a03c <_printf_i+0xf4>
 800a0e0:	4826      	ldr	r0, [pc, #152]	@ (800a17c <_printf_i+0x234>)
 800a0e2:	e7e9      	b.n	800a0b8 <_printf_i+0x170>
 800a0e4:	6823      	ldr	r3, [r4, #0]
 800a0e6:	f023 0320 	bic.w	r3, r3, #32
 800a0ea:	6023      	str	r3, [r4, #0]
 800a0ec:	e7f6      	b.n	800a0dc <_printf_i+0x194>
 800a0ee:	4616      	mov	r6, r2
 800a0f0:	e7bd      	b.n	800a06e <_printf_i+0x126>
 800a0f2:	6833      	ldr	r3, [r6, #0]
 800a0f4:	6825      	ldr	r5, [r4, #0]
 800a0f6:	6961      	ldr	r1, [r4, #20]
 800a0f8:	1d18      	adds	r0, r3, #4
 800a0fa:	6030      	str	r0, [r6, #0]
 800a0fc:	062e      	lsls	r6, r5, #24
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	d501      	bpl.n	800a106 <_printf_i+0x1be>
 800a102:	6019      	str	r1, [r3, #0]
 800a104:	e002      	b.n	800a10c <_printf_i+0x1c4>
 800a106:	0668      	lsls	r0, r5, #25
 800a108:	d5fb      	bpl.n	800a102 <_printf_i+0x1ba>
 800a10a:	8019      	strh	r1, [r3, #0]
 800a10c:	2300      	movs	r3, #0
 800a10e:	6123      	str	r3, [r4, #16]
 800a110:	4616      	mov	r6, r2
 800a112:	e7bc      	b.n	800a08e <_printf_i+0x146>
 800a114:	6833      	ldr	r3, [r6, #0]
 800a116:	1d1a      	adds	r2, r3, #4
 800a118:	6032      	str	r2, [r6, #0]
 800a11a:	681e      	ldr	r6, [r3, #0]
 800a11c:	6862      	ldr	r2, [r4, #4]
 800a11e:	2100      	movs	r1, #0
 800a120:	4630      	mov	r0, r6
 800a122:	f7f6 f8e5 	bl	80002f0 <memchr>
 800a126:	b108      	cbz	r0, 800a12c <_printf_i+0x1e4>
 800a128:	1b80      	subs	r0, r0, r6
 800a12a:	6060      	str	r0, [r4, #4]
 800a12c:	6863      	ldr	r3, [r4, #4]
 800a12e:	6123      	str	r3, [r4, #16]
 800a130:	2300      	movs	r3, #0
 800a132:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a136:	e7aa      	b.n	800a08e <_printf_i+0x146>
 800a138:	6923      	ldr	r3, [r4, #16]
 800a13a:	4632      	mov	r2, r6
 800a13c:	4649      	mov	r1, r9
 800a13e:	4640      	mov	r0, r8
 800a140:	47d0      	blx	sl
 800a142:	3001      	adds	r0, #1
 800a144:	d0ad      	beq.n	800a0a2 <_printf_i+0x15a>
 800a146:	6823      	ldr	r3, [r4, #0]
 800a148:	079b      	lsls	r3, r3, #30
 800a14a:	d413      	bmi.n	800a174 <_printf_i+0x22c>
 800a14c:	68e0      	ldr	r0, [r4, #12]
 800a14e:	9b03      	ldr	r3, [sp, #12]
 800a150:	4298      	cmp	r0, r3
 800a152:	bfb8      	it	lt
 800a154:	4618      	movlt	r0, r3
 800a156:	e7a6      	b.n	800a0a6 <_printf_i+0x15e>
 800a158:	2301      	movs	r3, #1
 800a15a:	4632      	mov	r2, r6
 800a15c:	4649      	mov	r1, r9
 800a15e:	4640      	mov	r0, r8
 800a160:	47d0      	blx	sl
 800a162:	3001      	adds	r0, #1
 800a164:	d09d      	beq.n	800a0a2 <_printf_i+0x15a>
 800a166:	3501      	adds	r5, #1
 800a168:	68e3      	ldr	r3, [r4, #12]
 800a16a:	9903      	ldr	r1, [sp, #12]
 800a16c:	1a5b      	subs	r3, r3, r1
 800a16e:	42ab      	cmp	r3, r5
 800a170:	dcf2      	bgt.n	800a158 <_printf_i+0x210>
 800a172:	e7eb      	b.n	800a14c <_printf_i+0x204>
 800a174:	2500      	movs	r5, #0
 800a176:	f104 0619 	add.w	r6, r4, #25
 800a17a:	e7f5      	b.n	800a168 <_printf_i+0x220>
 800a17c:	0800c3e2 	.word	0x0800c3e2
 800a180:	0800c3f3 	.word	0x0800c3f3

0800a184 <std>:
 800a184:	2300      	movs	r3, #0
 800a186:	b510      	push	{r4, lr}
 800a188:	4604      	mov	r4, r0
 800a18a:	e9c0 3300 	strd	r3, r3, [r0]
 800a18e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a192:	6083      	str	r3, [r0, #8]
 800a194:	8181      	strh	r1, [r0, #12]
 800a196:	6643      	str	r3, [r0, #100]	@ 0x64
 800a198:	81c2      	strh	r2, [r0, #14]
 800a19a:	6183      	str	r3, [r0, #24]
 800a19c:	4619      	mov	r1, r3
 800a19e:	2208      	movs	r2, #8
 800a1a0:	305c      	adds	r0, #92	@ 0x5c
 800a1a2:	f000 f9f9 	bl	800a598 <memset>
 800a1a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a1dc <std+0x58>)
 800a1a8:	6263      	str	r3, [r4, #36]	@ 0x24
 800a1aa:	4b0d      	ldr	r3, [pc, #52]	@ (800a1e0 <std+0x5c>)
 800a1ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a1ae:	4b0d      	ldr	r3, [pc, #52]	@ (800a1e4 <std+0x60>)
 800a1b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a1b2:	4b0d      	ldr	r3, [pc, #52]	@ (800a1e8 <std+0x64>)
 800a1b4:	6323      	str	r3, [r4, #48]	@ 0x30
 800a1b6:	4b0d      	ldr	r3, [pc, #52]	@ (800a1ec <std+0x68>)
 800a1b8:	6224      	str	r4, [r4, #32]
 800a1ba:	429c      	cmp	r4, r3
 800a1bc:	d006      	beq.n	800a1cc <std+0x48>
 800a1be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a1c2:	4294      	cmp	r4, r2
 800a1c4:	d002      	beq.n	800a1cc <std+0x48>
 800a1c6:	33d0      	adds	r3, #208	@ 0xd0
 800a1c8:	429c      	cmp	r4, r3
 800a1ca:	d105      	bne.n	800a1d8 <std+0x54>
 800a1cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a1d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1d4:	f000 ba5c 	b.w	800a690 <__retarget_lock_init_recursive>
 800a1d8:	bd10      	pop	{r4, pc}
 800a1da:	bf00      	nop
 800a1dc:	0800a3e9 	.word	0x0800a3e9
 800a1e0:	0800a40b 	.word	0x0800a40b
 800a1e4:	0800a443 	.word	0x0800a443
 800a1e8:	0800a467 	.word	0x0800a467
 800a1ec:	24000564 	.word	0x24000564

0800a1f0 <stdio_exit_handler>:
 800a1f0:	4a02      	ldr	r2, [pc, #8]	@ (800a1fc <stdio_exit_handler+0xc>)
 800a1f2:	4903      	ldr	r1, [pc, #12]	@ (800a200 <stdio_exit_handler+0x10>)
 800a1f4:	4803      	ldr	r0, [pc, #12]	@ (800a204 <stdio_exit_handler+0x14>)
 800a1f6:	f000 b869 	b.w	800a2cc <_fwalk_sglue>
 800a1fa:	bf00      	nop
 800a1fc:	24000028 	.word	0x24000028
 800a200:	0800bf05 	.word	0x0800bf05
 800a204:	24000038 	.word	0x24000038

0800a208 <cleanup_stdio>:
 800a208:	6841      	ldr	r1, [r0, #4]
 800a20a:	4b0c      	ldr	r3, [pc, #48]	@ (800a23c <cleanup_stdio+0x34>)
 800a20c:	4299      	cmp	r1, r3
 800a20e:	b510      	push	{r4, lr}
 800a210:	4604      	mov	r4, r0
 800a212:	d001      	beq.n	800a218 <cleanup_stdio+0x10>
 800a214:	f001 fe76 	bl	800bf04 <_fflush_r>
 800a218:	68a1      	ldr	r1, [r4, #8]
 800a21a:	4b09      	ldr	r3, [pc, #36]	@ (800a240 <cleanup_stdio+0x38>)
 800a21c:	4299      	cmp	r1, r3
 800a21e:	d002      	beq.n	800a226 <cleanup_stdio+0x1e>
 800a220:	4620      	mov	r0, r4
 800a222:	f001 fe6f 	bl	800bf04 <_fflush_r>
 800a226:	68e1      	ldr	r1, [r4, #12]
 800a228:	4b06      	ldr	r3, [pc, #24]	@ (800a244 <cleanup_stdio+0x3c>)
 800a22a:	4299      	cmp	r1, r3
 800a22c:	d004      	beq.n	800a238 <cleanup_stdio+0x30>
 800a22e:	4620      	mov	r0, r4
 800a230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a234:	f001 be66 	b.w	800bf04 <_fflush_r>
 800a238:	bd10      	pop	{r4, pc}
 800a23a:	bf00      	nop
 800a23c:	24000564 	.word	0x24000564
 800a240:	240005cc 	.word	0x240005cc
 800a244:	24000634 	.word	0x24000634

0800a248 <global_stdio_init.part.0>:
 800a248:	b510      	push	{r4, lr}
 800a24a:	4b0b      	ldr	r3, [pc, #44]	@ (800a278 <global_stdio_init.part.0+0x30>)
 800a24c:	4c0b      	ldr	r4, [pc, #44]	@ (800a27c <global_stdio_init.part.0+0x34>)
 800a24e:	4a0c      	ldr	r2, [pc, #48]	@ (800a280 <global_stdio_init.part.0+0x38>)
 800a250:	601a      	str	r2, [r3, #0]
 800a252:	4620      	mov	r0, r4
 800a254:	2200      	movs	r2, #0
 800a256:	2104      	movs	r1, #4
 800a258:	f7ff ff94 	bl	800a184 <std>
 800a25c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a260:	2201      	movs	r2, #1
 800a262:	2109      	movs	r1, #9
 800a264:	f7ff ff8e 	bl	800a184 <std>
 800a268:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a26c:	2202      	movs	r2, #2
 800a26e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a272:	2112      	movs	r1, #18
 800a274:	f7ff bf86 	b.w	800a184 <std>
 800a278:	2400069c 	.word	0x2400069c
 800a27c:	24000564 	.word	0x24000564
 800a280:	0800a1f1 	.word	0x0800a1f1

0800a284 <__sfp_lock_acquire>:
 800a284:	4801      	ldr	r0, [pc, #4]	@ (800a28c <__sfp_lock_acquire+0x8>)
 800a286:	f000 ba04 	b.w	800a692 <__retarget_lock_acquire_recursive>
 800a28a:	bf00      	nop
 800a28c:	240006a5 	.word	0x240006a5

0800a290 <__sfp_lock_release>:
 800a290:	4801      	ldr	r0, [pc, #4]	@ (800a298 <__sfp_lock_release+0x8>)
 800a292:	f000 b9ff 	b.w	800a694 <__retarget_lock_release_recursive>
 800a296:	bf00      	nop
 800a298:	240006a5 	.word	0x240006a5

0800a29c <__sinit>:
 800a29c:	b510      	push	{r4, lr}
 800a29e:	4604      	mov	r4, r0
 800a2a0:	f7ff fff0 	bl	800a284 <__sfp_lock_acquire>
 800a2a4:	6a23      	ldr	r3, [r4, #32]
 800a2a6:	b11b      	cbz	r3, 800a2b0 <__sinit+0x14>
 800a2a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2ac:	f7ff bff0 	b.w	800a290 <__sfp_lock_release>
 800a2b0:	4b04      	ldr	r3, [pc, #16]	@ (800a2c4 <__sinit+0x28>)
 800a2b2:	6223      	str	r3, [r4, #32]
 800a2b4:	4b04      	ldr	r3, [pc, #16]	@ (800a2c8 <__sinit+0x2c>)
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d1f5      	bne.n	800a2a8 <__sinit+0xc>
 800a2bc:	f7ff ffc4 	bl	800a248 <global_stdio_init.part.0>
 800a2c0:	e7f2      	b.n	800a2a8 <__sinit+0xc>
 800a2c2:	bf00      	nop
 800a2c4:	0800a209 	.word	0x0800a209
 800a2c8:	2400069c 	.word	0x2400069c

0800a2cc <_fwalk_sglue>:
 800a2cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2d0:	4607      	mov	r7, r0
 800a2d2:	4688      	mov	r8, r1
 800a2d4:	4614      	mov	r4, r2
 800a2d6:	2600      	movs	r6, #0
 800a2d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a2dc:	f1b9 0901 	subs.w	r9, r9, #1
 800a2e0:	d505      	bpl.n	800a2ee <_fwalk_sglue+0x22>
 800a2e2:	6824      	ldr	r4, [r4, #0]
 800a2e4:	2c00      	cmp	r4, #0
 800a2e6:	d1f7      	bne.n	800a2d8 <_fwalk_sglue+0xc>
 800a2e8:	4630      	mov	r0, r6
 800a2ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2ee:	89ab      	ldrh	r3, [r5, #12]
 800a2f0:	2b01      	cmp	r3, #1
 800a2f2:	d907      	bls.n	800a304 <_fwalk_sglue+0x38>
 800a2f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a2f8:	3301      	adds	r3, #1
 800a2fa:	d003      	beq.n	800a304 <_fwalk_sglue+0x38>
 800a2fc:	4629      	mov	r1, r5
 800a2fe:	4638      	mov	r0, r7
 800a300:	47c0      	blx	r8
 800a302:	4306      	orrs	r6, r0
 800a304:	3568      	adds	r5, #104	@ 0x68
 800a306:	e7e9      	b.n	800a2dc <_fwalk_sglue+0x10>

0800a308 <iprintf>:
 800a308:	b40f      	push	{r0, r1, r2, r3}
 800a30a:	b507      	push	{r0, r1, r2, lr}
 800a30c:	4906      	ldr	r1, [pc, #24]	@ (800a328 <iprintf+0x20>)
 800a30e:	ab04      	add	r3, sp, #16
 800a310:	6808      	ldr	r0, [r1, #0]
 800a312:	f853 2b04 	ldr.w	r2, [r3], #4
 800a316:	6881      	ldr	r1, [r0, #8]
 800a318:	9301      	str	r3, [sp, #4]
 800a31a:	f001 fc57 	bl	800bbcc <_vfiprintf_r>
 800a31e:	b003      	add	sp, #12
 800a320:	f85d eb04 	ldr.w	lr, [sp], #4
 800a324:	b004      	add	sp, #16
 800a326:	4770      	bx	lr
 800a328:	24000034 	.word	0x24000034

0800a32c <_puts_r>:
 800a32c:	6a03      	ldr	r3, [r0, #32]
 800a32e:	b570      	push	{r4, r5, r6, lr}
 800a330:	6884      	ldr	r4, [r0, #8]
 800a332:	4605      	mov	r5, r0
 800a334:	460e      	mov	r6, r1
 800a336:	b90b      	cbnz	r3, 800a33c <_puts_r+0x10>
 800a338:	f7ff ffb0 	bl	800a29c <__sinit>
 800a33c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a33e:	07db      	lsls	r3, r3, #31
 800a340:	d405      	bmi.n	800a34e <_puts_r+0x22>
 800a342:	89a3      	ldrh	r3, [r4, #12]
 800a344:	0598      	lsls	r0, r3, #22
 800a346:	d402      	bmi.n	800a34e <_puts_r+0x22>
 800a348:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a34a:	f000 f9a2 	bl	800a692 <__retarget_lock_acquire_recursive>
 800a34e:	89a3      	ldrh	r3, [r4, #12]
 800a350:	0719      	lsls	r1, r3, #28
 800a352:	d502      	bpl.n	800a35a <_puts_r+0x2e>
 800a354:	6923      	ldr	r3, [r4, #16]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d135      	bne.n	800a3c6 <_puts_r+0x9a>
 800a35a:	4621      	mov	r1, r4
 800a35c:	4628      	mov	r0, r5
 800a35e:	f000 f8c5 	bl	800a4ec <__swsetup_r>
 800a362:	b380      	cbz	r0, 800a3c6 <_puts_r+0x9a>
 800a364:	f04f 35ff 	mov.w	r5, #4294967295
 800a368:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a36a:	07da      	lsls	r2, r3, #31
 800a36c:	d405      	bmi.n	800a37a <_puts_r+0x4e>
 800a36e:	89a3      	ldrh	r3, [r4, #12]
 800a370:	059b      	lsls	r3, r3, #22
 800a372:	d402      	bmi.n	800a37a <_puts_r+0x4e>
 800a374:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a376:	f000 f98d 	bl	800a694 <__retarget_lock_release_recursive>
 800a37a:	4628      	mov	r0, r5
 800a37c:	bd70      	pop	{r4, r5, r6, pc}
 800a37e:	2b00      	cmp	r3, #0
 800a380:	da04      	bge.n	800a38c <_puts_r+0x60>
 800a382:	69a2      	ldr	r2, [r4, #24]
 800a384:	429a      	cmp	r2, r3
 800a386:	dc17      	bgt.n	800a3b8 <_puts_r+0x8c>
 800a388:	290a      	cmp	r1, #10
 800a38a:	d015      	beq.n	800a3b8 <_puts_r+0x8c>
 800a38c:	6823      	ldr	r3, [r4, #0]
 800a38e:	1c5a      	adds	r2, r3, #1
 800a390:	6022      	str	r2, [r4, #0]
 800a392:	7019      	strb	r1, [r3, #0]
 800a394:	68a3      	ldr	r3, [r4, #8]
 800a396:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a39a:	3b01      	subs	r3, #1
 800a39c:	60a3      	str	r3, [r4, #8]
 800a39e:	2900      	cmp	r1, #0
 800a3a0:	d1ed      	bne.n	800a37e <_puts_r+0x52>
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	da11      	bge.n	800a3ca <_puts_r+0x9e>
 800a3a6:	4622      	mov	r2, r4
 800a3a8:	210a      	movs	r1, #10
 800a3aa:	4628      	mov	r0, r5
 800a3ac:	f000 f85f 	bl	800a46e <__swbuf_r>
 800a3b0:	3001      	adds	r0, #1
 800a3b2:	d0d7      	beq.n	800a364 <_puts_r+0x38>
 800a3b4:	250a      	movs	r5, #10
 800a3b6:	e7d7      	b.n	800a368 <_puts_r+0x3c>
 800a3b8:	4622      	mov	r2, r4
 800a3ba:	4628      	mov	r0, r5
 800a3bc:	f000 f857 	bl	800a46e <__swbuf_r>
 800a3c0:	3001      	adds	r0, #1
 800a3c2:	d1e7      	bne.n	800a394 <_puts_r+0x68>
 800a3c4:	e7ce      	b.n	800a364 <_puts_r+0x38>
 800a3c6:	3e01      	subs	r6, #1
 800a3c8:	e7e4      	b.n	800a394 <_puts_r+0x68>
 800a3ca:	6823      	ldr	r3, [r4, #0]
 800a3cc:	1c5a      	adds	r2, r3, #1
 800a3ce:	6022      	str	r2, [r4, #0]
 800a3d0:	220a      	movs	r2, #10
 800a3d2:	701a      	strb	r2, [r3, #0]
 800a3d4:	e7ee      	b.n	800a3b4 <_puts_r+0x88>
	...

0800a3d8 <puts>:
 800a3d8:	4b02      	ldr	r3, [pc, #8]	@ (800a3e4 <puts+0xc>)
 800a3da:	4601      	mov	r1, r0
 800a3dc:	6818      	ldr	r0, [r3, #0]
 800a3de:	f7ff bfa5 	b.w	800a32c <_puts_r>
 800a3e2:	bf00      	nop
 800a3e4:	24000034 	.word	0x24000034

0800a3e8 <__sread>:
 800a3e8:	b510      	push	{r4, lr}
 800a3ea:	460c      	mov	r4, r1
 800a3ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3f0:	f000 f900 	bl	800a5f4 <_read_r>
 800a3f4:	2800      	cmp	r0, #0
 800a3f6:	bfab      	itete	ge
 800a3f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a3fa:	89a3      	ldrhlt	r3, [r4, #12]
 800a3fc:	181b      	addge	r3, r3, r0
 800a3fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a402:	bfac      	ite	ge
 800a404:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a406:	81a3      	strhlt	r3, [r4, #12]
 800a408:	bd10      	pop	{r4, pc}

0800a40a <__swrite>:
 800a40a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a40e:	461f      	mov	r7, r3
 800a410:	898b      	ldrh	r3, [r1, #12]
 800a412:	05db      	lsls	r3, r3, #23
 800a414:	4605      	mov	r5, r0
 800a416:	460c      	mov	r4, r1
 800a418:	4616      	mov	r6, r2
 800a41a:	d505      	bpl.n	800a428 <__swrite+0x1e>
 800a41c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a420:	2302      	movs	r3, #2
 800a422:	2200      	movs	r2, #0
 800a424:	f000 f8d4 	bl	800a5d0 <_lseek_r>
 800a428:	89a3      	ldrh	r3, [r4, #12]
 800a42a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a42e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a432:	81a3      	strh	r3, [r4, #12]
 800a434:	4632      	mov	r2, r6
 800a436:	463b      	mov	r3, r7
 800a438:	4628      	mov	r0, r5
 800a43a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a43e:	f000 b8eb 	b.w	800a618 <_write_r>

0800a442 <__sseek>:
 800a442:	b510      	push	{r4, lr}
 800a444:	460c      	mov	r4, r1
 800a446:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a44a:	f000 f8c1 	bl	800a5d0 <_lseek_r>
 800a44e:	1c43      	adds	r3, r0, #1
 800a450:	89a3      	ldrh	r3, [r4, #12]
 800a452:	bf15      	itete	ne
 800a454:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a456:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a45a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a45e:	81a3      	strheq	r3, [r4, #12]
 800a460:	bf18      	it	ne
 800a462:	81a3      	strhne	r3, [r4, #12]
 800a464:	bd10      	pop	{r4, pc}

0800a466 <__sclose>:
 800a466:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a46a:	f000 b8a1 	b.w	800a5b0 <_close_r>

0800a46e <__swbuf_r>:
 800a46e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a470:	460e      	mov	r6, r1
 800a472:	4614      	mov	r4, r2
 800a474:	4605      	mov	r5, r0
 800a476:	b118      	cbz	r0, 800a480 <__swbuf_r+0x12>
 800a478:	6a03      	ldr	r3, [r0, #32]
 800a47a:	b90b      	cbnz	r3, 800a480 <__swbuf_r+0x12>
 800a47c:	f7ff ff0e 	bl	800a29c <__sinit>
 800a480:	69a3      	ldr	r3, [r4, #24]
 800a482:	60a3      	str	r3, [r4, #8]
 800a484:	89a3      	ldrh	r3, [r4, #12]
 800a486:	071a      	lsls	r2, r3, #28
 800a488:	d501      	bpl.n	800a48e <__swbuf_r+0x20>
 800a48a:	6923      	ldr	r3, [r4, #16]
 800a48c:	b943      	cbnz	r3, 800a4a0 <__swbuf_r+0x32>
 800a48e:	4621      	mov	r1, r4
 800a490:	4628      	mov	r0, r5
 800a492:	f000 f82b 	bl	800a4ec <__swsetup_r>
 800a496:	b118      	cbz	r0, 800a4a0 <__swbuf_r+0x32>
 800a498:	f04f 37ff 	mov.w	r7, #4294967295
 800a49c:	4638      	mov	r0, r7
 800a49e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4a0:	6823      	ldr	r3, [r4, #0]
 800a4a2:	6922      	ldr	r2, [r4, #16]
 800a4a4:	1a98      	subs	r0, r3, r2
 800a4a6:	6963      	ldr	r3, [r4, #20]
 800a4a8:	b2f6      	uxtb	r6, r6
 800a4aa:	4283      	cmp	r3, r0
 800a4ac:	4637      	mov	r7, r6
 800a4ae:	dc05      	bgt.n	800a4bc <__swbuf_r+0x4e>
 800a4b0:	4621      	mov	r1, r4
 800a4b2:	4628      	mov	r0, r5
 800a4b4:	f001 fd26 	bl	800bf04 <_fflush_r>
 800a4b8:	2800      	cmp	r0, #0
 800a4ba:	d1ed      	bne.n	800a498 <__swbuf_r+0x2a>
 800a4bc:	68a3      	ldr	r3, [r4, #8]
 800a4be:	3b01      	subs	r3, #1
 800a4c0:	60a3      	str	r3, [r4, #8]
 800a4c2:	6823      	ldr	r3, [r4, #0]
 800a4c4:	1c5a      	adds	r2, r3, #1
 800a4c6:	6022      	str	r2, [r4, #0]
 800a4c8:	701e      	strb	r6, [r3, #0]
 800a4ca:	6962      	ldr	r2, [r4, #20]
 800a4cc:	1c43      	adds	r3, r0, #1
 800a4ce:	429a      	cmp	r2, r3
 800a4d0:	d004      	beq.n	800a4dc <__swbuf_r+0x6e>
 800a4d2:	89a3      	ldrh	r3, [r4, #12]
 800a4d4:	07db      	lsls	r3, r3, #31
 800a4d6:	d5e1      	bpl.n	800a49c <__swbuf_r+0x2e>
 800a4d8:	2e0a      	cmp	r6, #10
 800a4da:	d1df      	bne.n	800a49c <__swbuf_r+0x2e>
 800a4dc:	4621      	mov	r1, r4
 800a4de:	4628      	mov	r0, r5
 800a4e0:	f001 fd10 	bl	800bf04 <_fflush_r>
 800a4e4:	2800      	cmp	r0, #0
 800a4e6:	d0d9      	beq.n	800a49c <__swbuf_r+0x2e>
 800a4e8:	e7d6      	b.n	800a498 <__swbuf_r+0x2a>
	...

0800a4ec <__swsetup_r>:
 800a4ec:	b538      	push	{r3, r4, r5, lr}
 800a4ee:	4b29      	ldr	r3, [pc, #164]	@ (800a594 <__swsetup_r+0xa8>)
 800a4f0:	4605      	mov	r5, r0
 800a4f2:	6818      	ldr	r0, [r3, #0]
 800a4f4:	460c      	mov	r4, r1
 800a4f6:	b118      	cbz	r0, 800a500 <__swsetup_r+0x14>
 800a4f8:	6a03      	ldr	r3, [r0, #32]
 800a4fa:	b90b      	cbnz	r3, 800a500 <__swsetup_r+0x14>
 800a4fc:	f7ff fece 	bl	800a29c <__sinit>
 800a500:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a504:	0719      	lsls	r1, r3, #28
 800a506:	d422      	bmi.n	800a54e <__swsetup_r+0x62>
 800a508:	06da      	lsls	r2, r3, #27
 800a50a:	d407      	bmi.n	800a51c <__swsetup_r+0x30>
 800a50c:	2209      	movs	r2, #9
 800a50e:	602a      	str	r2, [r5, #0]
 800a510:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a514:	81a3      	strh	r3, [r4, #12]
 800a516:	f04f 30ff 	mov.w	r0, #4294967295
 800a51a:	e033      	b.n	800a584 <__swsetup_r+0x98>
 800a51c:	0758      	lsls	r0, r3, #29
 800a51e:	d512      	bpl.n	800a546 <__swsetup_r+0x5a>
 800a520:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a522:	b141      	cbz	r1, 800a536 <__swsetup_r+0x4a>
 800a524:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a528:	4299      	cmp	r1, r3
 800a52a:	d002      	beq.n	800a532 <__swsetup_r+0x46>
 800a52c:	4628      	mov	r0, r5
 800a52e:	f000 fea9 	bl	800b284 <_free_r>
 800a532:	2300      	movs	r3, #0
 800a534:	6363      	str	r3, [r4, #52]	@ 0x34
 800a536:	89a3      	ldrh	r3, [r4, #12]
 800a538:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a53c:	81a3      	strh	r3, [r4, #12]
 800a53e:	2300      	movs	r3, #0
 800a540:	6063      	str	r3, [r4, #4]
 800a542:	6923      	ldr	r3, [r4, #16]
 800a544:	6023      	str	r3, [r4, #0]
 800a546:	89a3      	ldrh	r3, [r4, #12]
 800a548:	f043 0308 	orr.w	r3, r3, #8
 800a54c:	81a3      	strh	r3, [r4, #12]
 800a54e:	6923      	ldr	r3, [r4, #16]
 800a550:	b94b      	cbnz	r3, 800a566 <__swsetup_r+0x7a>
 800a552:	89a3      	ldrh	r3, [r4, #12]
 800a554:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a558:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a55c:	d003      	beq.n	800a566 <__swsetup_r+0x7a>
 800a55e:	4621      	mov	r1, r4
 800a560:	4628      	mov	r0, r5
 800a562:	f001 fd1d 	bl	800bfa0 <__smakebuf_r>
 800a566:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a56a:	f013 0201 	ands.w	r2, r3, #1
 800a56e:	d00a      	beq.n	800a586 <__swsetup_r+0x9a>
 800a570:	2200      	movs	r2, #0
 800a572:	60a2      	str	r2, [r4, #8]
 800a574:	6962      	ldr	r2, [r4, #20]
 800a576:	4252      	negs	r2, r2
 800a578:	61a2      	str	r2, [r4, #24]
 800a57a:	6922      	ldr	r2, [r4, #16]
 800a57c:	b942      	cbnz	r2, 800a590 <__swsetup_r+0xa4>
 800a57e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a582:	d1c5      	bne.n	800a510 <__swsetup_r+0x24>
 800a584:	bd38      	pop	{r3, r4, r5, pc}
 800a586:	0799      	lsls	r1, r3, #30
 800a588:	bf58      	it	pl
 800a58a:	6962      	ldrpl	r2, [r4, #20]
 800a58c:	60a2      	str	r2, [r4, #8]
 800a58e:	e7f4      	b.n	800a57a <__swsetup_r+0x8e>
 800a590:	2000      	movs	r0, #0
 800a592:	e7f7      	b.n	800a584 <__swsetup_r+0x98>
 800a594:	24000034 	.word	0x24000034

0800a598 <memset>:
 800a598:	4402      	add	r2, r0
 800a59a:	4603      	mov	r3, r0
 800a59c:	4293      	cmp	r3, r2
 800a59e:	d100      	bne.n	800a5a2 <memset+0xa>
 800a5a0:	4770      	bx	lr
 800a5a2:	f803 1b01 	strb.w	r1, [r3], #1
 800a5a6:	e7f9      	b.n	800a59c <memset+0x4>

0800a5a8 <_localeconv_r>:
 800a5a8:	4800      	ldr	r0, [pc, #0]	@ (800a5ac <_localeconv_r+0x4>)
 800a5aa:	4770      	bx	lr
 800a5ac:	24000174 	.word	0x24000174

0800a5b0 <_close_r>:
 800a5b0:	b538      	push	{r3, r4, r5, lr}
 800a5b2:	4d06      	ldr	r5, [pc, #24]	@ (800a5cc <_close_r+0x1c>)
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	4604      	mov	r4, r0
 800a5b8:	4608      	mov	r0, r1
 800a5ba:	602b      	str	r3, [r5, #0]
 800a5bc:	f7f7 f8a3 	bl	8001706 <_close>
 800a5c0:	1c43      	adds	r3, r0, #1
 800a5c2:	d102      	bne.n	800a5ca <_close_r+0x1a>
 800a5c4:	682b      	ldr	r3, [r5, #0]
 800a5c6:	b103      	cbz	r3, 800a5ca <_close_r+0x1a>
 800a5c8:	6023      	str	r3, [r4, #0]
 800a5ca:	bd38      	pop	{r3, r4, r5, pc}
 800a5cc:	240006a0 	.word	0x240006a0

0800a5d0 <_lseek_r>:
 800a5d0:	b538      	push	{r3, r4, r5, lr}
 800a5d2:	4d07      	ldr	r5, [pc, #28]	@ (800a5f0 <_lseek_r+0x20>)
 800a5d4:	4604      	mov	r4, r0
 800a5d6:	4608      	mov	r0, r1
 800a5d8:	4611      	mov	r1, r2
 800a5da:	2200      	movs	r2, #0
 800a5dc:	602a      	str	r2, [r5, #0]
 800a5de:	461a      	mov	r2, r3
 800a5e0:	f7f7 f8b8 	bl	8001754 <_lseek>
 800a5e4:	1c43      	adds	r3, r0, #1
 800a5e6:	d102      	bne.n	800a5ee <_lseek_r+0x1e>
 800a5e8:	682b      	ldr	r3, [r5, #0]
 800a5ea:	b103      	cbz	r3, 800a5ee <_lseek_r+0x1e>
 800a5ec:	6023      	str	r3, [r4, #0]
 800a5ee:	bd38      	pop	{r3, r4, r5, pc}
 800a5f0:	240006a0 	.word	0x240006a0

0800a5f4 <_read_r>:
 800a5f4:	b538      	push	{r3, r4, r5, lr}
 800a5f6:	4d07      	ldr	r5, [pc, #28]	@ (800a614 <_read_r+0x20>)
 800a5f8:	4604      	mov	r4, r0
 800a5fa:	4608      	mov	r0, r1
 800a5fc:	4611      	mov	r1, r2
 800a5fe:	2200      	movs	r2, #0
 800a600:	602a      	str	r2, [r5, #0]
 800a602:	461a      	mov	r2, r3
 800a604:	f7f7 f846 	bl	8001694 <_read>
 800a608:	1c43      	adds	r3, r0, #1
 800a60a:	d102      	bne.n	800a612 <_read_r+0x1e>
 800a60c:	682b      	ldr	r3, [r5, #0]
 800a60e:	b103      	cbz	r3, 800a612 <_read_r+0x1e>
 800a610:	6023      	str	r3, [r4, #0]
 800a612:	bd38      	pop	{r3, r4, r5, pc}
 800a614:	240006a0 	.word	0x240006a0

0800a618 <_write_r>:
 800a618:	b538      	push	{r3, r4, r5, lr}
 800a61a:	4d07      	ldr	r5, [pc, #28]	@ (800a638 <_write_r+0x20>)
 800a61c:	4604      	mov	r4, r0
 800a61e:	4608      	mov	r0, r1
 800a620:	4611      	mov	r1, r2
 800a622:	2200      	movs	r2, #0
 800a624:	602a      	str	r2, [r5, #0]
 800a626:	461a      	mov	r2, r3
 800a628:	f7f7 f851 	bl	80016ce <_write>
 800a62c:	1c43      	adds	r3, r0, #1
 800a62e:	d102      	bne.n	800a636 <_write_r+0x1e>
 800a630:	682b      	ldr	r3, [r5, #0]
 800a632:	b103      	cbz	r3, 800a636 <_write_r+0x1e>
 800a634:	6023      	str	r3, [r4, #0]
 800a636:	bd38      	pop	{r3, r4, r5, pc}
 800a638:	240006a0 	.word	0x240006a0

0800a63c <__errno>:
 800a63c:	4b01      	ldr	r3, [pc, #4]	@ (800a644 <__errno+0x8>)
 800a63e:	6818      	ldr	r0, [r3, #0]
 800a640:	4770      	bx	lr
 800a642:	bf00      	nop
 800a644:	24000034 	.word	0x24000034

0800a648 <__libc_init_array>:
 800a648:	b570      	push	{r4, r5, r6, lr}
 800a64a:	4d0d      	ldr	r5, [pc, #52]	@ (800a680 <__libc_init_array+0x38>)
 800a64c:	4c0d      	ldr	r4, [pc, #52]	@ (800a684 <__libc_init_array+0x3c>)
 800a64e:	1b64      	subs	r4, r4, r5
 800a650:	10a4      	asrs	r4, r4, #2
 800a652:	2600      	movs	r6, #0
 800a654:	42a6      	cmp	r6, r4
 800a656:	d109      	bne.n	800a66c <__libc_init_array+0x24>
 800a658:	4d0b      	ldr	r5, [pc, #44]	@ (800a688 <__libc_init_array+0x40>)
 800a65a:	4c0c      	ldr	r4, [pc, #48]	@ (800a68c <__libc_init_array+0x44>)
 800a65c:	f001 fdbe 	bl	800c1dc <_init>
 800a660:	1b64      	subs	r4, r4, r5
 800a662:	10a4      	asrs	r4, r4, #2
 800a664:	2600      	movs	r6, #0
 800a666:	42a6      	cmp	r6, r4
 800a668:	d105      	bne.n	800a676 <__libc_init_array+0x2e>
 800a66a:	bd70      	pop	{r4, r5, r6, pc}
 800a66c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a670:	4798      	blx	r3
 800a672:	3601      	adds	r6, #1
 800a674:	e7ee      	b.n	800a654 <__libc_init_array+0xc>
 800a676:	f855 3b04 	ldr.w	r3, [r5], #4
 800a67a:	4798      	blx	r3
 800a67c:	3601      	adds	r6, #1
 800a67e:	e7f2      	b.n	800a666 <__libc_init_array+0x1e>
 800a680:	0800c74c 	.word	0x0800c74c
 800a684:	0800c74c 	.word	0x0800c74c
 800a688:	0800c74c 	.word	0x0800c74c
 800a68c:	0800c750 	.word	0x0800c750

0800a690 <__retarget_lock_init_recursive>:
 800a690:	4770      	bx	lr

0800a692 <__retarget_lock_acquire_recursive>:
 800a692:	4770      	bx	lr

0800a694 <__retarget_lock_release_recursive>:
 800a694:	4770      	bx	lr

0800a696 <memcpy>:
 800a696:	440a      	add	r2, r1
 800a698:	4291      	cmp	r1, r2
 800a69a:	f100 33ff 	add.w	r3, r0, #4294967295
 800a69e:	d100      	bne.n	800a6a2 <memcpy+0xc>
 800a6a0:	4770      	bx	lr
 800a6a2:	b510      	push	{r4, lr}
 800a6a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a6a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a6ac:	4291      	cmp	r1, r2
 800a6ae:	d1f9      	bne.n	800a6a4 <memcpy+0xe>
 800a6b0:	bd10      	pop	{r4, pc}

0800a6b2 <quorem>:
 800a6b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6b6:	6903      	ldr	r3, [r0, #16]
 800a6b8:	690c      	ldr	r4, [r1, #16]
 800a6ba:	42a3      	cmp	r3, r4
 800a6bc:	4607      	mov	r7, r0
 800a6be:	db7e      	blt.n	800a7be <quorem+0x10c>
 800a6c0:	3c01      	subs	r4, #1
 800a6c2:	f101 0814 	add.w	r8, r1, #20
 800a6c6:	00a3      	lsls	r3, r4, #2
 800a6c8:	f100 0514 	add.w	r5, r0, #20
 800a6cc:	9300      	str	r3, [sp, #0]
 800a6ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a6d2:	9301      	str	r3, [sp, #4]
 800a6d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a6d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a6dc:	3301      	adds	r3, #1
 800a6de:	429a      	cmp	r2, r3
 800a6e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a6e4:	fbb2 f6f3 	udiv	r6, r2, r3
 800a6e8:	d32e      	bcc.n	800a748 <quorem+0x96>
 800a6ea:	f04f 0a00 	mov.w	sl, #0
 800a6ee:	46c4      	mov	ip, r8
 800a6f0:	46ae      	mov	lr, r5
 800a6f2:	46d3      	mov	fp, sl
 800a6f4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a6f8:	b298      	uxth	r0, r3
 800a6fa:	fb06 a000 	mla	r0, r6, r0, sl
 800a6fe:	0c02      	lsrs	r2, r0, #16
 800a700:	0c1b      	lsrs	r3, r3, #16
 800a702:	fb06 2303 	mla	r3, r6, r3, r2
 800a706:	f8de 2000 	ldr.w	r2, [lr]
 800a70a:	b280      	uxth	r0, r0
 800a70c:	b292      	uxth	r2, r2
 800a70e:	1a12      	subs	r2, r2, r0
 800a710:	445a      	add	r2, fp
 800a712:	f8de 0000 	ldr.w	r0, [lr]
 800a716:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a71a:	b29b      	uxth	r3, r3
 800a71c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a720:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a724:	b292      	uxth	r2, r2
 800a726:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a72a:	45e1      	cmp	r9, ip
 800a72c:	f84e 2b04 	str.w	r2, [lr], #4
 800a730:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a734:	d2de      	bcs.n	800a6f4 <quorem+0x42>
 800a736:	9b00      	ldr	r3, [sp, #0]
 800a738:	58eb      	ldr	r3, [r5, r3]
 800a73a:	b92b      	cbnz	r3, 800a748 <quorem+0x96>
 800a73c:	9b01      	ldr	r3, [sp, #4]
 800a73e:	3b04      	subs	r3, #4
 800a740:	429d      	cmp	r5, r3
 800a742:	461a      	mov	r2, r3
 800a744:	d32f      	bcc.n	800a7a6 <quorem+0xf4>
 800a746:	613c      	str	r4, [r7, #16]
 800a748:	4638      	mov	r0, r7
 800a74a:	f001 f90d 	bl	800b968 <__mcmp>
 800a74e:	2800      	cmp	r0, #0
 800a750:	db25      	blt.n	800a79e <quorem+0xec>
 800a752:	4629      	mov	r1, r5
 800a754:	2000      	movs	r0, #0
 800a756:	f858 2b04 	ldr.w	r2, [r8], #4
 800a75a:	f8d1 c000 	ldr.w	ip, [r1]
 800a75e:	fa1f fe82 	uxth.w	lr, r2
 800a762:	fa1f f38c 	uxth.w	r3, ip
 800a766:	eba3 030e 	sub.w	r3, r3, lr
 800a76a:	4403      	add	r3, r0
 800a76c:	0c12      	lsrs	r2, r2, #16
 800a76e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a772:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a776:	b29b      	uxth	r3, r3
 800a778:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a77c:	45c1      	cmp	r9, r8
 800a77e:	f841 3b04 	str.w	r3, [r1], #4
 800a782:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a786:	d2e6      	bcs.n	800a756 <quorem+0xa4>
 800a788:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a78c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a790:	b922      	cbnz	r2, 800a79c <quorem+0xea>
 800a792:	3b04      	subs	r3, #4
 800a794:	429d      	cmp	r5, r3
 800a796:	461a      	mov	r2, r3
 800a798:	d30b      	bcc.n	800a7b2 <quorem+0x100>
 800a79a:	613c      	str	r4, [r7, #16]
 800a79c:	3601      	adds	r6, #1
 800a79e:	4630      	mov	r0, r6
 800a7a0:	b003      	add	sp, #12
 800a7a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7a6:	6812      	ldr	r2, [r2, #0]
 800a7a8:	3b04      	subs	r3, #4
 800a7aa:	2a00      	cmp	r2, #0
 800a7ac:	d1cb      	bne.n	800a746 <quorem+0x94>
 800a7ae:	3c01      	subs	r4, #1
 800a7b0:	e7c6      	b.n	800a740 <quorem+0x8e>
 800a7b2:	6812      	ldr	r2, [r2, #0]
 800a7b4:	3b04      	subs	r3, #4
 800a7b6:	2a00      	cmp	r2, #0
 800a7b8:	d1ef      	bne.n	800a79a <quorem+0xe8>
 800a7ba:	3c01      	subs	r4, #1
 800a7bc:	e7ea      	b.n	800a794 <quorem+0xe2>
 800a7be:	2000      	movs	r0, #0
 800a7c0:	e7ee      	b.n	800a7a0 <quorem+0xee>
 800a7c2:	0000      	movs	r0, r0
 800a7c4:	0000      	movs	r0, r0
	...

0800a7c8 <_dtoa_r>:
 800a7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7cc:	ed2d 8b02 	vpush	{d8}
 800a7d0:	69c7      	ldr	r7, [r0, #28]
 800a7d2:	b091      	sub	sp, #68	@ 0x44
 800a7d4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a7d8:	ec55 4b10 	vmov	r4, r5, d0
 800a7dc:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800a7de:	9107      	str	r1, [sp, #28]
 800a7e0:	4681      	mov	r9, r0
 800a7e2:	9209      	str	r2, [sp, #36]	@ 0x24
 800a7e4:	930d      	str	r3, [sp, #52]	@ 0x34
 800a7e6:	b97f      	cbnz	r7, 800a808 <_dtoa_r+0x40>
 800a7e8:	2010      	movs	r0, #16
 800a7ea:	f000 fd95 	bl	800b318 <malloc>
 800a7ee:	4602      	mov	r2, r0
 800a7f0:	f8c9 001c 	str.w	r0, [r9, #28]
 800a7f4:	b920      	cbnz	r0, 800a800 <_dtoa_r+0x38>
 800a7f6:	4ba0      	ldr	r3, [pc, #640]	@ (800aa78 <_dtoa_r+0x2b0>)
 800a7f8:	21ef      	movs	r1, #239	@ 0xef
 800a7fa:	48a0      	ldr	r0, [pc, #640]	@ (800aa7c <_dtoa_r+0x2b4>)
 800a7fc:	f001 fc3e 	bl	800c07c <__assert_func>
 800a800:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a804:	6007      	str	r7, [r0, #0]
 800a806:	60c7      	str	r7, [r0, #12]
 800a808:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a80c:	6819      	ldr	r1, [r3, #0]
 800a80e:	b159      	cbz	r1, 800a828 <_dtoa_r+0x60>
 800a810:	685a      	ldr	r2, [r3, #4]
 800a812:	604a      	str	r2, [r1, #4]
 800a814:	2301      	movs	r3, #1
 800a816:	4093      	lsls	r3, r2
 800a818:	608b      	str	r3, [r1, #8]
 800a81a:	4648      	mov	r0, r9
 800a81c:	f000 fe72 	bl	800b504 <_Bfree>
 800a820:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a824:	2200      	movs	r2, #0
 800a826:	601a      	str	r2, [r3, #0]
 800a828:	1e2b      	subs	r3, r5, #0
 800a82a:	bfbb      	ittet	lt
 800a82c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a830:	9303      	strlt	r3, [sp, #12]
 800a832:	2300      	movge	r3, #0
 800a834:	2201      	movlt	r2, #1
 800a836:	bfac      	ite	ge
 800a838:	6033      	strge	r3, [r6, #0]
 800a83a:	6032      	strlt	r2, [r6, #0]
 800a83c:	4b90      	ldr	r3, [pc, #576]	@ (800aa80 <_dtoa_r+0x2b8>)
 800a83e:	9e03      	ldr	r6, [sp, #12]
 800a840:	43b3      	bics	r3, r6
 800a842:	d110      	bne.n	800a866 <_dtoa_r+0x9e>
 800a844:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a846:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a84a:	6013      	str	r3, [r2, #0]
 800a84c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800a850:	4323      	orrs	r3, r4
 800a852:	f000 84e6 	beq.w	800b222 <_dtoa_r+0xa5a>
 800a856:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a858:	4f8a      	ldr	r7, [pc, #552]	@ (800aa84 <_dtoa_r+0x2bc>)
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	f000 84e8 	beq.w	800b230 <_dtoa_r+0xa68>
 800a860:	1cfb      	adds	r3, r7, #3
 800a862:	f000 bce3 	b.w	800b22c <_dtoa_r+0xa64>
 800a866:	ed9d 8b02 	vldr	d8, [sp, #8]
 800a86a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a86e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a872:	d10a      	bne.n	800a88a <_dtoa_r+0xc2>
 800a874:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a876:	2301      	movs	r3, #1
 800a878:	6013      	str	r3, [r2, #0]
 800a87a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a87c:	b113      	cbz	r3, 800a884 <_dtoa_r+0xbc>
 800a87e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800a880:	4b81      	ldr	r3, [pc, #516]	@ (800aa88 <_dtoa_r+0x2c0>)
 800a882:	6013      	str	r3, [r2, #0]
 800a884:	4f81      	ldr	r7, [pc, #516]	@ (800aa8c <_dtoa_r+0x2c4>)
 800a886:	f000 bcd3 	b.w	800b230 <_dtoa_r+0xa68>
 800a88a:	aa0e      	add	r2, sp, #56	@ 0x38
 800a88c:	a90f      	add	r1, sp, #60	@ 0x3c
 800a88e:	4648      	mov	r0, r9
 800a890:	eeb0 0b48 	vmov.f64	d0, d8
 800a894:	f001 f918 	bl	800bac8 <__d2b>
 800a898:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800a89c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a89e:	9001      	str	r0, [sp, #4]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d045      	beq.n	800a930 <_dtoa_r+0x168>
 800a8a4:	eeb0 7b48 	vmov.f64	d7, d8
 800a8a8:	ee18 1a90 	vmov	r1, s17
 800a8ac:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800a8b0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800a8b4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800a8b8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800a8bc:	2500      	movs	r5, #0
 800a8be:	ee07 1a90 	vmov	s15, r1
 800a8c2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800a8c6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800aa60 <_dtoa_r+0x298>
 800a8ca:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a8ce:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800aa68 <_dtoa_r+0x2a0>
 800a8d2:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a8d6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800aa70 <_dtoa_r+0x2a8>
 800a8da:	ee07 3a90 	vmov	s15, r3
 800a8de:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800a8e2:	eeb0 7b46 	vmov.f64	d7, d6
 800a8e6:	eea4 7b05 	vfma.f64	d7, d4, d5
 800a8ea:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800a8ee:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800a8f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8f6:	ee16 8a90 	vmov	r8, s13
 800a8fa:	d508      	bpl.n	800a90e <_dtoa_r+0x146>
 800a8fc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800a900:	eeb4 6b47 	vcmp.f64	d6, d7
 800a904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a908:	bf18      	it	ne
 800a90a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800a90e:	f1b8 0f16 	cmp.w	r8, #22
 800a912:	d82b      	bhi.n	800a96c <_dtoa_r+0x1a4>
 800a914:	495e      	ldr	r1, [pc, #376]	@ (800aa90 <_dtoa_r+0x2c8>)
 800a916:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800a91a:	ed91 7b00 	vldr	d7, [r1]
 800a91e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800a922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a926:	d501      	bpl.n	800a92c <_dtoa_r+0x164>
 800a928:	f108 38ff 	add.w	r8, r8, #4294967295
 800a92c:	2100      	movs	r1, #0
 800a92e:	e01e      	b.n	800a96e <_dtoa_r+0x1a6>
 800a930:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a932:	4413      	add	r3, r2
 800a934:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800a938:	2920      	cmp	r1, #32
 800a93a:	bfc1      	itttt	gt
 800a93c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800a940:	408e      	lslgt	r6, r1
 800a942:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800a946:	fa24 f101 	lsrgt.w	r1, r4, r1
 800a94a:	bfd6      	itet	le
 800a94c:	f1c1 0120 	rsble	r1, r1, #32
 800a950:	4331      	orrgt	r1, r6
 800a952:	fa04 f101 	lslle.w	r1, r4, r1
 800a956:	ee07 1a90 	vmov	s15, r1
 800a95a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a95e:	3b01      	subs	r3, #1
 800a960:	ee17 1a90 	vmov	r1, s15
 800a964:	2501      	movs	r5, #1
 800a966:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800a96a:	e7a8      	b.n	800a8be <_dtoa_r+0xf6>
 800a96c:	2101      	movs	r1, #1
 800a96e:	1ad2      	subs	r2, r2, r3
 800a970:	1e53      	subs	r3, r2, #1
 800a972:	9306      	str	r3, [sp, #24]
 800a974:	bf45      	ittet	mi
 800a976:	f1c2 0301 	rsbmi	r3, r2, #1
 800a97a:	9304      	strmi	r3, [sp, #16]
 800a97c:	2300      	movpl	r3, #0
 800a97e:	2300      	movmi	r3, #0
 800a980:	bf4c      	ite	mi
 800a982:	9306      	strmi	r3, [sp, #24]
 800a984:	9304      	strpl	r3, [sp, #16]
 800a986:	f1b8 0f00 	cmp.w	r8, #0
 800a98a:	910c      	str	r1, [sp, #48]	@ 0x30
 800a98c:	db18      	blt.n	800a9c0 <_dtoa_r+0x1f8>
 800a98e:	9b06      	ldr	r3, [sp, #24]
 800a990:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800a994:	4443      	add	r3, r8
 800a996:	9306      	str	r3, [sp, #24]
 800a998:	2300      	movs	r3, #0
 800a99a:	9a07      	ldr	r2, [sp, #28]
 800a99c:	2a09      	cmp	r2, #9
 800a99e:	d845      	bhi.n	800aa2c <_dtoa_r+0x264>
 800a9a0:	2a05      	cmp	r2, #5
 800a9a2:	bfc4      	itt	gt
 800a9a4:	3a04      	subgt	r2, #4
 800a9a6:	9207      	strgt	r2, [sp, #28]
 800a9a8:	9a07      	ldr	r2, [sp, #28]
 800a9aa:	f1a2 0202 	sub.w	r2, r2, #2
 800a9ae:	bfcc      	ite	gt
 800a9b0:	2400      	movgt	r4, #0
 800a9b2:	2401      	movle	r4, #1
 800a9b4:	2a03      	cmp	r2, #3
 800a9b6:	d844      	bhi.n	800aa42 <_dtoa_r+0x27a>
 800a9b8:	e8df f002 	tbb	[pc, r2]
 800a9bc:	0b173634 	.word	0x0b173634
 800a9c0:	9b04      	ldr	r3, [sp, #16]
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	eba3 0308 	sub.w	r3, r3, r8
 800a9c8:	9304      	str	r3, [sp, #16]
 800a9ca:	920a      	str	r2, [sp, #40]	@ 0x28
 800a9cc:	f1c8 0300 	rsb	r3, r8, #0
 800a9d0:	e7e3      	b.n	800a99a <_dtoa_r+0x1d2>
 800a9d2:	2201      	movs	r2, #1
 800a9d4:	9208      	str	r2, [sp, #32]
 800a9d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a9d8:	eb08 0b02 	add.w	fp, r8, r2
 800a9dc:	f10b 0a01 	add.w	sl, fp, #1
 800a9e0:	4652      	mov	r2, sl
 800a9e2:	2a01      	cmp	r2, #1
 800a9e4:	bfb8      	it	lt
 800a9e6:	2201      	movlt	r2, #1
 800a9e8:	e006      	b.n	800a9f8 <_dtoa_r+0x230>
 800a9ea:	2201      	movs	r2, #1
 800a9ec:	9208      	str	r2, [sp, #32]
 800a9ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a9f0:	2a00      	cmp	r2, #0
 800a9f2:	dd29      	ble.n	800aa48 <_dtoa_r+0x280>
 800a9f4:	4693      	mov	fp, r2
 800a9f6:	4692      	mov	sl, r2
 800a9f8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800a9fc:	2100      	movs	r1, #0
 800a9fe:	2004      	movs	r0, #4
 800aa00:	f100 0614 	add.w	r6, r0, #20
 800aa04:	4296      	cmp	r6, r2
 800aa06:	d926      	bls.n	800aa56 <_dtoa_r+0x28e>
 800aa08:	6079      	str	r1, [r7, #4]
 800aa0a:	4648      	mov	r0, r9
 800aa0c:	9305      	str	r3, [sp, #20]
 800aa0e:	f000 fd39 	bl	800b484 <_Balloc>
 800aa12:	9b05      	ldr	r3, [sp, #20]
 800aa14:	4607      	mov	r7, r0
 800aa16:	2800      	cmp	r0, #0
 800aa18:	d13e      	bne.n	800aa98 <_dtoa_r+0x2d0>
 800aa1a:	4b1e      	ldr	r3, [pc, #120]	@ (800aa94 <_dtoa_r+0x2cc>)
 800aa1c:	4602      	mov	r2, r0
 800aa1e:	f240 11af 	movw	r1, #431	@ 0x1af
 800aa22:	e6ea      	b.n	800a7fa <_dtoa_r+0x32>
 800aa24:	2200      	movs	r2, #0
 800aa26:	e7e1      	b.n	800a9ec <_dtoa_r+0x224>
 800aa28:	2200      	movs	r2, #0
 800aa2a:	e7d3      	b.n	800a9d4 <_dtoa_r+0x20c>
 800aa2c:	2401      	movs	r4, #1
 800aa2e:	2200      	movs	r2, #0
 800aa30:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800aa34:	f04f 3bff 	mov.w	fp, #4294967295
 800aa38:	2100      	movs	r1, #0
 800aa3a:	46da      	mov	sl, fp
 800aa3c:	2212      	movs	r2, #18
 800aa3e:	9109      	str	r1, [sp, #36]	@ 0x24
 800aa40:	e7da      	b.n	800a9f8 <_dtoa_r+0x230>
 800aa42:	2201      	movs	r2, #1
 800aa44:	9208      	str	r2, [sp, #32]
 800aa46:	e7f5      	b.n	800aa34 <_dtoa_r+0x26c>
 800aa48:	f04f 0b01 	mov.w	fp, #1
 800aa4c:	46da      	mov	sl, fp
 800aa4e:	465a      	mov	r2, fp
 800aa50:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800aa54:	e7d0      	b.n	800a9f8 <_dtoa_r+0x230>
 800aa56:	3101      	adds	r1, #1
 800aa58:	0040      	lsls	r0, r0, #1
 800aa5a:	e7d1      	b.n	800aa00 <_dtoa_r+0x238>
 800aa5c:	f3af 8000 	nop.w
 800aa60:	636f4361 	.word	0x636f4361
 800aa64:	3fd287a7 	.word	0x3fd287a7
 800aa68:	8b60c8b3 	.word	0x8b60c8b3
 800aa6c:	3fc68a28 	.word	0x3fc68a28
 800aa70:	509f79fb 	.word	0x509f79fb
 800aa74:	3fd34413 	.word	0x3fd34413
 800aa78:	0800c411 	.word	0x0800c411
 800aa7c:	0800c428 	.word	0x0800c428
 800aa80:	7ff00000 	.word	0x7ff00000
 800aa84:	0800c40d 	.word	0x0800c40d
 800aa88:	0800c3e1 	.word	0x0800c3e1
 800aa8c:	0800c3e0 	.word	0x0800c3e0
 800aa90:	0800c578 	.word	0x0800c578
 800aa94:	0800c480 	.word	0x0800c480
 800aa98:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800aa9c:	f1ba 0f0e 	cmp.w	sl, #14
 800aaa0:	6010      	str	r0, [r2, #0]
 800aaa2:	d86e      	bhi.n	800ab82 <_dtoa_r+0x3ba>
 800aaa4:	2c00      	cmp	r4, #0
 800aaa6:	d06c      	beq.n	800ab82 <_dtoa_r+0x3ba>
 800aaa8:	f1b8 0f00 	cmp.w	r8, #0
 800aaac:	f340 80b4 	ble.w	800ac18 <_dtoa_r+0x450>
 800aab0:	4ac8      	ldr	r2, [pc, #800]	@ (800add4 <_dtoa_r+0x60c>)
 800aab2:	f008 010f 	and.w	r1, r8, #15
 800aab6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800aaba:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800aabe:	ed92 7b00 	vldr	d7, [r2]
 800aac2:	ea4f 1128 	mov.w	r1, r8, asr #4
 800aac6:	f000 809b 	beq.w	800ac00 <_dtoa_r+0x438>
 800aaca:	4ac3      	ldr	r2, [pc, #780]	@ (800add8 <_dtoa_r+0x610>)
 800aacc:	ed92 6b08 	vldr	d6, [r2, #32]
 800aad0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800aad4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800aad8:	f001 010f 	and.w	r1, r1, #15
 800aadc:	2203      	movs	r2, #3
 800aade:	48be      	ldr	r0, [pc, #760]	@ (800add8 <_dtoa_r+0x610>)
 800aae0:	2900      	cmp	r1, #0
 800aae2:	f040 808f 	bne.w	800ac04 <_dtoa_r+0x43c>
 800aae6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800aaea:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800aaee:	ed8d 7b02 	vstr	d7, [sp, #8]
 800aaf2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800aaf4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aaf8:	2900      	cmp	r1, #0
 800aafa:	f000 80b3 	beq.w	800ac64 <_dtoa_r+0x49c>
 800aafe:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800ab02:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ab06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab0a:	f140 80ab 	bpl.w	800ac64 <_dtoa_r+0x49c>
 800ab0e:	f1ba 0f00 	cmp.w	sl, #0
 800ab12:	f000 80a7 	beq.w	800ac64 <_dtoa_r+0x49c>
 800ab16:	f1bb 0f00 	cmp.w	fp, #0
 800ab1a:	dd30      	ble.n	800ab7e <_dtoa_r+0x3b6>
 800ab1c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800ab20:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ab24:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ab28:	f108 31ff 	add.w	r1, r8, #4294967295
 800ab2c:	9105      	str	r1, [sp, #20]
 800ab2e:	3201      	adds	r2, #1
 800ab30:	465c      	mov	r4, fp
 800ab32:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ab36:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800ab3a:	ee07 2a90 	vmov	s15, r2
 800ab3e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800ab42:	eea7 5b06 	vfma.f64	d5, d7, d6
 800ab46:	ee15 2a90 	vmov	r2, s11
 800ab4a:	ec51 0b15 	vmov	r0, r1, d5
 800ab4e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800ab52:	2c00      	cmp	r4, #0
 800ab54:	f040 808a 	bne.w	800ac6c <_dtoa_r+0x4a4>
 800ab58:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800ab5c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800ab60:	ec41 0b17 	vmov	d7, r0, r1
 800ab64:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ab68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab6c:	f300 826a 	bgt.w	800b044 <_dtoa_r+0x87c>
 800ab70:	eeb1 7b47 	vneg.f64	d7, d7
 800ab74:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ab78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab7c:	d423      	bmi.n	800abc6 <_dtoa_r+0x3fe>
 800ab7e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800ab82:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ab84:	2a00      	cmp	r2, #0
 800ab86:	f2c0 8129 	blt.w	800addc <_dtoa_r+0x614>
 800ab8a:	f1b8 0f0e 	cmp.w	r8, #14
 800ab8e:	f300 8125 	bgt.w	800addc <_dtoa_r+0x614>
 800ab92:	4b90      	ldr	r3, [pc, #576]	@ (800add4 <_dtoa_r+0x60c>)
 800ab94:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ab98:	ed93 6b00 	vldr	d6, [r3]
 800ab9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	f280 80c8 	bge.w	800ad34 <_dtoa_r+0x56c>
 800aba4:	f1ba 0f00 	cmp.w	sl, #0
 800aba8:	f300 80c4 	bgt.w	800ad34 <_dtoa_r+0x56c>
 800abac:	d10b      	bne.n	800abc6 <_dtoa_r+0x3fe>
 800abae:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800abb2:	ee26 6b07 	vmul.f64	d6, d6, d7
 800abb6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800abba:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800abbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abc2:	f2c0 823c 	blt.w	800b03e <_dtoa_r+0x876>
 800abc6:	2400      	movs	r4, #0
 800abc8:	4625      	mov	r5, r4
 800abca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abcc:	43db      	mvns	r3, r3
 800abce:	9305      	str	r3, [sp, #20]
 800abd0:	463e      	mov	r6, r7
 800abd2:	f04f 0800 	mov.w	r8, #0
 800abd6:	4621      	mov	r1, r4
 800abd8:	4648      	mov	r0, r9
 800abda:	f000 fc93 	bl	800b504 <_Bfree>
 800abde:	2d00      	cmp	r5, #0
 800abe0:	f000 80a2 	beq.w	800ad28 <_dtoa_r+0x560>
 800abe4:	f1b8 0f00 	cmp.w	r8, #0
 800abe8:	d005      	beq.n	800abf6 <_dtoa_r+0x42e>
 800abea:	45a8      	cmp	r8, r5
 800abec:	d003      	beq.n	800abf6 <_dtoa_r+0x42e>
 800abee:	4641      	mov	r1, r8
 800abf0:	4648      	mov	r0, r9
 800abf2:	f000 fc87 	bl	800b504 <_Bfree>
 800abf6:	4629      	mov	r1, r5
 800abf8:	4648      	mov	r0, r9
 800abfa:	f000 fc83 	bl	800b504 <_Bfree>
 800abfe:	e093      	b.n	800ad28 <_dtoa_r+0x560>
 800ac00:	2202      	movs	r2, #2
 800ac02:	e76c      	b.n	800aade <_dtoa_r+0x316>
 800ac04:	07cc      	lsls	r4, r1, #31
 800ac06:	d504      	bpl.n	800ac12 <_dtoa_r+0x44a>
 800ac08:	ed90 6b00 	vldr	d6, [r0]
 800ac0c:	3201      	adds	r2, #1
 800ac0e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ac12:	1049      	asrs	r1, r1, #1
 800ac14:	3008      	adds	r0, #8
 800ac16:	e763      	b.n	800aae0 <_dtoa_r+0x318>
 800ac18:	d022      	beq.n	800ac60 <_dtoa_r+0x498>
 800ac1a:	f1c8 0100 	rsb	r1, r8, #0
 800ac1e:	4a6d      	ldr	r2, [pc, #436]	@ (800add4 <_dtoa_r+0x60c>)
 800ac20:	f001 000f 	and.w	r0, r1, #15
 800ac24:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800ac28:	ed92 7b00 	vldr	d7, [r2]
 800ac2c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800ac30:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ac34:	4868      	ldr	r0, [pc, #416]	@ (800add8 <_dtoa_r+0x610>)
 800ac36:	1109      	asrs	r1, r1, #4
 800ac38:	2400      	movs	r4, #0
 800ac3a:	2202      	movs	r2, #2
 800ac3c:	b929      	cbnz	r1, 800ac4a <_dtoa_r+0x482>
 800ac3e:	2c00      	cmp	r4, #0
 800ac40:	f43f af57 	beq.w	800aaf2 <_dtoa_r+0x32a>
 800ac44:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ac48:	e753      	b.n	800aaf2 <_dtoa_r+0x32a>
 800ac4a:	07ce      	lsls	r6, r1, #31
 800ac4c:	d505      	bpl.n	800ac5a <_dtoa_r+0x492>
 800ac4e:	ed90 6b00 	vldr	d6, [r0]
 800ac52:	3201      	adds	r2, #1
 800ac54:	2401      	movs	r4, #1
 800ac56:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ac5a:	1049      	asrs	r1, r1, #1
 800ac5c:	3008      	adds	r0, #8
 800ac5e:	e7ed      	b.n	800ac3c <_dtoa_r+0x474>
 800ac60:	2202      	movs	r2, #2
 800ac62:	e746      	b.n	800aaf2 <_dtoa_r+0x32a>
 800ac64:	f8cd 8014 	str.w	r8, [sp, #20]
 800ac68:	4654      	mov	r4, sl
 800ac6a:	e762      	b.n	800ab32 <_dtoa_r+0x36a>
 800ac6c:	4a59      	ldr	r2, [pc, #356]	@ (800add4 <_dtoa_r+0x60c>)
 800ac6e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800ac72:	ed12 4b02 	vldr	d4, [r2, #-8]
 800ac76:	9a08      	ldr	r2, [sp, #32]
 800ac78:	ec41 0b17 	vmov	d7, r0, r1
 800ac7c:	443c      	add	r4, r7
 800ac7e:	b34a      	cbz	r2, 800acd4 <_dtoa_r+0x50c>
 800ac80:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800ac84:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800ac88:	463e      	mov	r6, r7
 800ac8a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800ac8e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800ac92:	ee35 7b47 	vsub.f64	d7, d5, d7
 800ac96:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ac9a:	ee14 2a90 	vmov	r2, s9
 800ac9e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800aca2:	3230      	adds	r2, #48	@ 0x30
 800aca4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800aca8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800acac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acb0:	f806 2b01 	strb.w	r2, [r6], #1
 800acb4:	d438      	bmi.n	800ad28 <_dtoa_r+0x560>
 800acb6:	ee32 5b46 	vsub.f64	d5, d2, d6
 800acba:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800acbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acc2:	d46e      	bmi.n	800ada2 <_dtoa_r+0x5da>
 800acc4:	42a6      	cmp	r6, r4
 800acc6:	f43f af5a 	beq.w	800ab7e <_dtoa_r+0x3b6>
 800acca:	ee27 7b03 	vmul.f64	d7, d7, d3
 800acce:	ee26 6b03 	vmul.f64	d6, d6, d3
 800acd2:	e7e0      	b.n	800ac96 <_dtoa_r+0x4ce>
 800acd4:	4621      	mov	r1, r4
 800acd6:	463e      	mov	r6, r7
 800acd8:	ee27 7b04 	vmul.f64	d7, d7, d4
 800acdc:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800ace0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ace4:	ee14 2a90 	vmov	r2, s9
 800ace8:	3230      	adds	r2, #48	@ 0x30
 800acea:	f806 2b01 	strb.w	r2, [r6], #1
 800acee:	42a6      	cmp	r6, r4
 800acf0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800acf4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800acf8:	d119      	bne.n	800ad2e <_dtoa_r+0x566>
 800acfa:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800acfe:	ee37 4b05 	vadd.f64	d4, d7, d5
 800ad02:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800ad06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad0a:	dc4a      	bgt.n	800ada2 <_dtoa_r+0x5da>
 800ad0c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800ad10:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800ad14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad18:	f57f af31 	bpl.w	800ab7e <_dtoa_r+0x3b6>
 800ad1c:	460e      	mov	r6, r1
 800ad1e:	3901      	subs	r1, #1
 800ad20:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ad24:	2b30      	cmp	r3, #48	@ 0x30
 800ad26:	d0f9      	beq.n	800ad1c <_dtoa_r+0x554>
 800ad28:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800ad2c:	e027      	b.n	800ad7e <_dtoa_r+0x5b6>
 800ad2e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ad32:	e7d5      	b.n	800ace0 <_dtoa_r+0x518>
 800ad34:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ad38:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800ad3c:	463e      	mov	r6, r7
 800ad3e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800ad42:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800ad46:	ee15 3a10 	vmov	r3, s10
 800ad4a:	3330      	adds	r3, #48	@ 0x30
 800ad4c:	f806 3b01 	strb.w	r3, [r6], #1
 800ad50:	1bf3      	subs	r3, r6, r7
 800ad52:	459a      	cmp	sl, r3
 800ad54:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800ad58:	eea3 7b46 	vfms.f64	d7, d3, d6
 800ad5c:	d132      	bne.n	800adc4 <_dtoa_r+0x5fc>
 800ad5e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800ad62:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ad66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad6a:	dc18      	bgt.n	800ad9e <_dtoa_r+0x5d6>
 800ad6c:	eeb4 7b46 	vcmp.f64	d7, d6
 800ad70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad74:	d103      	bne.n	800ad7e <_dtoa_r+0x5b6>
 800ad76:	ee15 3a10 	vmov	r3, s10
 800ad7a:	07db      	lsls	r3, r3, #31
 800ad7c:	d40f      	bmi.n	800ad9e <_dtoa_r+0x5d6>
 800ad7e:	9901      	ldr	r1, [sp, #4]
 800ad80:	4648      	mov	r0, r9
 800ad82:	f000 fbbf 	bl	800b504 <_Bfree>
 800ad86:	2300      	movs	r3, #0
 800ad88:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ad8a:	7033      	strb	r3, [r6, #0]
 800ad8c:	f108 0301 	add.w	r3, r8, #1
 800ad90:	6013      	str	r3, [r2, #0]
 800ad92:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	f000 824b 	beq.w	800b230 <_dtoa_r+0xa68>
 800ad9a:	601e      	str	r6, [r3, #0]
 800ad9c:	e248      	b.n	800b230 <_dtoa_r+0xa68>
 800ad9e:	f8cd 8014 	str.w	r8, [sp, #20]
 800ada2:	4633      	mov	r3, r6
 800ada4:	461e      	mov	r6, r3
 800ada6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800adaa:	2a39      	cmp	r2, #57	@ 0x39
 800adac:	d106      	bne.n	800adbc <_dtoa_r+0x5f4>
 800adae:	429f      	cmp	r7, r3
 800adb0:	d1f8      	bne.n	800ada4 <_dtoa_r+0x5dc>
 800adb2:	9a05      	ldr	r2, [sp, #20]
 800adb4:	3201      	adds	r2, #1
 800adb6:	9205      	str	r2, [sp, #20]
 800adb8:	2230      	movs	r2, #48	@ 0x30
 800adba:	703a      	strb	r2, [r7, #0]
 800adbc:	781a      	ldrb	r2, [r3, #0]
 800adbe:	3201      	adds	r2, #1
 800adc0:	701a      	strb	r2, [r3, #0]
 800adc2:	e7b1      	b.n	800ad28 <_dtoa_r+0x560>
 800adc4:	ee27 7b04 	vmul.f64	d7, d7, d4
 800adc8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800adcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800add0:	d1b5      	bne.n	800ad3e <_dtoa_r+0x576>
 800add2:	e7d4      	b.n	800ad7e <_dtoa_r+0x5b6>
 800add4:	0800c578 	.word	0x0800c578
 800add8:	0800c550 	.word	0x0800c550
 800addc:	9908      	ldr	r1, [sp, #32]
 800adde:	2900      	cmp	r1, #0
 800ade0:	f000 80e9 	beq.w	800afb6 <_dtoa_r+0x7ee>
 800ade4:	9907      	ldr	r1, [sp, #28]
 800ade6:	2901      	cmp	r1, #1
 800ade8:	f300 80cb 	bgt.w	800af82 <_dtoa_r+0x7ba>
 800adec:	2d00      	cmp	r5, #0
 800adee:	f000 80c4 	beq.w	800af7a <_dtoa_r+0x7b2>
 800adf2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800adf6:	9e04      	ldr	r6, [sp, #16]
 800adf8:	461c      	mov	r4, r3
 800adfa:	9305      	str	r3, [sp, #20]
 800adfc:	9b04      	ldr	r3, [sp, #16]
 800adfe:	4413      	add	r3, r2
 800ae00:	9304      	str	r3, [sp, #16]
 800ae02:	9b06      	ldr	r3, [sp, #24]
 800ae04:	2101      	movs	r1, #1
 800ae06:	4413      	add	r3, r2
 800ae08:	4648      	mov	r0, r9
 800ae0a:	9306      	str	r3, [sp, #24]
 800ae0c:	f000 fc2e 	bl	800b66c <__i2b>
 800ae10:	9b05      	ldr	r3, [sp, #20]
 800ae12:	4605      	mov	r5, r0
 800ae14:	b166      	cbz	r6, 800ae30 <_dtoa_r+0x668>
 800ae16:	9a06      	ldr	r2, [sp, #24]
 800ae18:	2a00      	cmp	r2, #0
 800ae1a:	dd09      	ble.n	800ae30 <_dtoa_r+0x668>
 800ae1c:	42b2      	cmp	r2, r6
 800ae1e:	9904      	ldr	r1, [sp, #16]
 800ae20:	bfa8      	it	ge
 800ae22:	4632      	movge	r2, r6
 800ae24:	1a89      	subs	r1, r1, r2
 800ae26:	9104      	str	r1, [sp, #16]
 800ae28:	9906      	ldr	r1, [sp, #24]
 800ae2a:	1ab6      	subs	r6, r6, r2
 800ae2c:	1a8a      	subs	r2, r1, r2
 800ae2e:	9206      	str	r2, [sp, #24]
 800ae30:	b30b      	cbz	r3, 800ae76 <_dtoa_r+0x6ae>
 800ae32:	9a08      	ldr	r2, [sp, #32]
 800ae34:	2a00      	cmp	r2, #0
 800ae36:	f000 80c5 	beq.w	800afc4 <_dtoa_r+0x7fc>
 800ae3a:	2c00      	cmp	r4, #0
 800ae3c:	f000 80bf 	beq.w	800afbe <_dtoa_r+0x7f6>
 800ae40:	4629      	mov	r1, r5
 800ae42:	4622      	mov	r2, r4
 800ae44:	4648      	mov	r0, r9
 800ae46:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ae48:	f000 fcc8 	bl	800b7dc <__pow5mult>
 800ae4c:	9a01      	ldr	r2, [sp, #4]
 800ae4e:	4601      	mov	r1, r0
 800ae50:	4605      	mov	r5, r0
 800ae52:	4648      	mov	r0, r9
 800ae54:	f000 fc20 	bl	800b698 <__multiply>
 800ae58:	9901      	ldr	r1, [sp, #4]
 800ae5a:	9005      	str	r0, [sp, #20]
 800ae5c:	4648      	mov	r0, r9
 800ae5e:	f000 fb51 	bl	800b504 <_Bfree>
 800ae62:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae64:	1b1b      	subs	r3, r3, r4
 800ae66:	f000 80b0 	beq.w	800afca <_dtoa_r+0x802>
 800ae6a:	9905      	ldr	r1, [sp, #20]
 800ae6c:	461a      	mov	r2, r3
 800ae6e:	4648      	mov	r0, r9
 800ae70:	f000 fcb4 	bl	800b7dc <__pow5mult>
 800ae74:	9001      	str	r0, [sp, #4]
 800ae76:	2101      	movs	r1, #1
 800ae78:	4648      	mov	r0, r9
 800ae7a:	f000 fbf7 	bl	800b66c <__i2b>
 800ae7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae80:	4604      	mov	r4, r0
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	f000 81da 	beq.w	800b23c <_dtoa_r+0xa74>
 800ae88:	461a      	mov	r2, r3
 800ae8a:	4601      	mov	r1, r0
 800ae8c:	4648      	mov	r0, r9
 800ae8e:	f000 fca5 	bl	800b7dc <__pow5mult>
 800ae92:	9b07      	ldr	r3, [sp, #28]
 800ae94:	2b01      	cmp	r3, #1
 800ae96:	4604      	mov	r4, r0
 800ae98:	f300 80a0 	bgt.w	800afdc <_dtoa_r+0x814>
 800ae9c:	9b02      	ldr	r3, [sp, #8]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	f040 8096 	bne.w	800afd0 <_dtoa_r+0x808>
 800aea4:	9b03      	ldr	r3, [sp, #12]
 800aea6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800aeaa:	2a00      	cmp	r2, #0
 800aeac:	f040 8092 	bne.w	800afd4 <_dtoa_r+0x80c>
 800aeb0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800aeb4:	0d12      	lsrs	r2, r2, #20
 800aeb6:	0512      	lsls	r2, r2, #20
 800aeb8:	2a00      	cmp	r2, #0
 800aeba:	f000 808d 	beq.w	800afd8 <_dtoa_r+0x810>
 800aebe:	9b04      	ldr	r3, [sp, #16]
 800aec0:	3301      	adds	r3, #1
 800aec2:	9304      	str	r3, [sp, #16]
 800aec4:	9b06      	ldr	r3, [sp, #24]
 800aec6:	3301      	adds	r3, #1
 800aec8:	9306      	str	r3, [sp, #24]
 800aeca:	2301      	movs	r3, #1
 800aecc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aece:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	f000 81b9 	beq.w	800b248 <_dtoa_r+0xa80>
 800aed6:	6922      	ldr	r2, [r4, #16]
 800aed8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800aedc:	6910      	ldr	r0, [r2, #16]
 800aede:	f000 fb79 	bl	800b5d4 <__hi0bits>
 800aee2:	f1c0 0020 	rsb	r0, r0, #32
 800aee6:	9b06      	ldr	r3, [sp, #24]
 800aee8:	4418      	add	r0, r3
 800aeea:	f010 001f 	ands.w	r0, r0, #31
 800aeee:	f000 8081 	beq.w	800aff4 <_dtoa_r+0x82c>
 800aef2:	f1c0 0220 	rsb	r2, r0, #32
 800aef6:	2a04      	cmp	r2, #4
 800aef8:	dd73      	ble.n	800afe2 <_dtoa_r+0x81a>
 800aefa:	9b04      	ldr	r3, [sp, #16]
 800aefc:	f1c0 001c 	rsb	r0, r0, #28
 800af00:	4403      	add	r3, r0
 800af02:	9304      	str	r3, [sp, #16]
 800af04:	9b06      	ldr	r3, [sp, #24]
 800af06:	4406      	add	r6, r0
 800af08:	4403      	add	r3, r0
 800af0a:	9306      	str	r3, [sp, #24]
 800af0c:	9b04      	ldr	r3, [sp, #16]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	dd05      	ble.n	800af1e <_dtoa_r+0x756>
 800af12:	9901      	ldr	r1, [sp, #4]
 800af14:	461a      	mov	r2, r3
 800af16:	4648      	mov	r0, r9
 800af18:	f000 fcba 	bl	800b890 <__lshift>
 800af1c:	9001      	str	r0, [sp, #4]
 800af1e:	9b06      	ldr	r3, [sp, #24]
 800af20:	2b00      	cmp	r3, #0
 800af22:	dd05      	ble.n	800af30 <_dtoa_r+0x768>
 800af24:	4621      	mov	r1, r4
 800af26:	461a      	mov	r2, r3
 800af28:	4648      	mov	r0, r9
 800af2a:	f000 fcb1 	bl	800b890 <__lshift>
 800af2e:	4604      	mov	r4, r0
 800af30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800af32:	2b00      	cmp	r3, #0
 800af34:	d060      	beq.n	800aff8 <_dtoa_r+0x830>
 800af36:	9801      	ldr	r0, [sp, #4]
 800af38:	4621      	mov	r1, r4
 800af3a:	f000 fd15 	bl	800b968 <__mcmp>
 800af3e:	2800      	cmp	r0, #0
 800af40:	da5a      	bge.n	800aff8 <_dtoa_r+0x830>
 800af42:	f108 33ff 	add.w	r3, r8, #4294967295
 800af46:	9305      	str	r3, [sp, #20]
 800af48:	9901      	ldr	r1, [sp, #4]
 800af4a:	2300      	movs	r3, #0
 800af4c:	220a      	movs	r2, #10
 800af4e:	4648      	mov	r0, r9
 800af50:	f000 fafa 	bl	800b548 <__multadd>
 800af54:	9b08      	ldr	r3, [sp, #32]
 800af56:	9001      	str	r0, [sp, #4]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	f000 8177 	beq.w	800b24c <_dtoa_r+0xa84>
 800af5e:	4629      	mov	r1, r5
 800af60:	2300      	movs	r3, #0
 800af62:	220a      	movs	r2, #10
 800af64:	4648      	mov	r0, r9
 800af66:	f000 faef 	bl	800b548 <__multadd>
 800af6a:	f1bb 0f00 	cmp.w	fp, #0
 800af6e:	4605      	mov	r5, r0
 800af70:	dc6e      	bgt.n	800b050 <_dtoa_r+0x888>
 800af72:	9b07      	ldr	r3, [sp, #28]
 800af74:	2b02      	cmp	r3, #2
 800af76:	dc48      	bgt.n	800b00a <_dtoa_r+0x842>
 800af78:	e06a      	b.n	800b050 <_dtoa_r+0x888>
 800af7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800af7c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800af80:	e739      	b.n	800adf6 <_dtoa_r+0x62e>
 800af82:	f10a 34ff 	add.w	r4, sl, #4294967295
 800af86:	42a3      	cmp	r3, r4
 800af88:	db07      	blt.n	800af9a <_dtoa_r+0x7d2>
 800af8a:	f1ba 0f00 	cmp.w	sl, #0
 800af8e:	eba3 0404 	sub.w	r4, r3, r4
 800af92:	db0b      	blt.n	800afac <_dtoa_r+0x7e4>
 800af94:	9e04      	ldr	r6, [sp, #16]
 800af96:	4652      	mov	r2, sl
 800af98:	e72f      	b.n	800adfa <_dtoa_r+0x632>
 800af9a:	1ae2      	subs	r2, r4, r3
 800af9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af9e:	9e04      	ldr	r6, [sp, #16]
 800afa0:	4413      	add	r3, r2
 800afa2:	930a      	str	r3, [sp, #40]	@ 0x28
 800afa4:	4652      	mov	r2, sl
 800afa6:	4623      	mov	r3, r4
 800afa8:	2400      	movs	r4, #0
 800afaa:	e726      	b.n	800adfa <_dtoa_r+0x632>
 800afac:	9a04      	ldr	r2, [sp, #16]
 800afae:	eba2 060a 	sub.w	r6, r2, sl
 800afb2:	2200      	movs	r2, #0
 800afb4:	e721      	b.n	800adfa <_dtoa_r+0x632>
 800afb6:	9e04      	ldr	r6, [sp, #16]
 800afb8:	9d08      	ldr	r5, [sp, #32]
 800afba:	461c      	mov	r4, r3
 800afbc:	e72a      	b.n	800ae14 <_dtoa_r+0x64c>
 800afbe:	9a01      	ldr	r2, [sp, #4]
 800afc0:	9205      	str	r2, [sp, #20]
 800afc2:	e752      	b.n	800ae6a <_dtoa_r+0x6a2>
 800afc4:	9901      	ldr	r1, [sp, #4]
 800afc6:	461a      	mov	r2, r3
 800afc8:	e751      	b.n	800ae6e <_dtoa_r+0x6a6>
 800afca:	9b05      	ldr	r3, [sp, #20]
 800afcc:	9301      	str	r3, [sp, #4]
 800afce:	e752      	b.n	800ae76 <_dtoa_r+0x6ae>
 800afd0:	2300      	movs	r3, #0
 800afd2:	e77b      	b.n	800aecc <_dtoa_r+0x704>
 800afd4:	9b02      	ldr	r3, [sp, #8]
 800afd6:	e779      	b.n	800aecc <_dtoa_r+0x704>
 800afd8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800afda:	e778      	b.n	800aece <_dtoa_r+0x706>
 800afdc:	2300      	movs	r3, #0
 800afde:	930b      	str	r3, [sp, #44]	@ 0x2c
 800afe0:	e779      	b.n	800aed6 <_dtoa_r+0x70e>
 800afe2:	d093      	beq.n	800af0c <_dtoa_r+0x744>
 800afe4:	9b04      	ldr	r3, [sp, #16]
 800afe6:	321c      	adds	r2, #28
 800afe8:	4413      	add	r3, r2
 800afea:	9304      	str	r3, [sp, #16]
 800afec:	9b06      	ldr	r3, [sp, #24]
 800afee:	4416      	add	r6, r2
 800aff0:	4413      	add	r3, r2
 800aff2:	e78a      	b.n	800af0a <_dtoa_r+0x742>
 800aff4:	4602      	mov	r2, r0
 800aff6:	e7f5      	b.n	800afe4 <_dtoa_r+0x81c>
 800aff8:	f1ba 0f00 	cmp.w	sl, #0
 800affc:	f8cd 8014 	str.w	r8, [sp, #20]
 800b000:	46d3      	mov	fp, sl
 800b002:	dc21      	bgt.n	800b048 <_dtoa_r+0x880>
 800b004:	9b07      	ldr	r3, [sp, #28]
 800b006:	2b02      	cmp	r3, #2
 800b008:	dd1e      	ble.n	800b048 <_dtoa_r+0x880>
 800b00a:	f1bb 0f00 	cmp.w	fp, #0
 800b00e:	f47f addc 	bne.w	800abca <_dtoa_r+0x402>
 800b012:	4621      	mov	r1, r4
 800b014:	465b      	mov	r3, fp
 800b016:	2205      	movs	r2, #5
 800b018:	4648      	mov	r0, r9
 800b01a:	f000 fa95 	bl	800b548 <__multadd>
 800b01e:	4601      	mov	r1, r0
 800b020:	4604      	mov	r4, r0
 800b022:	9801      	ldr	r0, [sp, #4]
 800b024:	f000 fca0 	bl	800b968 <__mcmp>
 800b028:	2800      	cmp	r0, #0
 800b02a:	f77f adce 	ble.w	800abca <_dtoa_r+0x402>
 800b02e:	463e      	mov	r6, r7
 800b030:	2331      	movs	r3, #49	@ 0x31
 800b032:	f806 3b01 	strb.w	r3, [r6], #1
 800b036:	9b05      	ldr	r3, [sp, #20]
 800b038:	3301      	adds	r3, #1
 800b03a:	9305      	str	r3, [sp, #20]
 800b03c:	e5c9      	b.n	800abd2 <_dtoa_r+0x40a>
 800b03e:	f8cd 8014 	str.w	r8, [sp, #20]
 800b042:	4654      	mov	r4, sl
 800b044:	4625      	mov	r5, r4
 800b046:	e7f2      	b.n	800b02e <_dtoa_r+0x866>
 800b048:	9b08      	ldr	r3, [sp, #32]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	f000 8102 	beq.w	800b254 <_dtoa_r+0xa8c>
 800b050:	2e00      	cmp	r6, #0
 800b052:	dd05      	ble.n	800b060 <_dtoa_r+0x898>
 800b054:	4629      	mov	r1, r5
 800b056:	4632      	mov	r2, r6
 800b058:	4648      	mov	r0, r9
 800b05a:	f000 fc19 	bl	800b890 <__lshift>
 800b05e:	4605      	mov	r5, r0
 800b060:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b062:	2b00      	cmp	r3, #0
 800b064:	d058      	beq.n	800b118 <_dtoa_r+0x950>
 800b066:	6869      	ldr	r1, [r5, #4]
 800b068:	4648      	mov	r0, r9
 800b06a:	f000 fa0b 	bl	800b484 <_Balloc>
 800b06e:	4606      	mov	r6, r0
 800b070:	b928      	cbnz	r0, 800b07e <_dtoa_r+0x8b6>
 800b072:	4b82      	ldr	r3, [pc, #520]	@ (800b27c <_dtoa_r+0xab4>)
 800b074:	4602      	mov	r2, r0
 800b076:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b07a:	f7ff bbbe 	b.w	800a7fa <_dtoa_r+0x32>
 800b07e:	692a      	ldr	r2, [r5, #16]
 800b080:	3202      	adds	r2, #2
 800b082:	0092      	lsls	r2, r2, #2
 800b084:	f105 010c 	add.w	r1, r5, #12
 800b088:	300c      	adds	r0, #12
 800b08a:	f7ff fb04 	bl	800a696 <memcpy>
 800b08e:	2201      	movs	r2, #1
 800b090:	4631      	mov	r1, r6
 800b092:	4648      	mov	r0, r9
 800b094:	f000 fbfc 	bl	800b890 <__lshift>
 800b098:	1c7b      	adds	r3, r7, #1
 800b09a:	9304      	str	r3, [sp, #16]
 800b09c:	eb07 030b 	add.w	r3, r7, fp
 800b0a0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0a2:	9b02      	ldr	r3, [sp, #8]
 800b0a4:	f003 0301 	and.w	r3, r3, #1
 800b0a8:	46a8      	mov	r8, r5
 800b0aa:	9308      	str	r3, [sp, #32]
 800b0ac:	4605      	mov	r5, r0
 800b0ae:	9b04      	ldr	r3, [sp, #16]
 800b0b0:	9801      	ldr	r0, [sp, #4]
 800b0b2:	4621      	mov	r1, r4
 800b0b4:	f103 3bff 	add.w	fp, r3, #4294967295
 800b0b8:	f7ff fafb 	bl	800a6b2 <quorem>
 800b0bc:	4641      	mov	r1, r8
 800b0be:	9002      	str	r0, [sp, #8]
 800b0c0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800b0c4:	9801      	ldr	r0, [sp, #4]
 800b0c6:	f000 fc4f 	bl	800b968 <__mcmp>
 800b0ca:	462a      	mov	r2, r5
 800b0cc:	9006      	str	r0, [sp, #24]
 800b0ce:	4621      	mov	r1, r4
 800b0d0:	4648      	mov	r0, r9
 800b0d2:	f000 fc65 	bl	800b9a0 <__mdiff>
 800b0d6:	68c2      	ldr	r2, [r0, #12]
 800b0d8:	4606      	mov	r6, r0
 800b0da:	b9fa      	cbnz	r2, 800b11c <_dtoa_r+0x954>
 800b0dc:	4601      	mov	r1, r0
 800b0de:	9801      	ldr	r0, [sp, #4]
 800b0e0:	f000 fc42 	bl	800b968 <__mcmp>
 800b0e4:	4602      	mov	r2, r0
 800b0e6:	4631      	mov	r1, r6
 800b0e8:	4648      	mov	r0, r9
 800b0ea:	920a      	str	r2, [sp, #40]	@ 0x28
 800b0ec:	f000 fa0a 	bl	800b504 <_Bfree>
 800b0f0:	9b07      	ldr	r3, [sp, #28]
 800b0f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b0f4:	9e04      	ldr	r6, [sp, #16]
 800b0f6:	ea42 0103 	orr.w	r1, r2, r3
 800b0fa:	9b08      	ldr	r3, [sp, #32]
 800b0fc:	4319      	orrs	r1, r3
 800b0fe:	d10f      	bne.n	800b120 <_dtoa_r+0x958>
 800b100:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b104:	d028      	beq.n	800b158 <_dtoa_r+0x990>
 800b106:	9b06      	ldr	r3, [sp, #24]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	dd02      	ble.n	800b112 <_dtoa_r+0x94a>
 800b10c:	9b02      	ldr	r3, [sp, #8]
 800b10e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800b112:	f88b a000 	strb.w	sl, [fp]
 800b116:	e55e      	b.n	800abd6 <_dtoa_r+0x40e>
 800b118:	4628      	mov	r0, r5
 800b11a:	e7bd      	b.n	800b098 <_dtoa_r+0x8d0>
 800b11c:	2201      	movs	r2, #1
 800b11e:	e7e2      	b.n	800b0e6 <_dtoa_r+0x91e>
 800b120:	9b06      	ldr	r3, [sp, #24]
 800b122:	2b00      	cmp	r3, #0
 800b124:	db04      	blt.n	800b130 <_dtoa_r+0x968>
 800b126:	9907      	ldr	r1, [sp, #28]
 800b128:	430b      	orrs	r3, r1
 800b12a:	9908      	ldr	r1, [sp, #32]
 800b12c:	430b      	orrs	r3, r1
 800b12e:	d120      	bne.n	800b172 <_dtoa_r+0x9aa>
 800b130:	2a00      	cmp	r2, #0
 800b132:	ddee      	ble.n	800b112 <_dtoa_r+0x94a>
 800b134:	9901      	ldr	r1, [sp, #4]
 800b136:	2201      	movs	r2, #1
 800b138:	4648      	mov	r0, r9
 800b13a:	f000 fba9 	bl	800b890 <__lshift>
 800b13e:	4621      	mov	r1, r4
 800b140:	9001      	str	r0, [sp, #4]
 800b142:	f000 fc11 	bl	800b968 <__mcmp>
 800b146:	2800      	cmp	r0, #0
 800b148:	dc03      	bgt.n	800b152 <_dtoa_r+0x98a>
 800b14a:	d1e2      	bne.n	800b112 <_dtoa_r+0x94a>
 800b14c:	f01a 0f01 	tst.w	sl, #1
 800b150:	d0df      	beq.n	800b112 <_dtoa_r+0x94a>
 800b152:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b156:	d1d9      	bne.n	800b10c <_dtoa_r+0x944>
 800b158:	2339      	movs	r3, #57	@ 0x39
 800b15a:	f88b 3000 	strb.w	r3, [fp]
 800b15e:	4633      	mov	r3, r6
 800b160:	461e      	mov	r6, r3
 800b162:	3b01      	subs	r3, #1
 800b164:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b168:	2a39      	cmp	r2, #57	@ 0x39
 800b16a:	d052      	beq.n	800b212 <_dtoa_r+0xa4a>
 800b16c:	3201      	adds	r2, #1
 800b16e:	701a      	strb	r2, [r3, #0]
 800b170:	e531      	b.n	800abd6 <_dtoa_r+0x40e>
 800b172:	2a00      	cmp	r2, #0
 800b174:	dd07      	ble.n	800b186 <_dtoa_r+0x9be>
 800b176:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b17a:	d0ed      	beq.n	800b158 <_dtoa_r+0x990>
 800b17c:	f10a 0301 	add.w	r3, sl, #1
 800b180:	f88b 3000 	strb.w	r3, [fp]
 800b184:	e527      	b.n	800abd6 <_dtoa_r+0x40e>
 800b186:	9b04      	ldr	r3, [sp, #16]
 800b188:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b18a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800b18e:	4293      	cmp	r3, r2
 800b190:	d029      	beq.n	800b1e6 <_dtoa_r+0xa1e>
 800b192:	9901      	ldr	r1, [sp, #4]
 800b194:	2300      	movs	r3, #0
 800b196:	220a      	movs	r2, #10
 800b198:	4648      	mov	r0, r9
 800b19a:	f000 f9d5 	bl	800b548 <__multadd>
 800b19e:	45a8      	cmp	r8, r5
 800b1a0:	9001      	str	r0, [sp, #4]
 800b1a2:	f04f 0300 	mov.w	r3, #0
 800b1a6:	f04f 020a 	mov.w	r2, #10
 800b1aa:	4641      	mov	r1, r8
 800b1ac:	4648      	mov	r0, r9
 800b1ae:	d107      	bne.n	800b1c0 <_dtoa_r+0x9f8>
 800b1b0:	f000 f9ca 	bl	800b548 <__multadd>
 800b1b4:	4680      	mov	r8, r0
 800b1b6:	4605      	mov	r5, r0
 800b1b8:	9b04      	ldr	r3, [sp, #16]
 800b1ba:	3301      	adds	r3, #1
 800b1bc:	9304      	str	r3, [sp, #16]
 800b1be:	e776      	b.n	800b0ae <_dtoa_r+0x8e6>
 800b1c0:	f000 f9c2 	bl	800b548 <__multadd>
 800b1c4:	4629      	mov	r1, r5
 800b1c6:	4680      	mov	r8, r0
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	220a      	movs	r2, #10
 800b1cc:	4648      	mov	r0, r9
 800b1ce:	f000 f9bb 	bl	800b548 <__multadd>
 800b1d2:	4605      	mov	r5, r0
 800b1d4:	e7f0      	b.n	800b1b8 <_dtoa_r+0x9f0>
 800b1d6:	f1bb 0f00 	cmp.w	fp, #0
 800b1da:	bfcc      	ite	gt
 800b1dc:	465e      	movgt	r6, fp
 800b1de:	2601      	movle	r6, #1
 800b1e0:	443e      	add	r6, r7
 800b1e2:	f04f 0800 	mov.w	r8, #0
 800b1e6:	9901      	ldr	r1, [sp, #4]
 800b1e8:	2201      	movs	r2, #1
 800b1ea:	4648      	mov	r0, r9
 800b1ec:	f000 fb50 	bl	800b890 <__lshift>
 800b1f0:	4621      	mov	r1, r4
 800b1f2:	9001      	str	r0, [sp, #4]
 800b1f4:	f000 fbb8 	bl	800b968 <__mcmp>
 800b1f8:	2800      	cmp	r0, #0
 800b1fa:	dcb0      	bgt.n	800b15e <_dtoa_r+0x996>
 800b1fc:	d102      	bne.n	800b204 <_dtoa_r+0xa3c>
 800b1fe:	f01a 0f01 	tst.w	sl, #1
 800b202:	d1ac      	bne.n	800b15e <_dtoa_r+0x996>
 800b204:	4633      	mov	r3, r6
 800b206:	461e      	mov	r6, r3
 800b208:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b20c:	2a30      	cmp	r2, #48	@ 0x30
 800b20e:	d0fa      	beq.n	800b206 <_dtoa_r+0xa3e>
 800b210:	e4e1      	b.n	800abd6 <_dtoa_r+0x40e>
 800b212:	429f      	cmp	r7, r3
 800b214:	d1a4      	bne.n	800b160 <_dtoa_r+0x998>
 800b216:	9b05      	ldr	r3, [sp, #20]
 800b218:	3301      	adds	r3, #1
 800b21a:	9305      	str	r3, [sp, #20]
 800b21c:	2331      	movs	r3, #49	@ 0x31
 800b21e:	703b      	strb	r3, [r7, #0]
 800b220:	e4d9      	b.n	800abd6 <_dtoa_r+0x40e>
 800b222:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b224:	4f16      	ldr	r7, [pc, #88]	@ (800b280 <_dtoa_r+0xab8>)
 800b226:	b11b      	cbz	r3, 800b230 <_dtoa_r+0xa68>
 800b228:	f107 0308 	add.w	r3, r7, #8
 800b22c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800b22e:	6013      	str	r3, [r2, #0]
 800b230:	4638      	mov	r0, r7
 800b232:	b011      	add	sp, #68	@ 0x44
 800b234:	ecbd 8b02 	vpop	{d8}
 800b238:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b23c:	9b07      	ldr	r3, [sp, #28]
 800b23e:	2b01      	cmp	r3, #1
 800b240:	f77f ae2c 	ble.w	800ae9c <_dtoa_r+0x6d4>
 800b244:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b246:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b248:	2001      	movs	r0, #1
 800b24a:	e64c      	b.n	800aee6 <_dtoa_r+0x71e>
 800b24c:	f1bb 0f00 	cmp.w	fp, #0
 800b250:	f77f aed8 	ble.w	800b004 <_dtoa_r+0x83c>
 800b254:	463e      	mov	r6, r7
 800b256:	9801      	ldr	r0, [sp, #4]
 800b258:	4621      	mov	r1, r4
 800b25a:	f7ff fa2a 	bl	800a6b2 <quorem>
 800b25e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800b262:	f806 ab01 	strb.w	sl, [r6], #1
 800b266:	1bf2      	subs	r2, r6, r7
 800b268:	4593      	cmp	fp, r2
 800b26a:	ddb4      	ble.n	800b1d6 <_dtoa_r+0xa0e>
 800b26c:	9901      	ldr	r1, [sp, #4]
 800b26e:	2300      	movs	r3, #0
 800b270:	220a      	movs	r2, #10
 800b272:	4648      	mov	r0, r9
 800b274:	f000 f968 	bl	800b548 <__multadd>
 800b278:	9001      	str	r0, [sp, #4]
 800b27a:	e7ec      	b.n	800b256 <_dtoa_r+0xa8e>
 800b27c:	0800c480 	.word	0x0800c480
 800b280:	0800c404 	.word	0x0800c404

0800b284 <_free_r>:
 800b284:	b538      	push	{r3, r4, r5, lr}
 800b286:	4605      	mov	r5, r0
 800b288:	2900      	cmp	r1, #0
 800b28a:	d041      	beq.n	800b310 <_free_r+0x8c>
 800b28c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b290:	1f0c      	subs	r4, r1, #4
 800b292:	2b00      	cmp	r3, #0
 800b294:	bfb8      	it	lt
 800b296:	18e4      	addlt	r4, r4, r3
 800b298:	f000 f8e8 	bl	800b46c <__malloc_lock>
 800b29c:	4a1d      	ldr	r2, [pc, #116]	@ (800b314 <_free_r+0x90>)
 800b29e:	6813      	ldr	r3, [r2, #0]
 800b2a0:	b933      	cbnz	r3, 800b2b0 <_free_r+0x2c>
 800b2a2:	6063      	str	r3, [r4, #4]
 800b2a4:	6014      	str	r4, [r2, #0]
 800b2a6:	4628      	mov	r0, r5
 800b2a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2ac:	f000 b8e4 	b.w	800b478 <__malloc_unlock>
 800b2b0:	42a3      	cmp	r3, r4
 800b2b2:	d908      	bls.n	800b2c6 <_free_r+0x42>
 800b2b4:	6820      	ldr	r0, [r4, #0]
 800b2b6:	1821      	adds	r1, r4, r0
 800b2b8:	428b      	cmp	r3, r1
 800b2ba:	bf01      	itttt	eq
 800b2bc:	6819      	ldreq	r1, [r3, #0]
 800b2be:	685b      	ldreq	r3, [r3, #4]
 800b2c0:	1809      	addeq	r1, r1, r0
 800b2c2:	6021      	streq	r1, [r4, #0]
 800b2c4:	e7ed      	b.n	800b2a2 <_free_r+0x1e>
 800b2c6:	461a      	mov	r2, r3
 800b2c8:	685b      	ldr	r3, [r3, #4]
 800b2ca:	b10b      	cbz	r3, 800b2d0 <_free_r+0x4c>
 800b2cc:	42a3      	cmp	r3, r4
 800b2ce:	d9fa      	bls.n	800b2c6 <_free_r+0x42>
 800b2d0:	6811      	ldr	r1, [r2, #0]
 800b2d2:	1850      	adds	r0, r2, r1
 800b2d4:	42a0      	cmp	r0, r4
 800b2d6:	d10b      	bne.n	800b2f0 <_free_r+0x6c>
 800b2d8:	6820      	ldr	r0, [r4, #0]
 800b2da:	4401      	add	r1, r0
 800b2dc:	1850      	adds	r0, r2, r1
 800b2de:	4283      	cmp	r3, r0
 800b2e0:	6011      	str	r1, [r2, #0]
 800b2e2:	d1e0      	bne.n	800b2a6 <_free_r+0x22>
 800b2e4:	6818      	ldr	r0, [r3, #0]
 800b2e6:	685b      	ldr	r3, [r3, #4]
 800b2e8:	6053      	str	r3, [r2, #4]
 800b2ea:	4408      	add	r0, r1
 800b2ec:	6010      	str	r0, [r2, #0]
 800b2ee:	e7da      	b.n	800b2a6 <_free_r+0x22>
 800b2f0:	d902      	bls.n	800b2f8 <_free_r+0x74>
 800b2f2:	230c      	movs	r3, #12
 800b2f4:	602b      	str	r3, [r5, #0]
 800b2f6:	e7d6      	b.n	800b2a6 <_free_r+0x22>
 800b2f8:	6820      	ldr	r0, [r4, #0]
 800b2fa:	1821      	adds	r1, r4, r0
 800b2fc:	428b      	cmp	r3, r1
 800b2fe:	bf04      	itt	eq
 800b300:	6819      	ldreq	r1, [r3, #0]
 800b302:	685b      	ldreq	r3, [r3, #4]
 800b304:	6063      	str	r3, [r4, #4]
 800b306:	bf04      	itt	eq
 800b308:	1809      	addeq	r1, r1, r0
 800b30a:	6021      	streq	r1, [r4, #0]
 800b30c:	6054      	str	r4, [r2, #4]
 800b30e:	e7ca      	b.n	800b2a6 <_free_r+0x22>
 800b310:	bd38      	pop	{r3, r4, r5, pc}
 800b312:	bf00      	nop
 800b314:	240006ac 	.word	0x240006ac

0800b318 <malloc>:
 800b318:	4b02      	ldr	r3, [pc, #8]	@ (800b324 <malloc+0xc>)
 800b31a:	4601      	mov	r1, r0
 800b31c:	6818      	ldr	r0, [r3, #0]
 800b31e:	f000 b825 	b.w	800b36c <_malloc_r>
 800b322:	bf00      	nop
 800b324:	24000034 	.word	0x24000034

0800b328 <sbrk_aligned>:
 800b328:	b570      	push	{r4, r5, r6, lr}
 800b32a:	4e0f      	ldr	r6, [pc, #60]	@ (800b368 <sbrk_aligned+0x40>)
 800b32c:	460c      	mov	r4, r1
 800b32e:	6831      	ldr	r1, [r6, #0]
 800b330:	4605      	mov	r5, r0
 800b332:	b911      	cbnz	r1, 800b33a <sbrk_aligned+0x12>
 800b334:	f000 fe92 	bl	800c05c <_sbrk_r>
 800b338:	6030      	str	r0, [r6, #0]
 800b33a:	4621      	mov	r1, r4
 800b33c:	4628      	mov	r0, r5
 800b33e:	f000 fe8d 	bl	800c05c <_sbrk_r>
 800b342:	1c43      	adds	r3, r0, #1
 800b344:	d103      	bne.n	800b34e <sbrk_aligned+0x26>
 800b346:	f04f 34ff 	mov.w	r4, #4294967295
 800b34a:	4620      	mov	r0, r4
 800b34c:	bd70      	pop	{r4, r5, r6, pc}
 800b34e:	1cc4      	adds	r4, r0, #3
 800b350:	f024 0403 	bic.w	r4, r4, #3
 800b354:	42a0      	cmp	r0, r4
 800b356:	d0f8      	beq.n	800b34a <sbrk_aligned+0x22>
 800b358:	1a21      	subs	r1, r4, r0
 800b35a:	4628      	mov	r0, r5
 800b35c:	f000 fe7e 	bl	800c05c <_sbrk_r>
 800b360:	3001      	adds	r0, #1
 800b362:	d1f2      	bne.n	800b34a <sbrk_aligned+0x22>
 800b364:	e7ef      	b.n	800b346 <sbrk_aligned+0x1e>
 800b366:	bf00      	nop
 800b368:	240006a8 	.word	0x240006a8

0800b36c <_malloc_r>:
 800b36c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b370:	1ccd      	adds	r5, r1, #3
 800b372:	f025 0503 	bic.w	r5, r5, #3
 800b376:	3508      	adds	r5, #8
 800b378:	2d0c      	cmp	r5, #12
 800b37a:	bf38      	it	cc
 800b37c:	250c      	movcc	r5, #12
 800b37e:	2d00      	cmp	r5, #0
 800b380:	4606      	mov	r6, r0
 800b382:	db01      	blt.n	800b388 <_malloc_r+0x1c>
 800b384:	42a9      	cmp	r1, r5
 800b386:	d904      	bls.n	800b392 <_malloc_r+0x26>
 800b388:	230c      	movs	r3, #12
 800b38a:	6033      	str	r3, [r6, #0]
 800b38c:	2000      	movs	r0, #0
 800b38e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b392:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b468 <_malloc_r+0xfc>
 800b396:	f000 f869 	bl	800b46c <__malloc_lock>
 800b39a:	f8d8 3000 	ldr.w	r3, [r8]
 800b39e:	461c      	mov	r4, r3
 800b3a0:	bb44      	cbnz	r4, 800b3f4 <_malloc_r+0x88>
 800b3a2:	4629      	mov	r1, r5
 800b3a4:	4630      	mov	r0, r6
 800b3a6:	f7ff ffbf 	bl	800b328 <sbrk_aligned>
 800b3aa:	1c43      	adds	r3, r0, #1
 800b3ac:	4604      	mov	r4, r0
 800b3ae:	d158      	bne.n	800b462 <_malloc_r+0xf6>
 800b3b0:	f8d8 4000 	ldr.w	r4, [r8]
 800b3b4:	4627      	mov	r7, r4
 800b3b6:	2f00      	cmp	r7, #0
 800b3b8:	d143      	bne.n	800b442 <_malloc_r+0xd6>
 800b3ba:	2c00      	cmp	r4, #0
 800b3bc:	d04b      	beq.n	800b456 <_malloc_r+0xea>
 800b3be:	6823      	ldr	r3, [r4, #0]
 800b3c0:	4639      	mov	r1, r7
 800b3c2:	4630      	mov	r0, r6
 800b3c4:	eb04 0903 	add.w	r9, r4, r3
 800b3c8:	f000 fe48 	bl	800c05c <_sbrk_r>
 800b3cc:	4581      	cmp	r9, r0
 800b3ce:	d142      	bne.n	800b456 <_malloc_r+0xea>
 800b3d0:	6821      	ldr	r1, [r4, #0]
 800b3d2:	1a6d      	subs	r5, r5, r1
 800b3d4:	4629      	mov	r1, r5
 800b3d6:	4630      	mov	r0, r6
 800b3d8:	f7ff ffa6 	bl	800b328 <sbrk_aligned>
 800b3dc:	3001      	adds	r0, #1
 800b3de:	d03a      	beq.n	800b456 <_malloc_r+0xea>
 800b3e0:	6823      	ldr	r3, [r4, #0]
 800b3e2:	442b      	add	r3, r5
 800b3e4:	6023      	str	r3, [r4, #0]
 800b3e6:	f8d8 3000 	ldr.w	r3, [r8]
 800b3ea:	685a      	ldr	r2, [r3, #4]
 800b3ec:	bb62      	cbnz	r2, 800b448 <_malloc_r+0xdc>
 800b3ee:	f8c8 7000 	str.w	r7, [r8]
 800b3f2:	e00f      	b.n	800b414 <_malloc_r+0xa8>
 800b3f4:	6822      	ldr	r2, [r4, #0]
 800b3f6:	1b52      	subs	r2, r2, r5
 800b3f8:	d420      	bmi.n	800b43c <_malloc_r+0xd0>
 800b3fa:	2a0b      	cmp	r2, #11
 800b3fc:	d917      	bls.n	800b42e <_malloc_r+0xc2>
 800b3fe:	1961      	adds	r1, r4, r5
 800b400:	42a3      	cmp	r3, r4
 800b402:	6025      	str	r5, [r4, #0]
 800b404:	bf18      	it	ne
 800b406:	6059      	strne	r1, [r3, #4]
 800b408:	6863      	ldr	r3, [r4, #4]
 800b40a:	bf08      	it	eq
 800b40c:	f8c8 1000 	streq.w	r1, [r8]
 800b410:	5162      	str	r2, [r4, r5]
 800b412:	604b      	str	r3, [r1, #4]
 800b414:	4630      	mov	r0, r6
 800b416:	f000 f82f 	bl	800b478 <__malloc_unlock>
 800b41a:	f104 000b 	add.w	r0, r4, #11
 800b41e:	1d23      	adds	r3, r4, #4
 800b420:	f020 0007 	bic.w	r0, r0, #7
 800b424:	1ac2      	subs	r2, r0, r3
 800b426:	bf1c      	itt	ne
 800b428:	1a1b      	subne	r3, r3, r0
 800b42a:	50a3      	strne	r3, [r4, r2]
 800b42c:	e7af      	b.n	800b38e <_malloc_r+0x22>
 800b42e:	6862      	ldr	r2, [r4, #4]
 800b430:	42a3      	cmp	r3, r4
 800b432:	bf0c      	ite	eq
 800b434:	f8c8 2000 	streq.w	r2, [r8]
 800b438:	605a      	strne	r2, [r3, #4]
 800b43a:	e7eb      	b.n	800b414 <_malloc_r+0xa8>
 800b43c:	4623      	mov	r3, r4
 800b43e:	6864      	ldr	r4, [r4, #4]
 800b440:	e7ae      	b.n	800b3a0 <_malloc_r+0x34>
 800b442:	463c      	mov	r4, r7
 800b444:	687f      	ldr	r7, [r7, #4]
 800b446:	e7b6      	b.n	800b3b6 <_malloc_r+0x4a>
 800b448:	461a      	mov	r2, r3
 800b44a:	685b      	ldr	r3, [r3, #4]
 800b44c:	42a3      	cmp	r3, r4
 800b44e:	d1fb      	bne.n	800b448 <_malloc_r+0xdc>
 800b450:	2300      	movs	r3, #0
 800b452:	6053      	str	r3, [r2, #4]
 800b454:	e7de      	b.n	800b414 <_malloc_r+0xa8>
 800b456:	230c      	movs	r3, #12
 800b458:	6033      	str	r3, [r6, #0]
 800b45a:	4630      	mov	r0, r6
 800b45c:	f000 f80c 	bl	800b478 <__malloc_unlock>
 800b460:	e794      	b.n	800b38c <_malloc_r+0x20>
 800b462:	6005      	str	r5, [r0, #0]
 800b464:	e7d6      	b.n	800b414 <_malloc_r+0xa8>
 800b466:	bf00      	nop
 800b468:	240006ac 	.word	0x240006ac

0800b46c <__malloc_lock>:
 800b46c:	4801      	ldr	r0, [pc, #4]	@ (800b474 <__malloc_lock+0x8>)
 800b46e:	f7ff b910 	b.w	800a692 <__retarget_lock_acquire_recursive>
 800b472:	bf00      	nop
 800b474:	240006a4 	.word	0x240006a4

0800b478 <__malloc_unlock>:
 800b478:	4801      	ldr	r0, [pc, #4]	@ (800b480 <__malloc_unlock+0x8>)
 800b47a:	f7ff b90b 	b.w	800a694 <__retarget_lock_release_recursive>
 800b47e:	bf00      	nop
 800b480:	240006a4 	.word	0x240006a4

0800b484 <_Balloc>:
 800b484:	b570      	push	{r4, r5, r6, lr}
 800b486:	69c6      	ldr	r6, [r0, #28]
 800b488:	4604      	mov	r4, r0
 800b48a:	460d      	mov	r5, r1
 800b48c:	b976      	cbnz	r6, 800b4ac <_Balloc+0x28>
 800b48e:	2010      	movs	r0, #16
 800b490:	f7ff ff42 	bl	800b318 <malloc>
 800b494:	4602      	mov	r2, r0
 800b496:	61e0      	str	r0, [r4, #28]
 800b498:	b920      	cbnz	r0, 800b4a4 <_Balloc+0x20>
 800b49a:	4b18      	ldr	r3, [pc, #96]	@ (800b4fc <_Balloc+0x78>)
 800b49c:	4818      	ldr	r0, [pc, #96]	@ (800b500 <_Balloc+0x7c>)
 800b49e:	216b      	movs	r1, #107	@ 0x6b
 800b4a0:	f000 fdec 	bl	800c07c <__assert_func>
 800b4a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b4a8:	6006      	str	r6, [r0, #0]
 800b4aa:	60c6      	str	r6, [r0, #12]
 800b4ac:	69e6      	ldr	r6, [r4, #28]
 800b4ae:	68f3      	ldr	r3, [r6, #12]
 800b4b0:	b183      	cbz	r3, 800b4d4 <_Balloc+0x50>
 800b4b2:	69e3      	ldr	r3, [r4, #28]
 800b4b4:	68db      	ldr	r3, [r3, #12]
 800b4b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b4ba:	b9b8      	cbnz	r0, 800b4ec <_Balloc+0x68>
 800b4bc:	2101      	movs	r1, #1
 800b4be:	fa01 f605 	lsl.w	r6, r1, r5
 800b4c2:	1d72      	adds	r2, r6, #5
 800b4c4:	0092      	lsls	r2, r2, #2
 800b4c6:	4620      	mov	r0, r4
 800b4c8:	f000 fdf6 	bl	800c0b8 <_calloc_r>
 800b4cc:	b160      	cbz	r0, 800b4e8 <_Balloc+0x64>
 800b4ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b4d2:	e00e      	b.n	800b4f2 <_Balloc+0x6e>
 800b4d4:	2221      	movs	r2, #33	@ 0x21
 800b4d6:	2104      	movs	r1, #4
 800b4d8:	4620      	mov	r0, r4
 800b4da:	f000 fded 	bl	800c0b8 <_calloc_r>
 800b4de:	69e3      	ldr	r3, [r4, #28]
 800b4e0:	60f0      	str	r0, [r6, #12]
 800b4e2:	68db      	ldr	r3, [r3, #12]
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d1e4      	bne.n	800b4b2 <_Balloc+0x2e>
 800b4e8:	2000      	movs	r0, #0
 800b4ea:	bd70      	pop	{r4, r5, r6, pc}
 800b4ec:	6802      	ldr	r2, [r0, #0]
 800b4ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b4f8:	e7f7      	b.n	800b4ea <_Balloc+0x66>
 800b4fa:	bf00      	nop
 800b4fc:	0800c411 	.word	0x0800c411
 800b500:	0800c491 	.word	0x0800c491

0800b504 <_Bfree>:
 800b504:	b570      	push	{r4, r5, r6, lr}
 800b506:	69c6      	ldr	r6, [r0, #28]
 800b508:	4605      	mov	r5, r0
 800b50a:	460c      	mov	r4, r1
 800b50c:	b976      	cbnz	r6, 800b52c <_Bfree+0x28>
 800b50e:	2010      	movs	r0, #16
 800b510:	f7ff ff02 	bl	800b318 <malloc>
 800b514:	4602      	mov	r2, r0
 800b516:	61e8      	str	r0, [r5, #28]
 800b518:	b920      	cbnz	r0, 800b524 <_Bfree+0x20>
 800b51a:	4b09      	ldr	r3, [pc, #36]	@ (800b540 <_Bfree+0x3c>)
 800b51c:	4809      	ldr	r0, [pc, #36]	@ (800b544 <_Bfree+0x40>)
 800b51e:	218f      	movs	r1, #143	@ 0x8f
 800b520:	f000 fdac 	bl	800c07c <__assert_func>
 800b524:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b528:	6006      	str	r6, [r0, #0]
 800b52a:	60c6      	str	r6, [r0, #12]
 800b52c:	b13c      	cbz	r4, 800b53e <_Bfree+0x3a>
 800b52e:	69eb      	ldr	r3, [r5, #28]
 800b530:	6862      	ldr	r2, [r4, #4]
 800b532:	68db      	ldr	r3, [r3, #12]
 800b534:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b538:	6021      	str	r1, [r4, #0]
 800b53a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b53e:	bd70      	pop	{r4, r5, r6, pc}
 800b540:	0800c411 	.word	0x0800c411
 800b544:	0800c491 	.word	0x0800c491

0800b548 <__multadd>:
 800b548:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b54c:	690d      	ldr	r5, [r1, #16]
 800b54e:	4607      	mov	r7, r0
 800b550:	460c      	mov	r4, r1
 800b552:	461e      	mov	r6, r3
 800b554:	f101 0c14 	add.w	ip, r1, #20
 800b558:	2000      	movs	r0, #0
 800b55a:	f8dc 3000 	ldr.w	r3, [ip]
 800b55e:	b299      	uxth	r1, r3
 800b560:	fb02 6101 	mla	r1, r2, r1, r6
 800b564:	0c1e      	lsrs	r6, r3, #16
 800b566:	0c0b      	lsrs	r3, r1, #16
 800b568:	fb02 3306 	mla	r3, r2, r6, r3
 800b56c:	b289      	uxth	r1, r1
 800b56e:	3001      	adds	r0, #1
 800b570:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b574:	4285      	cmp	r5, r0
 800b576:	f84c 1b04 	str.w	r1, [ip], #4
 800b57a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b57e:	dcec      	bgt.n	800b55a <__multadd+0x12>
 800b580:	b30e      	cbz	r6, 800b5c6 <__multadd+0x7e>
 800b582:	68a3      	ldr	r3, [r4, #8]
 800b584:	42ab      	cmp	r3, r5
 800b586:	dc19      	bgt.n	800b5bc <__multadd+0x74>
 800b588:	6861      	ldr	r1, [r4, #4]
 800b58a:	4638      	mov	r0, r7
 800b58c:	3101      	adds	r1, #1
 800b58e:	f7ff ff79 	bl	800b484 <_Balloc>
 800b592:	4680      	mov	r8, r0
 800b594:	b928      	cbnz	r0, 800b5a2 <__multadd+0x5a>
 800b596:	4602      	mov	r2, r0
 800b598:	4b0c      	ldr	r3, [pc, #48]	@ (800b5cc <__multadd+0x84>)
 800b59a:	480d      	ldr	r0, [pc, #52]	@ (800b5d0 <__multadd+0x88>)
 800b59c:	21ba      	movs	r1, #186	@ 0xba
 800b59e:	f000 fd6d 	bl	800c07c <__assert_func>
 800b5a2:	6922      	ldr	r2, [r4, #16]
 800b5a4:	3202      	adds	r2, #2
 800b5a6:	f104 010c 	add.w	r1, r4, #12
 800b5aa:	0092      	lsls	r2, r2, #2
 800b5ac:	300c      	adds	r0, #12
 800b5ae:	f7ff f872 	bl	800a696 <memcpy>
 800b5b2:	4621      	mov	r1, r4
 800b5b4:	4638      	mov	r0, r7
 800b5b6:	f7ff ffa5 	bl	800b504 <_Bfree>
 800b5ba:	4644      	mov	r4, r8
 800b5bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b5c0:	3501      	adds	r5, #1
 800b5c2:	615e      	str	r6, [r3, #20]
 800b5c4:	6125      	str	r5, [r4, #16]
 800b5c6:	4620      	mov	r0, r4
 800b5c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5cc:	0800c480 	.word	0x0800c480
 800b5d0:	0800c491 	.word	0x0800c491

0800b5d4 <__hi0bits>:
 800b5d4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b5d8:	4603      	mov	r3, r0
 800b5da:	bf36      	itet	cc
 800b5dc:	0403      	lslcc	r3, r0, #16
 800b5de:	2000      	movcs	r0, #0
 800b5e0:	2010      	movcc	r0, #16
 800b5e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b5e6:	bf3c      	itt	cc
 800b5e8:	021b      	lslcc	r3, r3, #8
 800b5ea:	3008      	addcc	r0, #8
 800b5ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b5f0:	bf3c      	itt	cc
 800b5f2:	011b      	lslcc	r3, r3, #4
 800b5f4:	3004      	addcc	r0, #4
 800b5f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b5fa:	bf3c      	itt	cc
 800b5fc:	009b      	lslcc	r3, r3, #2
 800b5fe:	3002      	addcc	r0, #2
 800b600:	2b00      	cmp	r3, #0
 800b602:	db05      	blt.n	800b610 <__hi0bits+0x3c>
 800b604:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b608:	f100 0001 	add.w	r0, r0, #1
 800b60c:	bf08      	it	eq
 800b60e:	2020      	moveq	r0, #32
 800b610:	4770      	bx	lr

0800b612 <__lo0bits>:
 800b612:	6803      	ldr	r3, [r0, #0]
 800b614:	4602      	mov	r2, r0
 800b616:	f013 0007 	ands.w	r0, r3, #7
 800b61a:	d00b      	beq.n	800b634 <__lo0bits+0x22>
 800b61c:	07d9      	lsls	r1, r3, #31
 800b61e:	d421      	bmi.n	800b664 <__lo0bits+0x52>
 800b620:	0798      	lsls	r0, r3, #30
 800b622:	bf49      	itett	mi
 800b624:	085b      	lsrmi	r3, r3, #1
 800b626:	089b      	lsrpl	r3, r3, #2
 800b628:	2001      	movmi	r0, #1
 800b62a:	6013      	strmi	r3, [r2, #0]
 800b62c:	bf5c      	itt	pl
 800b62e:	6013      	strpl	r3, [r2, #0]
 800b630:	2002      	movpl	r0, #2
 800b632:	4770      	bx	lr
 800b634:	b299      	uxth	r1, r3
 800b636:	b909      	cbnz	r1, 800b63c <__lo0bits+0x2a>
 800b638:	0c1b      	lsrs	r3, r3, #16
 800b63a:	2010      	movs	r0, #16
 800b63c:	b2d9      	uxtb	r1, r3
 800b63e:	b909      	cbnz	r1, 800b644 <__lo0bits+0x32>
 800b640:	3008      	adds	r0, #8
 800b642:	0a1b      	lsrs	r3, r3, #8
 800b644:	0719      	lsls	r1, r3, #28
 800b646:	bf04      	itt	eq
 800b648:	091b      	lsreq	r3, r3, #4
 800b64a:	3004      	addeq	r0, #4
 800b64c:	0799      	lsls	r1, r3, #30
 800b64e:	bf04      	itt	eq
 800b650:	089b      	lsreq	r3, r3, #2
 800b652:	3002      	addeq	r0, #2
 800b654:	07d9      	lsls	r1, r3, #31
 800b656:	d403      	bmi.n	800b660 <__lo0bits+0x4e>
 800b658:	085b      	lsrs	r3, r3, #1
 800b65a:	f100 0001 	add.w	r0, r0, #1
 800b65e:	d003      	beq.n	800b668 <__lo0bits+0x56>
 800b660:	6013      	str	r3, [r2, #0]
 800b662:	4770      	bx	lr
 800b664:	2000      	movs	r0, #0
 800b666:	4770      	bx	lr
 800b668:	2020      	movs	r0, #32
 800b66a:	4770      	bx	lr

0800b66c <__i2b>:
 800b66c:	b510      	push	{r4, lr}
 800b66e:	460c      	mov	r4, r1
 800b670:	2101      	movs	r1, #1
 800b672:	f7ff ff07 	bl	800b484 <_Balloc>
 800b676:	4602      	mov	r2, r0
 800b678:	b928      	cbnz	r0, 800b686 <__i2b+0x1a>
 800b67a:	4b05      	ldr	r3, [pc, #20]	@ (800b690 <__i2b+0x24>)
 800b67c:	4805      	ldr	r0, [pc, #20]	@ (800b694 <__i2b+0x28>)
 800b67e:	f240 1145 	movw	r1, #325	@ 0x145
 800b682:	f000 fcfb 	bl	800c07c <__assert_func>
 800b686:	2301      	movs	r3, #1
 800b688:	6144      	str	r4, [r0, #20]
 800b68a:	6103      	str	r3, [r0, #16]
 800b68c:	bd10      	pop	{r4, pc}
 800b68e:	bf00      	nop
 800b690:	0800c480 	.word	0x0800c480
 800b694:	0800c491 	.word	0x0800c491

0800b698 <__multiply>:
 800b698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b69c:	4617      	mov	r7, r2
 800b69e:	690a      	ldr	r2, [r1, #16]
 800b6a0:	693b      	ldr	r3, [r7, #16]
 800b6a2:	429a      	cmp	r2, r3
 800b6a4:	bfa8      	it	ge
 800b6a6:	463b      	movge	r3, r7
 800b6a8:	4689      	mov	r9, r1
 800b6aa:	bfa4      	itt	ge
 800b6ac:	460f      	movge	r7, r1
 800b6ae:	4699      	movge	r9, r3
 800b6b0:	693d      	ldr	r5, [r7, #16]
 800b6b2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b6b6:	68bb      	ldr	r3, [r7, #8]
 800b6b8:	6879      	ldr	r1, [r7, #4]
 800b6ba:	eb05 060a 	add.w	r6, r5, sl
 800b6be:	42b3      	cmp	r3, r6
 800b6c0:	b085      	sub	sp, #20
 800b6c2:	bfb8      	it	lt
 800b6c4:	3101      	addlt	r1, #1
 800b6c6:	f7ff fedd 	bl	800b484 <_Balloc>
 800b6ca:	b930      	cbnz	r0, 800b6da <__multiply+0x42>
 800b6cc:	4602      	mov	r2, r0
 800b6ce:	4b41      	ldr	r3, [pc, #260]	@ (800b7d4 <__multiply+0x13c>)
 800b6d0:	4841      	ldr	r0, [pc, #260]	@ (800b7d8 <__multiply+0x140>)
 800b6d2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b6d6:	f000 fcd1 	bl	800c07c <__assert_func>
 800b6da:	f100 0414 	add.w	r4, r0, #20
 800b6de:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b6e2:	4623      	mov	r3, r4
 800b6e4:	2200      	movs	r2, #0
 800b6e6:	4573      	cmp	r3, lr
 800b6e8:	d320      	bcc.n	800b72c <__multiply+0x94>
 800b6ea:	f107 0814 	add.w	r8, r7, #20
 800b6ee:	f109 0114 	add.w	r1, r9, #20
 800b6f2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b6f6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b6fa:	9302      	str	r3, [sp, #8]
 800b6fc:	1beb      	subs	r3, r5, r7
 800b6fe:	3b15      	subs	r3, #21
 800b700:	f023 0303 	bic.w	r3, r3, #3
 800b704:	3304      	adds	r3, #4
 800b706:	3715      	adds	r7, #21
 800b708:	42bd      	cmp	r5, r7
 800b70a:	bf38      	it	cc
 800b70c:	2304      	movcc	r3, #4
 800b70e:	9301      	str	r3, [sp, #4]
 800b710:	9b02      	ldr	r3, [sp, #8]
 800b712:	9103      	str	r1, [sp, #12]
 800b714:	428b      	cmp	r3, r1
 800b716:	d80c      	bhi.n	800b732 <__multiply+0x9a>
 800b718:	2e00      	cmp	r6, #0
 800b71a:	dd03      	ble.n	800b724 <__multiply+0x8c>
 800b71c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b720:	2b00      	cmp	r3, #0
 800b722:	d055      	beq.n	800b7d0 <__multiply+0x138>
 800b724:	6106      	str	r6, [r0, #16]
 800b726:	b005      	add	sp, #20
 800b728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b72c:	f843 2b04 	str.w	r2, [r3], #4
 800b730:	e7d9      	b.n	800b6e6 <__multiply+0x4e>
 800b732:	f8b1 a000 	ldrh.w	sl, [r1]
 800b736:	f1ba 0f00 	cmp.w	sl, #0
 800b73a:	d01f      	beq.n	800b77c <__multiply+0xe4>
 800b73c:	46c4      	mov	ip, r8
 800b73e:	46a1      	mov	r9, r4
 800b740:	2700      	movs	r7, #0
 800b742:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b746:	f8d9 3000 	ldr.w	r3, [r9]
 800b74a:	fa1f fb82 	uxth.w	fp, r2
 800b74e:	b29b      	uxth	r3, r3
 800b750:	fb0a 330b 	mla	r3, sl, fp, r3
 800b754:	443b      	add	r3, r7
 800b756:	f8d9 7000 	ldr.w	r7, [r9]
 800b75a:	0c12      	lsrs	r2, r2, #16
 800b75c:	0c3f      	lsrs	r7, r7, #16
 800b75e:	fb0a 7202 	mla	r2, sl, r2, r7
 800b762:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b766:	b29b      	uxth	r3, r3
 800b768:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b76c:	4565      	cmp	r5, ip
 800b76e:	f849 3b04 	str.w	r3, [r9], #4
 800b772:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b776:	d8e4      	bhi.n	800b742 <__multiply+0xaa>
 800b778:	9b01      	ldr	r3, [sp, #4]
 800b77a:	50e7      	str	r7, [r4, r3]
 800b77c:	9b03      	ldr	r3, [sp, #12]
 800b77e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b782:	3104      	adds	r1, #4
 800b784:	f1b9 0f00 	cmp.w	r9, #0
 800b788:	d020      	beq.n	800b7cc <__multiply+0x134>
 800b78a:	6823      	ldr	r3, [r4, #0]
 800b78c:	4647      	mov	r7, r8
 800b78e:	46a4      	mov	ip, r4
 800b790:	f04f 0a00 	mov.w	sl, #0
 800b794:	f8b7 b000 	ldrh.w	fp, [r7]
 800b798:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b79c:	fb09 220b 	mla	r2, r9, fp, r2
 800b7a0:	4452      	add	r2, sl
 800b7a2:	b29b      	uxth	r3, r3
 800b7a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b7a8:	f84c 3b04 	str.w	r3, [ip], #4
 800b7ac:	f857 3b04 	ldr.w	r3, [r7], #4
 800b7b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b7b4:	f8bc 3000 	ldrh.w	r3, [ip]
 800b7b8:	fb09 330a 	mla	r3, r9, sl, r3
 800b7bc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b7c0:	42bd      	cmp	r5, r7
 800b7c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b7c6:	d8e5      	bhi.n	800b794 <__multiply+0xfc>
 800b7c8:	9a01      	ldr	r2, [sp, #4]
 800b7ca:	50a3      	str	r3, [r4, r2]
 800b7cc:	3404      	adds	r4, #4
 800b7ce:	e79f      	b.n	800b710 <__multiply+0x78>
 800b7d0:	3e01      	subs	r6, #1
 800b7d2:	e7a1      	b.n	800b718 <__multiply+0x80>
 800b7d4:	0800c480 	.word	0x0800c480
 800b7d8:	0800c491 	.word	0x0800c491

0800b7dc <__pow5mult>:
 800b7dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7e0:	4615      	mov	r5, r2
 800b7e2:	f012 0203 	ands.w	r2, r2, #3
 800b7e6:	4607      	mov	r7, r0
 800b7e8:	460e      	mov	r6, r1
 800b7ea:	d007      	beq.n	800b7fc <__pow5mult+0x20>
 800b7ec:	4c25      	ldr	r4, [pc, #148]	@ (800b884 <__pow5mult+0xa8>)
 800b7ee:	3a01      	subs	r2, #1
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b7f6:	f7ff fea7 	bl	800b548 <__multadd>
 800b7fa:	4606      	mov	r6, r0
 800b7fc:	10ad      	asrs	r5, r5, #2
 800b7fe:	d03d      	beq.n	800b87c <__pow5mult+0xa0>
 800b800:	69fc      	ldr	r4, [r7, #28]
 800b802:	b97c      	cbnz	r4, 800b824 <__pow5mult+0x48>
 800b804:	2010      	movs	r0, #16
 800b806:	f7ff fd87 	bl	800b318 <malloc>
 800b80a:	4602      	mov	r2, r0
 800b80c:	61f8      	str	r0, [r7, #28]
 800b80e:	b928      	cbnz	r0, 800b81c <__pow5mult+0x40>
 800b810:	4b1d      	ldr	r3, [pc, #116]	@ (800b888 <__pow5mult+0xac>)
 800b812:	481e      	ldr	r0, [pc, #120]	@ (800b88c <__pow5mult+0xb0>)
 800b814:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b818:	f000 fc30 	bl	800c07c <__assert_func>
 800b81c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b820:	6004      	str	r4, [r0, #0]
 800b822:	60c4      	str	r4, [r0, #12]
 800b824:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b828:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b82c:	b94c      	cbnz	r4, 800b842 <__pow5mult+0x66>
 800b82e:	f240 2171 	movw	r1, #625	@ 0x271
 800b832:	4638      	mov	r0, r7
 800b834:	f7ff ff1a 	bl	800b66c <__i2b>
 800b838:	2300      	movs	r3, #0
 800b83a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b83e:	4604      	mov	r4, r0
 800b840:	6003      	str	r3, [r0, #0]
 800b842:	f04f 0900 	mov.w	r9, #0
 800b846:	07eb      	lsls	r3, r5, #31
 800b848:	d50a      	bpl.n	800b860 <__pow5mult+0x84>
 800b84a:	4631      	mov	r1, r6
 800b84c:	4622      	mov	r2, r4
 800b84e:	4638      	mov	r0, r7
 800b850:	f7ff ff22 	bl	800b698 <__multiply>
 800b854:	4631      	mov	r1, r6
 800b856:	4680      	mov	r8, r0
 800b858:	4638      	mov	r0, r7
 800b85a:	f7ff fe53 	bl	800b504 <_Bfree>
 800b85e:	4646      	mov	r6, r8
 800b860:	106d      	asrs	r5, r5, #1
 800b862:	d00b      	beq.n	800b87c <__pow5mult+0xa0>
 800b864:	6820      	ldr	r0, [r4, #0]
 800b866:	b938      	cbnz	r0, 800b878 <__pow5mult+0x9c>
 800b868:	4622      	mov	r2, r4
 800b86a:	4621      	mov	r1, r4
 800b86c:	4638      	mov	r0, r7
 800b86e:	f7ff ff13 	bl	800b698 <__multiply>
 800b872:	6020      	str	r0, [r4, #0]
 800b874:	f8c0 9000 	str.w	r9, [r0]
 800b878:	4604      	mov	r4, r0
 800b87a:	e7e4      	b.n	800b846 <__pow5mult+0x6a>
 800b87c:	4630      	mov	r0, r6
 800b87e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b882:	bf00      	nop
 800b884:	0800c544 	.word	0x0800c544
 800b888:	0800c411 	.word	0x0800c411
 800b88c:	0800c491 	.word	0x0800c491

0800b890 <__lshift>:
 800b890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b894:	460c      	mov	r4, r1
 800b896:	6849      	ldr	r1, [r1, #4]
 800b898:	6923      	ldr	r3, [r4, #16]
 800b89a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b89e:	68a3      	ldr	r3, [r4, #8]
 800b8a0:	4607      	mov	r7, r0
 800b8a2:	4691      	mov	r9, r2
 800b8a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b8a8:	f108 0601 	add.w	r6, r8, #1
 800b8ac:	42b3      	cmp	r3, r6
 800b8ae:	db0b      	blt.n	800b8c8 <__lshift+0x38>
 800b8b0:	4638      	mov	r0, r7
 800b8b2:	f7ff fde7 	bl	800b484 <_Balloc>
 800b8b6:	4605      	mov	r5, r0
 800b8b8:	b948      	cbnz	r0, 800b8ce <__lshift+0x3e>
 800b8ba:	4602      	mov	r2, r0
 800b8bc:	4b28      	ldr	r3, [pc, #160]	@ (800b960 <__lshift+0xd0>)
 800b8be:	4829      	ldr	r0, [pc, #164]	@ (800b964 <__lshift+0xd4>)
 800b8c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b8c4:	f000 fbda 	bl	800c07c <__assert_func>
 800b8c8:	3101      	adds	r1, #1
 800b8ca:	005b      	lsls	r3, r3, #1
 800b8cc:	e7ee      	b.n	800b8ac <__lshift+0x1c>
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	f100 0114 	add.w	r1, r0, #20
 800b8d4:	f100 0210 	add.w	r2, r0, #16
 800b8d8:	4618      	mov	r0, r3
 800b8da:	4553      	cmp	r3, sl
 800b8dc:	db33      	blt.n	800b946 <__lshift+0xb6>
 800b8de:	6920      	ldr	r0, [r4, #16]
 800b8e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b8e4:	f104 0314 	add.w	r3, r4, #20
 800b8e8:	f019 091f 	ands.w	r9, r9, #31
 800b8ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b8f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b8f4:	d02b      	beq.n	800b94e <__lshift+0xbe>
 800b8f6:	f1c9 0e20 	rsb	lr, r9, #32
 800b8fa:	468a      	mov	sl, r1
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	6818      	ldr	r0, [r3, #0]
 800b900:	fa00 f009 	lsl.w	r0, r0, r9
 800b904:	4310      	orrs	r0, r2
 800b906:	f84a 0b04 	str.w	r0, [sl], #4
 800b90a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b90e:	459c      	cmp	ip, r3
 800b910:	fa22 f20e 	lsr.w	r2, r2, lr
 800b914:	d8f3      	bhi.n	800b8fe <__lshift+0x6e>
 800b916:	ebac 0304 	sub.w	r3, ip, r4
 800b91a:	3b15      	subs	r3, #21
 800b91c:	f023 0303 	bic.w	r3, r3, #3
 800b920:	3304      	adds	r3, #4
 800b922:	f104 0015 	add.w	r0, r4, #21
 800b926:	4560      	cmp	r0, ip
 800b928:	bf88      	it	hi
 800b92a:	2304      	movhi	r3, #4
 800b92c:	50ca      	str	r2, [r1, r3]
 800b92e:	b10a      	cbz	r2, 800b934 <__lshift+0xa4>
 800b930:	f108 0602 	add.w	r6, r8, #2
 800b934:	3e01      	subs	r6, #1
 800b936:	4638      	mov	r0, r7
 800b938:	612e      	str	r6, [r5, #16]
 800b93a:	4621      	mov	r1, r4
 800b93c:	f7ff fde2 	bl	800b504 <_Bfree>
 800b940:	4628      	mov	r0, r5
 800b942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b946:	f842 0f04 	str.w	r0, [r2, #4]!
 800b94a:	3301      	adds	r3, #1
 800b94c:	e7c5      	b.n	800b8da <__lshift+0x4a>
 800b94e:	3904      	subs	r1, #4
 800b950:	f853 2b04 	ldr.w	r2, [r3], #4
 800b954:	f841 2f04 	str.w	r2, [r1, #4]!
 800b958:	459c      	cmp	ip, r3
 800b95a:	d8f9      	bhi.n	800b950 <__lshift+0xc0>
 800b95c:	e7ea      	b.n	800b934 <__lshift+0xa4>
 800b95e:	bf00      	nop
 800b960:	0800c480 	.word	0x0800c480
 800b964:	0800c491 	.word	0x0800c491

0800b968 <__mcmp>:
 800b968:	690a      	ldr	r2, [r1, #16]
 800b96a:	4603      	mov	r3, r0
 800b96c:	6900      	ldr	r0, [r0, #16]
 800b96e:	1a80      	subs	r0, r0, r2
 800b970:	b530      	push	{r4, r5, lr}
 800b972:	d10e      	bne.n	800b992 <__mcmp+0x2a>
 800b974:	3314      	adds	r3, #20
 800b976:	3114      	adds	r1, #20
 800b978:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b97c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b980:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b984:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b988:	4295      	cmp	r5, r2
 800b98a:	d003      	beq.n	800b994 <__mcmp+0x2c>
 800b98c:	d205      	bcs.n	800b99a <__mcmp+0x32>
 800b98e:	f04f 30ff 	mov.w	r0, #4294967295
 800b992:	bd30      	pop	{r4, r5, pc}
 800b994:	42a3      	cmp	r3, r4
 800b996:	d3f3      	bcc.n	800b980 <__mcmp+0x18>
 800b998:	e7fb      	b.n	800b992 <__mcmp+0x2a>
 800b99a:	2001      	movs	r0, #1
 800b99c:	e7f9      	b.n	800b992 <__mcmp+0x2a>
	...

0800b9a0 <__mdiff>:
 800b9a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9a4:	4689      	mov	r9, r1
 800b9a6:	4606      	mov	r6, r0
 800b9a8:	4611      	mov	r1, r2
 800b9aa:	4648      	mov	r0, r9
 800b9ac:	4614      	mov	r4, r2
 800b9ae:	f7ff ffdb 	bl	800b968 <__mcmp>
 800b9b2:	1e05      	subs	r5, r0, #0
 800b9b4:	d112      	bne.n	800b9dc <__mdiff+0x3c>
 800b9b6:	4629      	mov	r1, r5
 800b9b8:	4630      	mov	r0, r6
 800b9ba:	f7ff fd63 	bl	800b484 <_Balloc>
 800b9be:	4602      	mov	r2, r0
 800b9c0:	b928      	cbnz	r0, 800b9ce <__mdiff+0x2e>
 800b9c2:	4b3f      	ldr	r3, [pc, #252]	@ (800bac0 <__mdiff+0x120>)
 800b9c4:	f240 2137 	movw	r1, #567	@ 0x237
 800b9c8:	483e      	ldr	r0, [pc, #248]	@ (800bac4 <__mdiff+0x124>)
 800b9ca:	f000 fb57 	bl	800c07c <__assert_func>
 800b9ce:	2301      	movs	r3, #1
 800b9d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b9d4:	4610      	mov	r0, r2
 800b9d6:	b003      	add	sp, #12
 800b9d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9dc:	bfbc      	itt	lt
 800b9de:	464b      	movlt	r3, r9
 800b9e0:	46a1      	movlt	r9, r4
 800b9e2:	4630      	mov	r0, r6
 800b9e4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b9e8:	bfba      	itte	lt
 800b9ea:	461c      	movlt	r4, r3
 800b9ec:	2501      	movlt	r5, #1
 800b9ee:	2500      	movge	r5, #0
 800b9f0:	f7ff fd48 	bl	800b484 <_Balloc>
 800b9f4:	4602      	mov	r2, r0
 800b9f6:	b918      	cbnz	r0, 800ba00 <__mdiff+0x60>
 800b9f8:	4b31      	ldr	r3, [pc, #196]	@ (800bac0 <__mdiff+0x120>)
 800b9fa:	f240 2145 	movw	r1, #581	@ 0x245
 800b9fe:	e7e3      	b.n	800b9c8 <__mdiff+0x28>
 800ba00:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ba04:	6926      	ldr	r6, [r4, #16]
 800ba06:	60c5      	str	r5, [r0, #12]
 800ba08:	f109 0310 	add.w	r3, r9, #16
 800ba0c:	f109 0514 	add.w	r5, r9, #20
 800ba10:	f104 0e14 	add.w	lr, r4, #20
 800ba14:	f100 0b14 	add.w	fp, r0, #20
 800ba18:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ba1c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ba20:	9301      	str	r3, [sp, #4]
 800ba22:	46d9      	mov	r9, fp
 800ba24:	f04f 0c00 	mov.w	ip, #0
 800ba28:	9b01      	ldr	r3, [sp, #4]
 800ba2a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ba2e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ba32:	9301      	str	r3, [sp, #4]
 800ba34:	fa1f f38a 	uxth.w	r3, sl
 800ba38:	4619      	mov	r1, r3
 800ba3a:	b283      	uxth	r3, r0
 800ba3c:	1acb      	subs	r3, r1, r3
 800ba3e:	0c00      	lsrs	r0, r0, #16
 800ba40:	4463      	add	r3, ip
 800ba42:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ba46:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ba4a:	b29b      	uxth	r3, r3
 800ba4c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ba50:	4576      	cmp	r6, lr
 800ba52:	f849 3b04 	str.w	r3, [r9], #4
 800ba56:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ba5a:	d8e5      	bhi.n	800ba28 <__mdiff+0x88>
 800ba5c:	1b33      	subs	r3, r6, r4
 800ba5e:	3b15      	subs	r3, #21
 800ba60:	f023 0303 	bic.w	r3, r3, #3
 800ba64:	3415      	adds	r4, #21
 800ba66:	3304      	adds	r3, #4
 800ba68:	42a6      	cmp	r6, r4
 800ba6a:	bf38      	it	cc
 800ba6c:	2304      	movcc	r3, #4
 800ba6e:	441d      	add	r5, r3
 800ba70:	445b      	add	r3, fp
 800ba72:	461e      	mov	r6, r3
 800ba74:	462c      	mov	r4, r5
 800ba76:	4544      	cmp	r4, r8
 800ba78:	d30e      	bcc.n	800ba98 <__mdiff+0xf8>
 800ba7a:	f108 0103 	add.w	r1, r8, #3
 800ba7e:	1b49      	subs	r1, r1, r5
 800ba80:	f021 0103 	bic.w	r1, r1, #3
 800ba84:	3d03      	subs	r5, #3
 800ba86:	45a8      	cmp	r8, r5
 800ba88:	bf38      	it	cc
 800ba8a:	2100      	movcc	r1, #0
 800ba8c:	440b      	add	r3, r1
 800ba8e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ba92:	b191      	cbz	r1, 800baba <__mdiff+0x11a>
 800ba94:	6117      	str	r7, [r2, #16]
 800ba96:	e79d      	b.n	800b9d4 <__mdiff+0x34>
 800ba98:	f854 1b04 	ldr.w	r1, [r4], #4
 800ba9c:	46e6      	mov	lr, ip
 800ba9e:	0c08      	lsrs	r0, r1, #16
 800baa0:	fa1c fc81 	uxtah	ip, ip, r1
 800baa4:	4471      	add	r1, lr
 800baa6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800baaa:	b289      	uxth	r1, r1
 800baac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bab0:	f846 1b04 	str.w	r1, [r6], #4
 800bab4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bab8:	e7dd      	b.n	800ba76 <__mdiff+0xd6>
 800baba:	3f01      	subs	r7, #1
 800babc:	e7e7      	b.n	800ba8e <__mdiff+0xee>
 800babe:	bf00      	nop
 800bac0:	0800c480 	.word	0x0800c480
 800bac4:	0800c491 	.word	0x0800c491

0800bac8 <__d2b>:
 800bac8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bacc:	460f      	mov	r7, r1
 800bace:	2101      	movs	r1, #1
 800bad0:	ec59 8b10 	vmov	r8, r9, d0
 800bad4:	4616      	mov	r6, r2
 800bad6:	f7ff fcd5 	bl	800b484 <_Balloc>
 800bada:	4604      	mov	r4, r0
 800badc:	b930      	cbnz	r0, 800baec <__d2b+0x24>
 800bade:	4602      	mov	r2, r0
 800bae0:	4b23      	ldr	r3, [pc, #140]	@ (800bb70 <__d2b+0xa8>)
 800bae2:	4824      	ldr	r0, [pc, #144]	@ (800bb74 <__d2b+0xac>)
 800bae4:	f240 310f 	movw	r1, #783	@ 0x30f
 800bae8:	f000 fac8 	bl	800c07c <__assert_func>
 800baec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800baf0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800baf4:	b10d      	cbz	r5, 800bafa <__d2b+0x32>
 800baf6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bafa:	9301      	str	r3, [sp, #4]
 800bafc:	f1b8 0300 	subs.w	r3, r8, #0
 800bb00:	d023      	beq.n	800bb4a <__d2b+0x82>
 800bb02:	4668      	mov	r0, sp
 800bb04:	9300      	str	r3, [sp, #0]
 800bb06:	f7ff fd84 	bl	800b612 <__lo0bits>
 800bb0a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bb0e:	b1d0      	cbz	r0, 800bb46 <__d2b+0x7e>
 800bb10:	f1c0 0320 	rsb	r3, r0, #32
 800bb14:	fa02 f303 	lsl.w	r3, r2, r3
 800bb18:	430b      	orrs	r3, r1
 800bb1a:	40c2      	lsrs	r2, r0
 800bb1c:	6163      	str	r3, [r4, #20]
 800bb1e:	9201      	str	r2, [sp, #4]
 800bb20:	9b01      	ldr	r3, [sp, #4]
 800bb22:	61a3      	str	r3, [r4, #24]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	bf0c      	ite	eq
 800bb28:	2201      	moveq	r2, #1
 800bb2a:	2202      	movne	r2, #2
 800bb2c:	6122      	str	r2, [r4, #16]
 800bb2e:	b1a5      	cbz	r5, 800bb5a <__d2b+0x92>
 800bb30:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bb34:	4405      	add	r5, r0
 800bb36:	603d      	str	r5, [r7, #0]
 800bb38:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bb3c:	6030      	str	r0, [r6, #0]
 800bb3e:	4620      	mov	r0, r4
 800bb40:	b003      	add	sp, #12
 800bb42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bb46:	6161      	str	r1, [r4, #20]
 800bb48:	e7ea      	b.n	800bb20 <__d2b+0x58>
 800bb4a:	a801      	add	r0, sp, #4
 800bb4c:	f7ff fd61 	bl	800b612 <__lo0bits>
 800bb50:	9b01      	ldr	r3, [sp, #4]
 800bb52:	6163      	str	r3, [r4, #20]
 800bb54:	3020      	adds	r0, #32
 800bb56:	2201      	movs	r2, #1
 800bb58:	e7e8      	b.n	800bb2c <__d2b+0x64>
 800bb5a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bb5e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bb62:	6038      	str	r0, [r7, #0]
 800bb64:	6918      	ldr	r0, [r3, #16]
 800bb66:	f7ff fd35 	bl	800b5d4 <__hi0bits>
 800bb6a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bb6e:	e7e5      	b.n	800bb3c <__d2b+0x74>
 800bb70:	0800c480 	.word	0x0800c480
 800bb74:	0800c491 	.word	0x0800c491

0800bb78 <__sfputc_r>:
 800bb78:	6893      	ldr	r3, [r2, #8]
 800bb7a:	3b01      	subs	r3, #1
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	b410      	push	{r4}
 800bb80:	6093      	str	r3, [r2, #8]
 800bb82:	da08      	bge.n	800bb96 <__sfputc_r+0x1e>
 800bb84:	6994      	ldr	r4, [r2, #24]
 800bb86:	42a3      	cmp	r3, r4
 800bb88:	db01      	blt.n	800bb8e <__sfputc_r+0x16>
 800bb8a:	290a      	cmp	r1, #10
 800bb8c:	d103      	bne.n	800bb96 <__sfputc_r+0x1e>
 800bb8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb92:	f7fe bc6c 	b.w	800a46e <__swbuf_r>
 800bb96:	6813      	ldr	r3, [r2, #0]
 800bb98:	1c58      	adds	r0, r3, #1
 800bb9a:	6010      	str	r0, [r2, #0]
 800bb9c:	7019      	strb	r1, [r3, #0]
 800bb9e:	4608      	mov	r0, r1
 800bba0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bba4:	4770      	bx	lr

0800bba6 <__sfputs_r>:
 800bba6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bba8:	4606      	mov	r6, r0
 800bbaa:	460f      	mov	r7, r1
 800bbac:	4614      	mov	r4, r2
 800bbae:	18d5      	adds	r5, r2, r3
 800bbb0:	42ac      	cmp	r4, r5
 800bbb2:	d101      	bne.n	800bbb8 <__sfputs_r+0x12>
 800bbb4:	2000      	movs	r0, #0
 800bbb6:	e007      	b.n	800bbc8 <__sfputs_r+0x22>
 800bbb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbbc:	463a      	mov	r2, r7
 800bbbe:	4630      	mov	r0, r6
 800bbc0:	f7ff ffda 	bl	800bb78 <__sfputc_r>
 800bbc4:	1c43      	adds	r3, r0, #1
 800bbc6:	d1f3      	bne.n	800bbb0 <__sfputs_r+0xa>
 800bbc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bbcc <_vfiprintf_r>:
 800bbcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbd0:	460d      	mov	r5, r1
 800bbd2:	b09d      	sub	sp, #116	@ 0x74
 800bbd4:	4614      	mov	r4, r2
 800bbd6:	4698      	mov	r8, r3
 800bbd8:	4606      	mov	r6, r0
 800bbda:	b118      	cbz	r0, 800bbe4 <_vfiprintf_r+0x18>
 800bbdc:	6a03      	ldr	r3, [r0, #32]
 800bbde:	b90b      	cbnz	r3, 800bbe4 <_vfiprintf_r+0x18>
 800bbe0:	f7fe fb5c 	bl	800a29c <__sinit>
 800bbe4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bbe6:	07d9      	lsls	r1, r3, #31
 800bbe8:	d405      	bmi.n	800bbf6 <_vfiprintf_r+0x2a>
 800bbea:	89ab      	ldrh	r3, [r5, #12]
 800bbec:	059a      	lsls	r2, r3, #22
 800bbee:	d402      	bmi.n	800bbf6 <_vfiprintf_r+0x2a>
 800bbf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bbf2:	f7fe fd4e 	bl	800a692 <__retarget_lock_acquire_recursive>
 800bbf6:	89ab      	ldrh	r3, [r5, #12]
 800bbf8:	071b      	lsls	r3, r3, #28
 800bbfa:	d501      	bpl.n	800bc00 <_vfiprintf_r+0x34>
 800bbfc:	692b      	ldr	r3, [r5, #16]
 800bbfe:	b99b      	cbnz	r3, 800bc28 <_vfiprintf_r+0x5c>
 800bc00:	4629      	mov	r1, r5
 800bc02:	4630      	mov	r0, r6
 800bc04:	f7fe fc72 	bl	800a4ec <__swsetup_r>
 800bc08:	b170      	cbz	r0, 800bc28 <_vfiprintf_r+0x5c>
 800bc0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bc0c:	07dc      	lsls	r4, r3, #31
 800bc0e:	d504      	bpl.n	800bc1a <_vfiprintf_r+0x4e>
 800bc10:	f04f 30ff 	mov.w	r0, #4294967295
 800bc14:	b01d      	add	sp, #116	@ 0x74
 800bc16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc1a:	89ab      	ldrh	r3, [r5, #12]
 800bc1c:	0598      	lsls	r0, r3, #22
 800bc1e:	d4f7      	bmi.n	800bc10 <_vfiprintf_r+0x44>
 800bc20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bc22:	f7fe fd37 	bl	800a694 <__retarget_lock_release_recursive>
 800bc26:	e7f3      	b.n	800bc10 <_vfiprintf_r+0x44>
 800bc28:	2300      	movs	r3, #0
 800bc2a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc2c:	2320      	movs	r3, #32
 800bc2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bc32:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc36:	2330      	movs	r3, #48	@ 0x30
 800bc38:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bde8 <_vfiprintf_r+0x21c>
 800bc3c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bc40:	f04f 0901 	mov.w	r9, #1
 800bc44:	4623      	mov	r3, r4
 800bc46:	469a      	mov	sl, r3
 800bc48:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc4c:	b10a      	cbz	r2, 800bc52 <_vfiprintf_r+0x86>
 800bc4e:	2a25      	cmp	r2, #37	@ 0x25
 800bc50:	d1f9      	bne.n	800bc46 <_vfiprintf_r+0x7a>
 800bc52:	ebba 0b04 	subs.w	fp, sl, r4
 800bc56:	d00b      	beq.n	800bc70 <_vfiprintf_r+0xa4>
 800bc58:	465b      	mov	r3, fp
 800bc5a:	4622      	mov	r2, r4
 800bc5c:	4629      	mov	r1, r5
 800bc5e:	4630      	mov	r0, r6
 800bc60:	f7ff ffa1 	bl	800bba6 <__sfputs_r>
 800bc64:	3001      	adds	r0, #1
 800bc66:	f000 80a7 	beq.w	800bdb8 <_vfiprintf_r+0x1ec>
 800bc6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bc6c:	445a      	add	r2, fp
 800bc6e:	9209      	str	r2, [sp, #36]	@ 0x24
 800bc70:	f89a 3000 	ldrb.w	r3, [sl]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	f000 809f 	beq.w	800bdb8 <_vfiprintf_r+0x1ec>
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	f04f 32ff 	mov.w	r2, #4294967295
 800bc80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc84:	f10a 0a01 	add.w	sl, sl, #1
 800bc88:	9304      	str	r3, [sp, #16]
 800bc8a:	9307      	str	r3, [sp, #28]
 800bc8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bc90:	931a      	str	r3, [sp, #104]	@ 0x68
 800bc92:	4654      	mov	r4, sl
 800bc94:	2205      	movs	r2, #5
 800bc96:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc9a:	4853      	ldr	r0, [pc, #332]	@ (800bde8 <_vfiprintf_r+0x21c>)
 800bc9c:	f7f4 fb28 	bl	80002f0 <memchr>
 800bca0:	9a04      	ldr	r2, [sp, #16]
 800bca2:	b9d8      	cbnz	r0, 800bcdc <_vfiprintf_r+0x110>
 800bca4:	06d1      	lsls	r1, r2, #27
 800bca6:	bf44      	itt	mi
 800bca8:	2320      	movmi	r3, #32
 800bcaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bcae:	0713      	lsls	r3, r2, #28
 800bcb0:	bf44      	itt	mi
 800bcb2:	232b      	movmi	r3, #43	@ 0x2b
 800bcb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bcb8:	f89a 3000 	ldrb.w	r3, [sl]
 800bcbc:	2b2a      	cmp	r3, #42	@ 0x2a
 800bcbe:	d015      	beq.n	800bcec <_vfiprintf_r+0x120>
 800bcc0:	9a07      	ldr	r2, [sp, #28]
 800bcc2:	4654      	mov	r4, sl
 800bcc4:	2000      	movs	r0, #0
 800bcc6:	f04f 0c0a 	mov.w	ip, #10
 800bcca:	4621      	mov	r1, r4
 800bccc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bcd0:	3b30      	subs	r3, #48	@ 0x30
 800bcd2:	2b09      	cmp	r3, #9
 800bcd4:	d94b      	bls.n	800bd6e <_vfiprintf_r+0x1a2>
 800bcd6:	b1b0      	cbz	r0, 800bd06 <_vfiprintf_r+0x13a>
 800bcd8:	9207      	str	r2, [sp, #28]
 800bcda:	e014      	b.n	800bd06 <_vfiprintf_r+0x13a>
 800bcdc:	eba0 0308 	sub.w	r3, r0, r8
 800bce0:	fa09 f303 	lsl.w	r3, r9, r3
 800bce4:	4313      	orrs	r3, r2
 800bce6:	9304      	str	r3, [sp, #16]
 800bce8:	46a2      	mov	sl, r4
 800bcea:	e7d2      	b.n	800bc92 <_vfiprintf_r+0xc6>
 800bcec:	9b03      	ldr	r3, [sp, #12]
 800bcee:	1d19      	adds	r1, r3, #4
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	9103      	str	r1, [sp, #12]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	bfbb      	ittet	lt
 800bcf8:	425b      	neglt	r3, r3
 800bcfa:	f042 0202 	orrlt.w	r2, r2, #2
 800bcfe:	9307      	strge	r3, [sp, #28]
 800bd00:	9307      	strlt	r3, [sp, #28]
 800bd02:	bfb8      	it	lt
 800bd04:	9204      	strlt	r2, [sp, #16]
 800bd06:	7823      	ldrb	r3, [r4, #0]
 800bd08:	2b2e      	cmp	r3, #46	@ 0x2e
 800bd0a:	d10a      	bne.n	800bd22 <_vfiprintf_r+0x156>
 800bd0c:	7863      	ldrb	r3, [r4, #1]
 800bd0e:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd10:	d132      	bne.n	800bd78 <_vfiprintf_r+0x1ac>
 800bd12:	9b03      	ldr	r3, [sp, #12]
 800bd14:	1d1a      	adds	r2, r3, #4
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	9203      	str	r2, [sp, #12]
 800bd1a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bd1e:	3402      	adds	r4, #2
 800bd20:	9305      	str	r3, [sp, #20]
 800bd22:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bdf8 <_vfiprintf_r+0x22c>
 800bd26:	7821      	ldrb	r1, [r4, #0]
 800bd28:	2203      	movs	r2, #3
 800bd2a:	4650      	mov	r0, sl
 800bd2c:	f7f4 fae0 	bl	80002f0 <memchr>
 800bd30:	b138      	cbz	r0, 800bd42 <_vfiprintf_r+0x176>
 800bd32:	9b04      	ldr	r3, [sp, #16]
 800bd34:	eba0 000a 	sub.w	r0, r0, sl
 800bd38:	2240      	movs	r2, #64	@ 0x40
 800bd3a:	4082      	lsls	r2, r0
 800bd3c:	4313      	orrs	r3, r2
 800bd3e:	3401      	adds	r4, #1
 800bd40:	9304      	str	r3, [sp, #16]
 800bd42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd46:	4829      	ldr	r0, [pc, #164]	@ (800bdec <_vfiprintf_r+0x220>)
 800bd48:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bd4c:	2206      	movs	r2, #6
 800bd4e:	f7f4 facf 	bl	80002f0 <memchr>
 800bd52:	2800      	cmp	r0, #0
 800bd54:	d03f      	beq.n	800bdd6 <_vfiprintf_r+0x20a>
 800bd56:	4b26      	ldr	r3, [pc, #152]	@ (800bdf0 <_vfiprintf_r+0x224>)
 800bd58:	bb1b      	cbnz	r3, 800bda2 <_vfiprintf_r+0x1d6>
 800bd5a:	9b03      	ldr	r3, [sp, #12]
 800bd5c:	3307      	adds	r3, #7
 800bd5e:	f023 0307 	bic.w	r3, r3, #7
 800bd62:	3308      	adds	r3, #8
 800bd64:	9303      	str	r3, [sp, #12]
 800bd66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd68:	443b      	add	r3, r7
 800bd6a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd6c:	e76a      	b.n	800bc44 <_vfiprintf_r+0x78>
 800bd6e:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd72:	460c      	mov	r4, r1
 800bd74:	2001      	movs	r0, #1
 800bd76:	e7a8      	b.n	800bcca <_vfiprintf_r+0xfe>
 800bd78:	2300      	movs	r3, #0
 800bd7a:	3401      	adds	r4, #1
 800bd7c:	9305      	str	r3, [sp, #20]
 800bd7e:	4619      	mov	r1, r3
 800bd80:	f04f 0c0a 	mov.w	ip, #10
 800bd84:	4620      	mov	r0, r4
 800bd86:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd8a:	3a30      	subs	r2, #48	@ 0x30
 800bd8c:	2a09      	cmp	r2, #9
 800bd8e:	d903      	bls.n	800bd98 <_vfiprintf_r+0x1cc>
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d0c6      	beq.n	800bd22 <_vfiprintf_r+0x156>
 800bd94:	9105      	str	r1, [sp, #20]
 800bd96:	e7c4      	b.n	800bd22 <_vfiprintf_r+0x156>
 800bd98:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd9c:	4604      	mov	r4, r0
 800bd9e:	2301      	movs	r3, #1
 800bda0:	e7f0      	b.n	800bd84 <_vfiprintf_r+0x1b8>
 800bda2:	ab03      	add	r3, sp, #12
 800bda4:	9300      	str	r3, [sp, #0]
 800bda6:	462a      	mov	r2, r5
 800bda8:	4b12      	ldr	r3, [pc, #72]	@ (800bdf4 <_vfiprintf_r+0x228>)
 800bdaa:	a904      	add	r1, sp, #16
 800bdac:	4630      	mov	r0, r6
 800bdae:	f7fd fe43 	bl	8009a38 <_printf_float>
 800bdb2:	4607      	mov	r7, r0
 800bdb4:	1c78      	adds	r0, r7, #1
 800bdb6:	d1d6      	bne.n	800bd66 <_vfiprintf_r+0x19a>
 800bdb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bdba:	07d9      	lsls	r1, r3, #31
 800bdbc:	d405      	bmi.n	800bdca <_vfiprintf_r+0x1fe>
 800bdbe:	89ab      	ldrh	r3, [r5, #12]
 800bdc0:	059a      	lsls	r2, r3, #22
 800bdc2:	d402      	bmi.n	800bdca <_vfiprintf_r+0x1fe>
 800bdc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bdc6:	f7fe fc65 	bl	800a694 <__retarget_lock_release_recursive>
 800bdca:	89ab      	ldrh	r3, [r5, #12]
 800bdcc:	065b      	lsls	r3, r3, #25
 800bdce:	f53f af1f 	bmi.w	800bc10 <_vfiprintf_r+0x44>
 800bdd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bdd4:	e71e      	b.n	800bc14 <_vfiprintf_r+0x48>
 800bdd6:	ab03      	add	r3, sp, #12
 800bdd8:	9300      	str	r3, [sp, #0]
 800bdda:	462a      	mov	r2, r5
 800bddc:	4b05      	ldr	r3, [pc, #20]	@ (800bdf4 <_vfiprintf_r+0x228>)
 800bdde:	a904      	add	r1, sp, #16
 800bde0:	4630      	mov	r0, r6
 800bde2:	f7fe f8b1 	bl	8009f48 <_printf_i>
 800bde6:	e7e4      	b.n	800bdb2 <_vfiprintf_r+0x1e6>
 800bde8:	0800c4ea 	.word	0x0800c4ea
 800bdec:	0800c4f4 	.word	0x0800c4f4
 800bdf0:	08009a39 	.word	0x08009a39
 800bdf4:	0800bba7 	.word	0x0800bba7
 800bdf8:	0800c4f0 	.word	0x0800c4f0

0800bdfc <__sflush_r>:
 800bdfc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800be00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be04:	0716      	lsls	r6, r2, #28
 800be06:	4605      	mov	r5, r0
 800be08:	460c      	mov	r4, r1
 800be0a:	d454      	bmi.n	800beb6 <__sflush_r+0xba>
 800be0c:	684b      	ldr	r3, [r1, #4]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	dc02      	bgt.n	800be18 <__sflush_r+0x1c>
 800be12:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800be14:	2b00      	cmp	r3, #0
 800be16:	dd48      	ble.n	800beaa <__sflush_r+0xae>
 800be18:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800be1a:	2e00      	cmp	r6, #0
 800be1c:	d045      	beq.n	800beaa <__sflush_r+0xae>
 800be1e:	2300      	movs	r3, #0
 800be20:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800be24:	682f      	ldr	r7, [r5, #0]
 800be26:	6a21      	ldr	r1, [r4, #32]
 800be28:	602b      	str	r3, [r5, #0]
 800be2a:	d030      	beq.n	800be8e <__sflush_r+0x92>
 800be2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800be2e:	89a3      	ldrh	r3, [r4, #12]
 800be30:	0759      	lsls	r1, r3, #29
 800be32:	d505      	bpl.n	800be40 <__sflush_r+0x44>
 800be34:	6863      	ldr	r3, [r4, #4]
 800be36:	1ad2      	subs	r2, r2, r3
 800be38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800be3a:	b10b      	cbz	r3, 800be40 <__sflush_r+0x44>
 800be3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800be3e:	1ad2      	subs	r2, r2, r3
 800be40:	2300      	movs	r3, #0
 800be42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800be44:	6a21      	ldr	r1, [r4, #32]
 800be46:	4628      	mov	r0, r5
 800be48:	47b0      	blx	r6
 800be4a:	1c43      	adds	r3, r0, #1
 800be4c:	89a3      	ldrh	r3, [r4, #12]
 800be4e:	d106      	bne.n	800be5e <__sflush_r+0x62>
 800be50:	6829      	ldr	r1, [r5, #0]
 800be52:	291d      	cmp	r1, #29
 800be54:	d82b      	bhi.n	800beae <__sflush_r+0xb2>
 800be56:	4a2a      	ldr	r2, [pc, #168]	@ (800bf00 <__sflush_r+0x104>)
 800be58:	40ca      	lsrs	r2, r1
 800be5a:	07d6      	lsls	r6, r2, #31
 800be5c:	d527      	bpl.n	800beae <__sflush_r+0xb2>
 800be5e:	2200      	movs	r2, #0
 800be60:	6062      	str	r2, [r4, #4]
 800be62:	04d9      	lsls	r1, r3, #19
 800be64:	6922      	ldr	r2, [r4, #16]
 800be66:	6022      	str	r2, [r4, #0]
 800be68:	d504      	bpl.n	800be74 <__sflush_r+0x78>
 800be6a:	1c42      	adds	r2, r0, #1
 800be6c:	d101      	bne.n	800be72 <__sflush_r+0x76>
 800be6e:	682b      	ldr	r3, [r5, #0]
 800be70:	b903      	cbnz	r3, 800be74 <__sflush_r+0x78>
 800be72:	6560      	str	r0, [r4, #84]	@ 0x54
 800be74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800be76:	602f      	str	r7, [r5, #0]
 800be78:	b1b9      	cbz	r1, 800beaa <__sflush_r+0xae>
 800be7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be7e:	4299      	cmp	r1, r3
 800be80:	d002      	beq.n	800be88 <__sflush_r+0x8c>
 800be82:	4628      	mov	r0, r5
 800be84:	f7ff f9fe 	bl	800b284 <_free_r>
 800be88:	2300      	movs	r3, #0
 800be8a:	6363      	str	r3, [r4, #52]	@ 0x34
 800be8c:	e00d      	b.n	800beaa <__sflush_r+0xae>
 800be8e:	2301      	movs	r3, #1
 800be90:	4628      	mov	r0, r5
 800be92:	47b0      	blx	r6
 800be94:	4602      	mov	r2, r0
 800be96:	1c50      	adds	r0, r2, #1
 800be98:	d1c9      	bne.n	800be2e <__sflush_r+0x32>
 800be9a:	682b      	ldr	r3, [r5, #0]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d0c6      	beq.n	800be2e <__sflush_r+0x32>
 800bea0:	2b1d      	cmp	r3, #29
 800bea2:	d001      	beq.n	800bea8 <__sflush_r+0xac>
 800bea4:	2b16      	cmp	r3, #22
 800bea6:	d11e      	bne.n	800bee6 <__sflush_r+0xea>
 800bea8:	602f      	str	r7, [r5, #0]
 800beaa:	2000      	movs	r0, #0
 800beac:	e022      	b.n	800bef4 <__sflush_r+0xf8>
 800beae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800beb2:	b21b      	sxth	r3, r3
 800beb4:	e01b      	b.n	800beee <__sflush_r+0xf2>
 800beb6:	690f      	ldr	r7, [r1, #16]
 800beb8:	2f00      	cmp	r7, #0
 800beba:	d0f6      	beq.n	800beaa <__sflush_r+0xae>
 800bebc:	0793      	lsls	r3, r2, #30
 800bebe:	680e      	ldr	r6, [r1, #0]
 800bec0:	bf08      	it	eq
 800bec2:	694b      	ldreq	r3, [r1, #20]
 800bec4:	600f      	str	r7, [r1, #0]
 800bec6:	bf18      	it	ne
 800bec8:	2300      	movne	r3, #0
 800beca:	eba6 0807 	sub.w	r8, r6, r7
 800bece:	608b      	str	r3, [r1, #8]
 800bed0:	f1b8 0f00 	cmp.w	r8, #0
 800bed4:	dde9      	ble.n	800beaa <__sflush_r+0xae>
 800bed6:	6a21      	ldr	r1, [r4, #32]
 800bed8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800beda:	4643      	mov	r3, r8
 800bedc:	463a      	mov	r2, r7
 800bede:	4628      	mov	r0, r5
 800bee0:	47b0      	blx	r6
 800bee2:	2800      	cmp	r0, #0
 800bee4:	dc08      	bgt.n	800bef8 <__sflush_r+0xfc>
 800bee6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800beea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800beee:	81a3      	strh	r3, [r4, #12]
 800bef0:	f04f 30ff 	mov.w	r0, #4294967295
 800bef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bef8:	4407      	add	r7, r0
 800befa:	eba8 0800 	sub.w	r8, r8, r0
 800befe:	e7e7      	b.n	800bed0 <__sflush_r+0xd4>
 800bf00:	20400001 	.word	0x20400001

0800bf04 <_fflush_r>:
 800bf04:	b538      	push	{r3, r4, r5, lr}
 800bf06:	690b      	ldr	r3, [r1, #16]
 800bf08:	4605      	mov	r5, r0
 800bf0a:	460c      	mov	r4, r1
 800bf0c:	b913      	cbnz	r3, 800bf14 <_fflush_r+0x10>
 800bf0e:	2500      	movs	r5, #0
 800bf10:	4628      	mov	r0, r5
 800bf12:	bd38      	pop	{r3, r4, r5, pc}
 800bf14:	b118      	cbz	r0, 800bf1e <_fflush_r+0x1a>
 800bf16:	6a03      	ldr	r3, [r0, #32]
 800bf18:	b90b      	cbnz	r3, 800bf1e <_fflush_r+0x1a>
 800bf1a:	f7fe f9bf 	bl	800a29c <__sinit>
 800bf1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d0f3      	beq.n	800bf0e <_fflush_r+0xa>
 800bf26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bf28:	07d0      	lsls	r0, r2, #31
 800bf2a:	d404      	bmi.n	800bf36 <_fflush_r+0x32>
 800bf2c:	0599      	lsls	r1, r3, #22
 800bf2e:	d402      	bmi.n	800bf36 <_fflush_r+0x32>
 800bf30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bf32:	f7fe fbae 	bl	800a692 <__retarget_lock_acquire_recursive>
 800bf36:	4628      	mov	r0, r5
 800bf38:	4621      	mov	r1, r4
 800bf3a:	f7ff ff5f 	bl	800bdfc <__sflush_r>
 800bf3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bf40:	07da      	lsls	r2, r3, #31
 800bf42:	4605      	mov	r5, r0
 800bf44:	d4e4      	bmi.n	800bf10 <_fflush_r+0xc>
 800bf46:	89a3      	ldrh	r3, [r4, #12]
 800bf48:	059b      	lsls	r3, r3, #22
 800bf4a:	d4e1      	bmi.n	800bf10 <_fflush_r+0xc>
 800bf4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bf4e:	f7fe fba1 	bl	800a694 <__retarget_lock_release_recursive>
 800bf52:	e7dd      	b.n	800bf10 <_fflush_r+0xc>

0800bf54 <__swhatbuf_r>:
 800bf54:	b570      	push	{r4, r5, r6, lr}
 800bf56:	460c      	mov	r4, r1
 800bf58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf5c:	2900      	cmp	r1, #0
 800bf5e:	b096      	sub	sp, #88	@ 0x58
 800bf60:	4615      	mov	r5, r2
 800bf62:	461e      	mov	r6, r3
 800bf64:	da0d      	bge.n	800bf82 <__swhatbuf_r+0x2e>
 800bf66:	89a3      	ldrh	r3, [r4, #12]
 800bf68:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bf6c:	f04f 0100 	mov.w	r1, #0
 800bf70:	bf14      	ite	ne
 800bf72:	2340      	movne	r3, #64	@ 0x40
 800bf74:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bf78:	2000      	movs	r0, #0
 800bf7a:	6031      	str	r1, [r6, #0]
 800bf7c:	602b      	str	r3, [r5, #0]
 800bf7e:	b016      	add	sp, #88	@ 0x58
 800bf80:	bd70      	pop	{r4, r5, r6, pc}
 800bf82:	466a      	mov	r2, sp
 800bf84:	f000 f848 	bl	800c018 <_fstat_r>
 800bf88:	2800      	cmp	r0, #0
 800bf8a:	dbec      	blt.n	800bf66 <__swhatbuf_r+0x12>
 800bf8c:	9901      	ldr	r1, [sp, #4]
 800bf8e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bf92:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bf96:	4259      	negs	r1, r3
 800bf98:	4159      	adcs	r1, r3
 800bf9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bf9e:	e7eb      	b.n	800bf78 <__swhatbuf_r+0x24>

0800bfa0 <__smakebuf_r>:
 800bfa0:	898b      	ldrh	r3, [r1, #12]
 800bfa2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bfa4:	079d      	lsls	r5, r3, #30
 800bfa6:	4606      	mov	r6, r0
 800bfa8:	460c      	mov	r4, r1
 800bfaa:	d507      	bpl.n	800bfbc <__smakebuf_r+0x1c>
 800bfac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bfb0:	6023      	str	r3, [r4, #0]
 800bfb2:	6123      	str	r3, [r4, #16]
 800bfb4:	2301      	movs	r3, #1
 800bfb6:	6163      	str	r3, [r4, #20]
 800bfb8:	b003      	add	sp, #12
 800bfba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bfbc:	ab01      	add	r3, sp, #4
 800bfbe:	466a      	mov	r2, sp
 800bfc0:	f7ff ffc8 	bl	800bf54 <__swhatbuf_r>
 800bfc4:	9f00      	ldr	r7, [sp, #0]
 800bfc6:	4605      	mov	r5, r0
 800bfc8:	4639      	mov	r1, r7
 800bfca:	4630      	mov	r0, r6
 800bfcc:	f7ff f9ce 	bl	800b36c <_malloc_r>
 800bfd0:	b948      	cbnz	r0, 800bfe6 <__smakebuf_r+0x46>
 800bfd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfd6:	059a      	lsls	r2, r3, #22
 800bfd8:	d4ee      	bmi.n	800bfb8 <__smakebuf_r+0x18>
 800bfda:	f023 0303 	bic.w	r3, r3, #3
 800bfde:	f043 0302 	orr.w	r3, r3, #2
 800bfe2:	81a3      	strh	r3, [r4, #12]
 800bfe4:	e7e2      	b.n	800bfac <__smakebuf_r+0xc>
 800bfe6:	89a3      	ldrh	r3, [r4, #12]
 800bfe8:	6020      	str	r0, [r4, #0]
 800bfea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bfee:	81a3      	strh	r3, [r4, #12]
 800bff0:	9b01      	ldr	r3, [sp, #4]
 800bff2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bff6:	b15b      	cbz	r3, 800c010 <__smakebuf_r+0x70>
 800bff8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bffc:	4630      	mov	r0, r6
 800bffe:	f000 f81d 	bl	800c03c <_isatty_r>
 800c002:	b128      	cbz	r0, 800c010 <__smakebuf_r+0x70>
 800c004:	89a3      	ldrh	r3, [r4, #12]
 800c006:	f023 0303 	bic.w	r3, r3, #3
 800c00a:	f043 0301 	orr.w	r3, r3, #1
 800c00e:	81a3      	strh	r3, [r4, #12]
 800c010:	89a3      	ldrh	r3, [r4, #12]
 800c012:	431d      	orrs	r5, r3
 800c014:	81a5      	strh	r5, [r4, #12]
 800c016:	e7cf      	b.n	800bfb8 <__smakebuf_r+0x18>

0800c018 <_fstat_r>:
 800c018:	b538      	push	{r3, r4, r5, lr}
 800c01a:	4d07      	ldr	r5, [pc, #28]	@ (800c038 <_fstat_r+0x20>)
 800c01c:	2300      	movs	r3, #0
 800c01e:	4604      	mov	r4, r0
 800c020:	4608      	mov	r0, r1
 800c022:	4611      	mov	r1, r2
 800c024:	602b      	str	r3, [r5, #0]
 800c026:	f7f5 fb7a 	bl	800171e <_fstat>
 800c02a:	1c43      	adds	r3, r0, #1
 800c02c:	d102      	bne.n	800c034 <_fstat_r+0x1c>
 800c02e:	682b      	ldr	r3, [r5, #0]
 800c030:	b103      	cbz	r3, 800c034 <_fstat_r+0x1c>
 800c032:	6023      	str	r3, [r4, #0]
 800c034:	bd38      	pop	{r3, r4, r5, pc}
 800c036:	bf00      	nop
 800c038:	240006a0 	.word	0x240006a0

0800c03c <_isatty_r>:
 800c03c:	b538      	push	{r3, r4, r5, lr}
 800c03e:	4d06      	ldr	r5, [pc, #24]	@ (800c058 <_isatty_r+0x1c>)
 800c040:	2300      	movs	r3, #0
 800c042:	4604      	mov	r4, r0
 800c044:	4608      	mov	r0, r1
 800c046:	602b      	str	r3, [r5, #0]
 800c048:	f7f5 fb79 	bl	800173e <_isatty>
 800c04c:	1c43      	adds	r3, r0, #1
 800c04e:	d102      	bne.n	800c056 <_isatty_r+0x1a>
 800c050:	682b      	ldr	r3, [r5, #0]
 800c052:	b103      	cbz	r3, 800c056 <_isatty_r+0x1a>
 800c054:	6023      	str	r3, [r4, #0]
 800c056:	bd38      	pop	{r3, r4, r5, pc}
 800c058:	240006a0 	.word	0x240006a0

0800c05c <_sbrk_r>:
 800c05c:	b538      	push	{r3, r4, r5, lr}
 800c05e:	4d06      	ldr	r5, [pc, #24]	@ (800c078 <_sbrk_r+0x1c>)
 800c060:	2300      	movs	r3, #0
 800c062:	4604      	mov	r4, r0
 800c064:	4608      	mov	r0, r1
 800c066:	602b      	str	r3, [r5, #0]
 800c068:	f7f5 fb82 	bl	8001770 <_sbrk>
 800c06c:	1c43      	adds	r3, r0, #1
 800c06e:	d102      	bne.n	800c076 <_sbrk_r+0x1a>
 800c070:	682b      	ldr	r3, [r5, #0]
 800c072:	b103      	cbz	r3, 800c076 <_sbrk_r+0x1a>
 800c074:	6023      	str	r3, [r4, #0]
 800c076:	bd38      	pop	{r3, r4, r5, pc}
 800c078:	240006a0 	.word	0x240006a0

0800c07c <__assert_func>:
 800c07c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c07e:	4614      	mov	r4, r2
 800c080:	461a      	mov	r2, r3
 800c082:	4b09      	ldr	r3, [pc, #36]	@ (800c0a8 <__assert_func+0x2c>)
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	4605      	mov	r5, r0
 800c088:	68d8      	ldr	r0, [r3, #12]
 800c08a:	b14c      	cbz	r4, 800c0a0 <__assert_func+0x24>
 800c08c:	4b07      	ldr	r3, [pc, #28]	@ (800c0ac <__assert_func+0x30>)
 800c08e:	9100      	str	r1, [sp, #0]
 800c090:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c094:	4906      	ldr	r1, [pc, #24]	@ (800c0b0 <__assert_func+0x34>)
 800c096:	462b      	mov	r3, r5
 800c098:	f000 f842 	bl	800c120 <fiprintf>
 800c09c:	f000 f852 	bl	800c144 <abort>
 800c0a0:	4b04      	ldr	r3, [pc, #16]	@ (800c0b4 <__assert_func+0x38>)
 800c0a2:	461c      	mov	r4, r3
 800c0a4:	e7f3      	b.n	800c08e <__assert_func+0x12>
 800c0a6:	bf00      	nop
 800c0a8:	24000034 	.word	0x24000034
 800c0ac:	0800c505 	.word	0x0800c505
 800c0b0:	0800c512 	.word	0x0800c512
 800c0b4:	0800c540 	.word	0x0800c540

0800c0b8 <_calloc_r>:
 800c0b8:	b570      	push	{r4, r5, r6, lr}
 800c0ba:	fba1 5402 	umull	r5, r4, r1, r2
 800c0be:	b934      	cbnz	r4, 800c0ce <_calloc_r+0x16>
 800c0c0:	4629      	mov	r1, r5
 800c0c2:	f7ff f953 	bl	800b36c <_malloc_r>
 800c0c6:	4606      	mov	r6, r0
 800c0c8:	b928      	cbnz	r0, 800c0d6 <_calloc_r+0x1e>
 800c0ca:	4630      	mov	r0, r6
 800c0cc:	bd70      	pop	{r4, r5, r6, pc}
 800c0ce:	220c      	movs	r2, #12
 800c0d0:	6002      	str	r2, [r0, #0]
 800c0d2:	2600      	movs	r6, #0
 800c0d4:	e7f9      	b.n	800c0ca <_calloc_r+0x12>
 800c0d6:	462a      	mov	r2, r5
 800c0d8:	4621      	mov	r1, r4
 800c0da:	f7fe fa5d 	bl	800a598 <memset>
 800c0de:	e7f4      	b.n	800c0ca <_calloc_r+0x12>

0800c0e0 <__ascii_mbtowc>:
 800c0e0:	b082      	sub	sp, #8
 800c0e2:	b901      	cbnz	r1, 800c0e6 <__ascii_mbtowc+0x6>
 800c0e4:	a901      	add	r1, sp, #4
 800c0e6:	b142      	cbz	r2, 800c0fa <__ascii_mbtowc+0x1a>
 800c0e8:	b14b      	cbz	r3, 800c0fe <__ascii_mbtowc+0x1e>
 800c0ea:	7813      	ldrb	r3, [r2, #0]
 800c0ec:	600b      	str	r3, [r1, #0]
 800c0ee:	7812      	ldrb	r2, [r2, #0]
 800c0f0:	1e10      	subs	r0, r2, #0
 800c0f2:	bf18      	it	ne
 800c0f4:	2001      	movne	r0, #1
 800c0f6:	b002      	add	sp, #8
 800c0f8:	4770      	bx	lr
 800c0fa:	4610      	mov	r0, r2
 800c0fc:	e7fb      	b.n	800c0f6 <__ascii_mbtowc+0x16>
 800c0fe:	f06f 0001 	mvn.w	r0, #1
 800c102:	e7f8      	b.n	800c0f6 <__ascii_mbtowc+0x16>

0800c104 <__ascii_wctomb>:
 800c104:	4603      	mov	r3, r0
 800c106:	4608      	mov	r0, r1
 800c108:	b141      	cbz	r1, 800c11c <__ascii_wctomb+0x18>
 800c10a:	2aff      	cmp	r2, #255	@ 0xff
 800c10c:	d904      	bls.n	800c118 <__ascii_wctomb+0x14>
 800c10e:	228a      	movs	r2, #138	@ 0x8a
 800c110:	601a      	str	r2, [r3, #0]
 800c112:	f04f 30ff 	mov.w	r0, #4294967295
 800c116:	4770      	bx	lr
 800c118:	700a      	strb	r2, [r1, #0]
 800c11a:	2001      	movs	r0, #1
 800c11c:	4770      	bx	lr
	...

0800c120 <fiprintf>:
 800c120:	b40e      	push	{r1, r2, r3}
 800c122:	b503      	push	{r0, r1, lr}
 800c124:	4601      	mov	r1, r0
 800c126:	ab03      	add	r3, sp, #12
 800c128:	4805      	ldr	r0, [pc, #20]	@ (800c140 <fiprintf+0x20>)
 800c12a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c12e:	6800      	ldr	r0, [r0, #0]
 800c130:	9301      	str	r3, [sp, #4]
 800c132:	f7ff fd4b 	bl	800bbcc <_vfiprintf_r>
 800c136:	b002      	add	sp, #8
 800c138:	f85d eb04 	ldr.w	lr, [sp], #4
 800c13c:	b003      	add	sp, #12
 800c13e:	4770      	bx	lr
 800c140:	24000034 	.word	0x24000034

0800c144 <abort>:
 800c144:	b508      	push	{r3, lr}
 800c146:	2006      	movs	r0, #6
 800c148:	f000 f82c 	bl	800c1a4 <raise>
 800c14c:	2001      	movs	r0, #1
 800c14e:	f7f5 fa96 	bl	800167e <_exit>

0800c152 <_raise_r>:
 800c152:	291f      	cmp	r1, #31
 800c154:	b538      	push	{r3, r4, r5, lr}
 800c156:	4605      	mov	r5, r0
 800c158:	460c      	mov	r4, r1
 800c15a:	d904      	bls.n	800c166 <_raise_r+0x14>
 800c15c:	2316      	movs	r3, #22
 800c15e:	6003      	str	r3, [r0, #0]
 800c160:	f04f 30ff 	mov.w	r0, #4294967295
 800c164:	bd38      	pop	{r3, r4, r5, pc}
 800c166:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c168:	b112      	cbz	r2, 800c170 <_raise_r+0x1e>
 800c16a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c16e:	b94b      	cbnz	r3, 800c184 <_raise_r+0x32>
 800c170:	4628      	mov	r0, r5
 800c172:	f000 f831 	bl	800c1d8 <_getpid_r>
 800c176:	4622      	mov	r2, r4
 800c178:	4601      	mov	r1, r0
 800c17a:	4628      	mov	r0, r5
 800c17c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c180:	f000 b818 	b.w	800c1b4 <_kill_r>
 800c184:	2b01      	cmp	r3, #1
 800c186:	d00a      	beq.n	800c19e <_raise_r+0x4c>
 800c188:	1c59      	adds	r1, r3, #1
 800c18a:	d103      	bne.n	800c194 <_raise_r+0x42>
 800c18c:	2316      	movs	r3, #22
 800c18e:	6003      	str	r3, [r0, #0]
 800c190:	2001      	movs	r0, #1
 800c192:	e7e7      	b.n	800c164 <_raise_r+0x12>
 800c194:	2100      	movs	r1, #0
 800c196:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c19a:	4620      	mov	r0, r4
 800c19c:	4798      	blx	r3
 800c19e:	2000      	movs	r0, #0
 800c1a0:	e7e0      	b.n	800c164 <_raise_r+0x12>
	...

0800c1a4 <raise>:
 800c1a4:	4b02      	ldr	r3, [pc, #8]	@ (800c1b0 <raise+0xc>)
 800c1a6:	4601      	mov	r1, r0
 800c1a8:	6818      	ldr	r0, [r3, #0]
 800c1aa:	f7ff bfd2 	b.w	800c152 <_raise_r>
 800c1ae:	bf00      	nop
 800c1b0:	24000034 	.word	0x24000034

0800c1b4 <_kill_r>:
 800c1b4:	b538      	push	{r3, r4, r5, lr}
 800c1b6:	4d07      	ldr	r5, [pc, #28]	@ (800c1d4 <_kill_r+0x20>)
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	4604      	mov	r4, r0
 800c1bc:	4608      	mov	r0, r1
 800c1be:	4611      	mov	r1, r2
 800c1c0:	602b      	str	r3, [r5, #0]
 800c1c2:	f7f5 fa4c 	bl	800165e <_kill>
 800c1c6:	1c43      	adds	r3, r0, #1
 800c1c8:	d102      	bne.n	800c1d0 <_kill_r+0x1c>
 800c1ca:	682b      	ldr	r3, [r5, #0]
 800c1cc:	b103      	cbz	r3, 800c1d0 <_kill_r+0x1c>
 800c1ce:	6023      	str	r3, [r4, #0]
 800c1d0:	bd38      	pop	{r3, r4, r5, pc}
 800c1d2:	bf00      	nop
 800c1d4:	240006a0 	.word	0x240006a0

0800c1d8 <_getpid_r>:
 800c1d8:	f7f5 ba39 	b.w	800164e <_getpid>

0800c1dc <_init>:
 800c1dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1de:	bf00      	nop
 800c1e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1e2:	bc08      	pop	{r3}
 800c1e4:	469e      	mov	lr, r3
 800c1e6:	4770      	bx	lr

0800c1e8 <_fini>:
 800c1e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1ea:	bf00      	nop
 800c1ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1ee:	bc08      	pop	{r3}
 800c1f0:	469e      	mov	lr, r3
 800c1f2:	4770      	bx	lr
