$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module conditional_test_bench $end
  $scope module CONDITIONAL_INSTANCE $end
   $var wire 8 & a [7:0] $end
   $var wire 8 ' b [7:0] $end
   $var wire 8 # max_val [7:0] $end
   $var wire 8 $ abs_diff [7:0] $end
   $var wire 2 ( sel [1:0] $end
   $var wire 8 % mux_out [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00010100 #
b00001010 $
b00000100 %
b00001010 &
b00010100 '
b10 (
#1
