<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64RegisterBankInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AArch64RegisterBankInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64RegisterBankInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AArch64RegisterBankInfo.cpp ----------------------------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// This file implements the targeting of the RegisterBankInfo class for</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// AArch64.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \todo This should be generated by TableGen.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64RegisterBankInfo_8h.html">AArch64RegisterBankInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterBank_8h.html">llvm/CodeGen/GlobalISel/RegisterBank.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterBankInfo_8h.html">llvm/CodeGen/GlobalISel/RegisterBankInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LowLevelType_8h.html">llvm/CodeGen/LowLevelType.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetOpcodes_8h.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="AArch64RegisterBankInfo_8cpp.html#a3184bd75cc7f72f64f0ed5364ba90b08">   31</a></span>&#160;<span class="preprocessor">#define GET_TARGET_REGBANK_IMPL</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;AArch64GenRegisterBank.inc&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// This file will be TableGen&#39;ed at some point.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;AArch64GenRegisterBankInfo.def&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64RegisterBankInfo.html#a8c46e5a35a9df5b131a85976d8d70af0">   39</a></span>&#160;<a class="code" href="classllvm_1_1AArch64RegisterBankInfo.html#a8c46e5a35a9df5b131a85976d8d70af0">AArch64RegisterBankInfo::AArch64RegisterBankInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    : <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html">AArch64GenRegisterBankInfo</a>() {</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> AlreadyInit = <span class="keyword">false</span>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="comment">// We have only one set of register banks, whatever the subtarget</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="comment">// is. Therefore, the initialization of the RegBanks table should be</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="comment">// done only once. Indeed the table of all register banks</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="comment">// (AArch64::RegBanks) is unique in the compiler. At some point, it</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="comment">// will get tablegen&#39;ed and the whole constructor becomes empty.</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keywordflow">if</span> (AlreadyInit)</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  AlreadyInit = <span class="keyword">true</span>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RBGPR = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(AArch64::GPRRegBankID);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  (void)RBGPR;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(&amp;AArch64::GPRRegBank == &amp;RBGPR &amp;&amp;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;         <span class="stringliteral">&quot;The order in RegBanks is messed up&quot;</span>);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RBFPR = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(AArch64::FPRRegBankID);</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  (void)RBFPR;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(&amp;AArch64::FPRRegBank == &amp;RBFPR &amp;&amp;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;         <span class="stringliteral">&quot;The order in RegBanks is messed up&quot;</span>);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RBCCR = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(AArch64::CCRegBankID);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  (void)RBCCR;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(&amp;AArch64::CCRegBank == &amp;RBCCR &amp;&amp; <span class="stringliteral">&quot;The order in RegBanks is messed up&quot;</span>);</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="comment">// The GPR register bank is fully defined by all the registers in</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="comment">// GR64all + its subclasses.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a class="code" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(*TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(AArch64::GPR32RegClassID)) &amp;&amp;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;         <span class="stringliteral">&quot;Subclass not added?&quot;</span>);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBGPR.<a class="code" href="classllvm_1_1RegisterBank.html#a92cdfea40c9dcc4eacc9bf32ea03d50e">getSize</a>() == 64 &amp;&amp; <span class="stringliteral">&quot;GPRs should hold up to 64-bit&quot;</span>);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="comment">// The FPR register bank is fully defined by all the registers in</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="comment">// GR64all + its subclasses.</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBFPR.<a class="code" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(*TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(AArch64::QQRegClassID)) &amp;&amp;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;         <span class="stringliteral">&quot;Subclass not added?&quot;</span>);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBFPR.<a class="code" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(*TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(AArch64::FPR64RegClassID)) &amp;&amp;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;         <span class="stringliteral">&quot;Subclass not added?&quot;</span>);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBFPR.<a class="code" href="classllvm_1_1RegisterBank.html#a92cdfea40c9dcc4eacc9bf32ea03d50e">getSize</a>() == 512 &amp;&amp;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;         <span class="stringliteral">&quot;FPRs should hold up to 512-bit via QQQQ sequence&quot;</span>);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBCCR.<a class="code" href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">covers</a>(*TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(AArch64::CCRRegClassID)) &amp;&amp;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;         <span class="stringliteral">&quot;Class not added?&quot;</span>);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBCCR.<a class="code" href="classllvm_1_1RegisterBank.html#a92cdfea40c9dcc4eacc9bf32ea03d50e">getSize</a>() == 32 &amp;&amp; <span class="stringliteral">&quot;CCR should hold up to 32-bit&quot;</span>);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="comment">// Check that the TableGen&#39;ed like file is in sync we our expectations.</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="comment">// First, the Idx.</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5815052cc039d0e029b6aebf81614419">checkPartialMappingIdx</a>(<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>, <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9abd8d169cb7433122c1b4bfbbbe835b9a">PMI_LastGPR</a>,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                {<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a3affacb0ea6b477fc5b6a5331ae1a0dc">PMI_GPR32</a>, <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a15443bb0e40040577432ba71db504125">PMI_GPR64</a>}) &amp;&amp;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;         <span class="stringliteral">&quot;PartialMappingIdx&#39;s are incorrectly ordered&quot;</span>);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5815052cc039d0e029b6aebf81614419">checkPartialMappingIdx</a>(<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>, <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9af741e39026b897179f21ab69f6fd83ea">PMI_LastFPR</a>,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                {<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a7d0f4c1015d1380e8813dd5b6a07d5be">PMI_FPR16</a>, <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a57ade2e8c7009c5b3daa35e6373c2dea">PMI_FPR32</a>, <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a0b8bca96f9b583cbfaf7448edc60ef89">PMI_FPR64</a>, <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a74b3fe0416b1909c5f09e250e80e4443">PMI_FPR128</a>,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                 <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a9a036a733dc1c145a8f3607b799b87d8">PMI_FPR256</a>, <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9aebf52e13aa4d38c631d9e5376578b4b3">PMI_FPR512</a>}) &amp;&amp;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;         <span class="stringliteral">&quot;PartialMappingIdx&#39;s are incorrectly ordered&quot;</span>);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// Now, the content.</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">// Check partial mapping.</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define CHECK_PARTIALMAP(Idx, ValStartIdx, ValLength, RB)                      \</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">  do {                                                                         \</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">    assert(                                                                    \</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">        checkPartialMap(PartialMappingIdx::Idx, ValStartIdx, ValLength, RB) &amp;&amp; \</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">        #Idx &quot; is incorrectly initialized&quot;);                                   \</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">  } while (false)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a7ee08f92cb230b0868894e79f73d0826">CHECK_PARTIALMAP</a>(<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a3affacb0ea6b477fc5b6a5331ae1a0dc">PMI_GPR32</a>, 0, 32, RBGPR);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a7ee08f92cb230b0868894e79f73d0826">CHECK_PARTIALMAP</a>(<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a15443bb0e40040577432ba71db504125">PMI_GPR64</a>, 0, 64, RBGPR);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a7ee08f92cb230b0868894e79f73d0826">CHECK_PARTIALMAP</a>(<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a7d0f4c1015d1380e8813dd5b6a07d5be">PMI_FPR16</a>, 0, 16, RBFPR);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a7ee08f92cb230b0868894e79f73d0826">CHECK_PARTIALMAP</a>(<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a57ade2e8c7009c5b3daa35e6373c2dea">PMI_FPR32</a>, 0, 32, RBFPR);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a7ee08f92cb230b0868894e79f73d0826">CHECK_PARTIALMAP</a>(<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a0b8bca96f9b583cbfaf7448edc60ef89">PMI_FPR64</a>, 0, 64, RBFPR);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a7ee08f92cb230b0868894e79f73d0826">CHECK_PARTIALMAP</a>(<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a74b3fe0416b1909c5f09e250e80e4443">PMI_FPR128</a>, 0, 128, RBFPR);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a7ee08f92cb230b0868894e79f73d0826">CHECK_PARTIALMAP</a>(<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a9a036a733dc1c145a8f3607b799b87d8">PMI_FPR256</a>, 0, 256, RBFPR);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a7ee08f92cb230b0868894e79f73d0826">CHECK_PARTIALMAP</a>(<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9aebf52e13aa4d38c631d9e5376578b4b3">PMI_FPR512</a>, 0, 512, RBFPR);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">// Check value mapping.</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define CHECK_VALUEMAP_IMPL(RBName, Size, Offset)                              \</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">  do {                                                                         \</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">    assert(checkValueMapImpl(PartialMappingIdx::PMI_##RBName##Size,            \</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">                             PartialMappingIdx::PMI_First##RBName, Size,       \</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">                             Offset) &amp;&amp;                                        \</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">           #RBName #Size &quot; &quot; #Offset &quot; is incorrectly initialized&quot;);           \</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">  } while (false)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define CHECK_VALUEMAP(RBName, Size) CHECK_VALUEMAP_IMPL(RBName, Size, 0)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a1082f58d2ba0dc63586bb64672ce70ed">CHECK_VALUEMAP</a>(<a class="code" href="namespacellvm.html#a21652da79f61a730afb0b393acb471e2">GPR</a>, 32);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a1082f58d2ba0dc63586bb64672ce70ed">CHECK_VALUEMAP</a>(<a class="code" href="namespacellvm.html#a21652da79f61a730afb0b393acb471e2">GPR</a>, 64);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a1082f58d2ba0dc63586bb64672ce70ed">CHECK_VALUEMAP</a>(<a class="code" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 16);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a1082f58d2ba0dc63586bb64672ce70ed">CHECK_VALUEMAP</a>(<a class="code" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 32);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a1082f58d2ba0dc63586bb64672ce70ed">CHECK_VALUEMAP</a>(<a class="code" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 64);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a1082f58d2ba0dc63586bb64672ce70ed">CHECK_VALUEMAP</a>(<a class="code" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 128);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a1082f58d2ba0dc63586bb64672ce70ed">CHECK_VALUEMAP</a>(<a class="code" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 256);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a1082f58d2ba0dc63586bb64672ce70ed">CHECK_VALUEMAP</a>(<a class="code" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 512);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">// Check the value mapping for 3-operands instructions where all the operands</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">// map to the same value mapping.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define CHECK_VALUEMAP_3OPS(RBName, Size)                                      \</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">  do {                                                                         \</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">    CHECK_VALUEMAP_IMPL(RBName, Size, 0);                                      \</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">    CHECK_VALUEMAP_IMPL(RBName, Size, 1);                                      \</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">    CHECK_VALUEMAP_IMPL(RBName, Size, 2);                                      \</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">  } while (false)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a34ab22f7d8d6c0e402b18475af142aa8">CHECK_VALUEMAP_3OPS</a>(<a class="code" href="namespacellvm.html#a21652da79f61a730afb0b393acb471e2">GPR</a>, 32);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a34ab22f7d8d6c0e402b18475af142aa8">CHECK_VALUEMAP_3OPS</a>(<a class="code" href="namespacellvm.html#a21652da79f61a730afb0b393acb471e2">GPR</a>, 64);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a34ab22f7d8d6c0e402b18475af142aa8">CHECK_VALUEMAP_3OPS</a>(<a class="code" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 32);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a34ab22f7d8d6c0e402b18475af142aa8">CHECK_VALUEMAP_3OPS</a>(<a class="code" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 64);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a34ab22f7d8d6c0e402b18475af142aa8">CHECK_VALUEMAP_3OPS</a>(<a class="code" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 128);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a34ab22f7d8d6c0e402b18475af142aa8">CHECK_VALUEMAP_3OPS</a>(<a class="code" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 256);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a34ab22f7d8d6c0e402b18475af142aa8">CHECK_VALUEMAP_3OPS</a>(<a class="code" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 512);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define CHECK_VALUEMAP_CROSSREGCPY(RBNameDst, RBNameSrc, Size)                 \</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">  do {                                                                         \</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">    unsigned PartialMapDstIdx = PMI_##RBNameDst##Size - PMI_Min;               \</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">    unsigned PartialMapSrcIdx = PMI_##RBNameSrc##Size - PMI_Min;               \</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">    (void)PartialMapDstIdx;                                                    \</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">    (void)PartialMapSrcIdx;                                                    \</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">    const ValueMapping *Map = getCopyMapping(                                  \</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">        AArch64::RBNameDst##RegBankID, AArch64::RBNameSrc##RegBankID, Size);  \</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">    (void)Map;                                                                 \</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">    assert(Map[0].BreakDown ==                                                 \</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">               &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp;  \</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">           Map[0].NumBreakDowns == 1 &amp;&amp; #RBNameDst #Size                       \</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">           &quot; Dst is incorrectly initialized&quot;);                                 \</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">    assert(Map[1].BreakDown ==                                                 \</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">               &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp;  \</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">           Map[1].NumBreakDowns == 1 &amp;&amp; #RBNameSrc #Size                       \</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">           &quot; Src is incorrectly initialized&quot;);                                 \</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">                                                                               \</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">  } while (false)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a9eb5f0fd303482e35fa61ddecf7d8c91">CHECK_VALUEMAP_CROSSREGCPY</a>(<a class="code" href="namespacellvm.html#a21652da79f61a730afb0b393acb471e2">GPR</a>, <a class="code" href="namespacellvm.html#a21652da79f61a730afb0b393acb471e2">GPR</a>, 32);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a9eb5f0fd303482e35fa61ddecf7d8c91">CHECK_VALUEMAP_CROSSREGCPY</a>(<a class="code" href="namespacellvm.html#a21652da79f61a730afb0b393acb471e2">GPR</a>, <a class="code" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 32);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a9eb5f0fd303482e35fa61ddecf7d8c91">CHECK_VALUEMAP_CROSSREGCPY</a>(<a class="code" href="namespacellvm.html#a21652da79f61a730afb0b393acb471e2">GPR</a>, <a class="code" href="namespacellvm.html#a21652da79f61a730afb0b393acb471e2">GPR</a>, 64);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a9eb5f0fd303482e35fa61ddecf7d8c91">CHECK_VALUEMAP_CROSSREGCPY</a>(<a class="code" href="namespacellvm.html#a21652da79f61a730afb0b393acb471e2">GPR</a>, <a class="code" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 64);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a9eb5f0fd303482e35fa61ddecf7d8c91">CHECK_VALUEMAP_CROSSREGCPY</a>(<a class="code" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, <a class="code" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 32);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a9eb5f0fd303482e35fa61ddecf7d8c91">CHECK_VALUEMAP_CROSSREGCPY</a>(<a class="code" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, <a class="code" href="namespacellvm.html#a21652da79f61a730afb0b393acb471e2">GPR</a>, 32);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a9eb5f0fd303482e35fa61ddecf7d8c91">CHECK_VALUEMAP_CROSSREGCPY</a>(<a class="code" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, <a class="code" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, 64);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a9eb5f0fd303482e35fa61ddecf7d8c91">CHECK_VALUEMAP_CROSSREGCPY</a>(<a class="code" href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a>, <a class="code" href="namespacellvm.html#a21652da79f61a730afb0b393acb471e2">GPR</a>, 64);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define CHECK_VALUEMAP_FPEXT(DstSize, SrcSize)                                 \</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">  do {                                                                         \</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">    unsigned PartialMapDstIdx = PMI_FPR##DstSize - PMI_Min;                    \</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">    unsigned PartialMapSrcIdx = PMI_FPR##SrcSize - PMI_Min;                    \</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">    (void)PartialMapDstIdx;                                                    \</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">    (void)PartialMapSrcIdx;                                                    \</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">    const ValueMapping *Map = getFPExtMapping(DstSize, SrcSize);               \</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">    (void)Map;                                                                 \</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">    assert(Map[0].BreakDown ==                                                 \</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">               &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapDstIdx] &amp;&amp;  \</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">           Map[0].NumBreakDowns == 1 &amp;&amp; &quot;FPR&quot; #DstSize                         \</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">                                        &quot; Dst is incorrectly initialized&quot;);    \</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">    assert(Map[1].BreakDown ==                                                 \</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">               &amp;AArch64GenRegisterBankInfo::PartMappings[PartialMapSrcIdx] &amp;&amp;  \</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">           Map[1].NumBreakDowns == 1 &amp;&amp; &quot;FPR&quot; #SrcSize                         \</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">                                        &quot; Src is incorrectly initialized&quot;);    \</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">                                                                               \</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">  } while (false)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#ac078ca3a2ab72240bc9925d17c35d2f5">CHECK_VALUEMAP_FPEXT</a>(32, 16);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#ac078ca3a2ab72240bc9925d17c35d2f5">CHECK_VALUEMAP_FPEXT</a>(64, 16);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#ac078ca3a2ab72240bc9925d17c35d2f5">CHECK_VALUEMAP_FPEXT</a>(64, 32);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="AArch64RegisterBankInfo_8cpp.html#ac078ca3a2ab72240bc9925d17c35d2f5">CHECK_VALUEMAP_FPEXT</a>(128, 64);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#a89dacc902076da63a90aefcb2f5dbbe3">verify</a>(TRI) &amp;&amp; <span class="stringliteral">&quot;Invalid register bank information&quot;</span>);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;}</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64RegisterBankInfo.html#ac00671458a7620360e55079d120c222d">  204</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64RegisterBankInfo.html#ac00671458a7620360e55079d120c222d">AArch64RegisterBankInfo::copyCost</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;A,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                                           <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="comment">// What do we do with different size?</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="comment">// copy are same size.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="comment">// Will introduce other hooks for different size:</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="comment">// * extract cost.</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="comment">// * build_sequence cost.</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="comment">// Copy from (resp. to) GPR to (resp. from) FPR involves FMOV.</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="comment">// FIXME: This should be deduced from the scheduling model.</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">if</span> (&amp;A == &amp;AArch64::GPRRegBank &amp;&amp; &amp;B == &amp;AArch64::FPRRegBank)</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="comment">// FMOVXDr or FMOVWSr.</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keywordflow">return</span> 5;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keywordflow">if</span> (&amp;A == &amp;AArch64::FPRRegBank &amp;&amp; &amp;B == &amp;AArch64::GPRRegBank)</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="comment">// FMOVDXr or FMOVSWr.</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordflow">return</span> 4;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a763f1412a7100772aa0a6db69fdcec6f">RegisterBankInfo::copyCost</a>(A, B, Size);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;}</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64RegisterBankInfo.html#a282455d4ae0562486cc4fedc575427df">  226</a></span>&#160;<a class="code" href="classllvm_1_1AArch64RegisterBankInfo.html#a282455d4ae0562486cc4fedc575427df">AArch64RegisterBankInfo::getRegBankFromRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC,</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                                                <a class="code" href="classllvm_1_1LLT.html">LLT</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="keywordflow">switch</span> (RC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) {</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordflow">case</span> AArch64::FPR8RegClassID:</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordflow">case</span> AArch64::FPR16RegClassID:</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keywordflow">case</span> AArch64::FPR32RegClassID:</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="keywordflow">case</span> AArch64::FPR64RegClassID:</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordflow">case</span> AArch64::FPR128RegClassID:</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keywordflow">case</span> AArch64::FPR128_loRegClassID:</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">case</span> AArch64::DDRegClassID:</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keywordflow">case</span> AArch64::DDDRegClassID:</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keywordflow">case</span> AArch64::DDDDRegClassID:</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keywordflow">case</span> AArch64::QQRegClassID:</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keywordflow">case</span> AArch64::QQQRegClassID:</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keywordflow">case</span> AArch64::QQQQRegClassID:</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(AArch64::FPRRegBankID);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordflow">case</span> AArch64::GPR32commonRegClassID:</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordflow">case</span> AArch64::GPR32RegClassID:</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordflow">case</span> AArch64::GPR32spRegClassID:</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">case</span> AArch64::GPR32sponlyRegClassID:</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keywordflow">case</span> AArch64::GPR32argRegClassID:</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordflow">case</span> AArch64::GPR32allRegClassID:</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">case</span> AArch64::GPR64commonRegClassID:</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keywordflow">case</span> AArch64::GPR64RegClassID:</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordflow">case</span> AArch64::GPR64spRegClassID:</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keywordflow">case</span> AArch64::GPR64sponlyRegClassID:</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordflow">case</span> AArch64::GPR64argRegClassID:</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordflow">case</span> AArch64::GPR64allRegClassID:</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordflow">case</span> AArch64::GPR64noipRegClassID:</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">case</span> AArch64::GPR64common_and_GPR64noipRegClassID:</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordflow">case</span> AArch64::GPR64noip_and_tcGPR64RegClassID:</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordflow">case</span> AArch64::tcGPR64RegClassID:</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keywordflow">case</span> AArch64::WSeqPairsClassRegClassID:</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">case</span> AArch64::XSeqPairsClassRegClassID:</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(AArch64::GPRRegBankID);</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="keywordflow">case</span> AArch64::CCRRegClassID:</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(AArch64::CCRegBankID);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Register class not supported&quot;</span>);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  }</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;}</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<a class="code" href="classllvm_1_1SmallVector.html">RegisterBankInfo::InstructionMappings</a></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64RegisterBankInfo.html#a3f4bf9736903f31820c978bdb1b6810f">  269</a></span>&#160;<a class="code" href="classllvm_1_1AArch64RegisterBankInfo.html#a3f4bf9736903f31820c978bdb1b6810f">AArch64RegisterBankInfo::getInstrAlternativeMappings</a>(</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>();</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = *STI.<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_OR: {</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="comment">// 32 and 64-bit or can be mapped on either FPR or</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="comment">// GPR for the same cost.</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordflow">if</span> (Size != 32 &amp;&amp; Size != 64)</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="comment">// If the instruction has any implicit-defs or uses,</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="comment">// do not mess with it.</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() != 3)</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">InstructionMappings</a> AltMappings;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;GPRMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        <span class="comment">/*ID*/</span> 1, <span class="comment">/*Cost*/</span> 1, <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a8cb9ed8a15edc6995d96fe3149b84172">getValueMapping</a>(<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>, Size),</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        <span class="comment">/*NumOperands*/</span> 3);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;FPRMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        <span class="comment">/*ID*/</span> 2, <span class="comment">/*Cost*/</span> 1, <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a8cb9ed8a15edc6995d96fe3149b84172">getValueMapping</a>(<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>, Size),</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        <span class="comment">/*NumOperands*/</span> 3);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;GPRMapping);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;FPRMapping);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">return</span> AltMappings;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  }</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_BITCAST: {</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordflow">if</span> (Size != 32 &amp;&amp; Size != 64)</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="comment">// If the instruction has any implicit-defs or uses,</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="comment">// do not mess with it.</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() != 2)</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">InstructionMappings</a> AltMappings;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;GPRMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        <span class="comment">/*ID*/</span> 1, <span class="comment">/*Cost*/</span> 1,</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3e2a987a3c79f2940be155eb21f3d03f">getCopyMapping</a>(AArch64::GPRRegBankID, AArch64::GPRRegBankID, Size),</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        <span class="comment">/*NumOperands*/</span> 2);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;FPRMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        <span class="comment">/*ID*/</span> 2, <span class="comment">/*Cost*/</span> 1,</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3e2a987a3c79f2940be155eb21f3d03f">getCopyMapping</a>(AArch64::FPRRegBankID, AArch64::FPRRegBankID, Size),</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        <span class="comment">/*NumOperands*/</span> 2);</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;GPRToFPRMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        <span class="comment">/*ID*/</span> 3,</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        <span class="comment">/*Cost*/</span> <a class="code" href="classllvm_1_1AArch64RegisterBankInfo.html#ac00671458a7620360e55079d120c222d">copyCost</a>(AArch64::GPRRegBank, AArch64::FPRRegBank, Size),</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3e2a987a3c79f2940be155eb21f3d03f">getCopyMapping</a>(AArch64::FPRRegBankID, AArch64::GPRRegBankID, Size),</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        <span class="comment">/*NumOperands*/</span> 2);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;FPRToGPRMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        <span class="comment">/*ID*/</span> 3,</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        <span class="comment">/*Cost*/</span> <a class="code" href="classllvm_1_1AArch64RegisterBankInfo.html#ac00671458a7620360e55079d120c222d">copyCost</a>(AArch64::GPRRegBank, AArch64::FPRRegBank, Size),</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3e2a987a3c79f2940be155eb21f3d03f">getCopyMapping</a>(AArch64::GPRRegBankID, AArch64::FPRRegBankID, Size),</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        <span class="comment">/*NumOperands*/</span> 2);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;GPRMapping);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;FPRMapping);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;GPRToFPRMapping);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;FPRToGPRMapping);</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="keywordflow">return</span> AltMappings;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  }</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_LOAD: {</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="keywordflow">if</span> (Size != 64)</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="comment">// If the instruction has any implicit-defs or uses,</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="comment">// do not mess with it.</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() != 2)</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">InstructionMappings</a> AltMappings;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;GPRMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        <span class="comment">/*ID*/</span> 1, <span class="comment">/*Cost*/</span> 1,</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a8cb9ed8a15edc6995d96fe3149b84172">getValueMapping</a>(<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>, Size),</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                            <span class="comment">// Addresses are GPR 64-bit.</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                            <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a8cb9ed8a15edc6995d96fe3149b84172">getValueMapping</a>(<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>, 64)}),</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        <span class="comment">/*NumOperands*/</span> 2);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;FPRMapping = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        <span class="comment">/*ID*/</span> 2, <span class="comment">/*Cost*/</span> 1,</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>({<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a8cb9ed8a15edc6995d96fe3149b84172">getValueMapping</a>(<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>, Size),</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                            <span class="comment">// Addresses are GPR 64-bit.</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                            <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a8cb9ed8a15edc6995d96fe3149b84172">getValueMapping</a>(<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>, 64)}),</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        <span class="comment">/*NumOperands*/</span> 2);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;GPRMapping);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    AltMappings.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;FPRMapping);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="keywordflow">return</span> AltMappings;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  }</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  }</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">RegisterBankInfo::getInstrAlternativeMappings</a>(MI);</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;}</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="keywordtype">void</span> AArch64RegisterBankInfo::applyMappingImpl(</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper)<span class="keyword"> const </span>{</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="keywordflow">switch</span> (OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aa87ae4953a086de20147092c7c77784c">getMI</a>().<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_OR:</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_BITCAST:</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_LOAD:</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="comment">// Those ID must match getInstrAlternativeMappings.</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().<a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#a4c3dac40d5cd4191d6c8c8686c93cfb5">getID</a>() &gt;= 1 &amp;&amp;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;            OpdMapper.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">getInstrMapping</a>().<a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#a4c3dac40d5cd4191d6c8c8686c93cfb5">getID</a>() &lt;= 4) &amp;&amp;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;           <span class="stringliteral">&quot;Don&#39;t know how to handle that ID&quot;</span>);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(OpdMapper);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Don&#39;t know how to handle that operation&quot;</span>);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  }</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;}</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/// Returns whether opcode \p Opc is a pre-isel generic floating-point opcode,</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">/// having only floating-point operands.</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="AArch64RegisterBankInfo_8cpp.html#a6eb6327390a42d7bd1efb4b4631c120b">  388</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a6eb6327390a42d7bd1efb4b4631c120b">isPreISelGenericFloatingPointOpcode</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FADD:</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FSUB:</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FMUL:</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FMA:</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FDIV:</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FCONSTANT:</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FPEXT:</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FPTRUNC:</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FCEIL:</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FFLOOR:</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FNEARBYINT:</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FNEG:</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FCOS:</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FSIN:</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FLOG10:</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FLOG:</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FLOG2:</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FSQRT:</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FABS:</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FEXP:</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FRINT:</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC_TRUNC:</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC_ROUND:</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  }</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;}</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;AArch64RegisterBankInfo::getSameKindOfOperandsMapping(</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordtype">unsigned</span> NumOperands = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumOperands &lt;= 3 &amp;&amp;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;         <span class="stringliteral">&quot;This code is for instructions with 3 or less operands&quot;</span>);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="keywordtype">bool</span> IsFPR = Ty.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() || <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a6eb6327390a42d7bd1efb4b4631c120b">isPreISelGenericFloatingPointOpcode</a>(Opc);</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9">PartialMappingIdx</a> RBIdx = IsFPR ? <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a> : <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="comment">// Make sure all the operands are using similar size and type.</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="comment">// Should probably be checked by the machine verifier.</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="comment">// This code won&#39;t catch cases where the number of lanes is</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="comment">// different between the operands.</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="comment">// If we want to go to that level of details, it is probably</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="comment">// best to check that the types are the same, period.</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="comment">// Currently, we just check that the register banks are the same</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="comment">// for each types.</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 1; Idx != NumOperands; ++Idx) {</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> OpTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a82f50f4b78cf4e28509aeefebdc986e5">AArch64GenRegisterBankInfo::getRegBankBaseIdxOffset</a>(</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;            RBIdx, OpTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()) ==</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;            <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a82f50f4b78cf4e28509aeefebdc986e5">AArch64GenRegisterBankInfo::getRegBankBaseIdxOffset</a>(RBIdx, Size) &amp;&amp;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        <span class="stringliteral">&quot;Operand has incompatible size&quot;</span>);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="keywordtype">bool</span> OpIsFPR = OpTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() || <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a6eb6327390a42d7bd1efb4b4631c120b">isPreISelGenericFloatingPointOpcode</a>(Opc);</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    (void)OpIsFPR;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(IsFPR == OpIsFPR &amp;&amp; <span class="stringliteral">&quot;Operand has incompatible type&quot;</span>);</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  }</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#endif // End NDEBUG.</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(<a class="code" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a>, 1,</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                               <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a8cb9ed8a15edc6995d96fe3149b84172">getValueMapping</a>(RBIdx, Size), NumOperands);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;}</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="keywordtype">bool</span> AArch64RegisterBankInfo::hasFPConstraints(</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="comment">// Do we have an explicit floating point instruction?</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64RegisterBankInfo_8cpp.html#a6eb6327390a42d7bd1efb4b4631c120b">isPreISelGenericFloatingPointOpcode</a>(Op))</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="comment">// No. Check if we have a copy-like instruction. If we do, then we could</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="comment">// still be fed by floating point instructions.</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordflow">if</span> (Op != TargetOpcode::COPY &amp;&amp; !MI.<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>())</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="comment">// MI is copy-like. Return true if it outputs an FPR.</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) ==</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;         &amp;AArch64::FPRRegBank;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;}</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="keywordtype">bool</span> AArch64RegisterBankInfo::onlyUsesFP(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FPTOSI:</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FPTOUI:</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FCMP:</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  }</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordflow">return</span> hasFPConstraints(MI, MRI, TRI);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;}</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="keywordtype">bool</span> AArch64RegisterBankInfo::onlyDefinesFP(</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SITOFP:</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UITOFP:</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_EXTRACT_VECTOR_ELT:</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INSERT_VECTOR_ELT:</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  }</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordflow">return</span> hasFPConstraints(MI, MRI, TRI);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;}</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;</div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64RegisterBankInfo.html#ab3d2615f7c9c9159d1e883ba8dd8eab7">  510</a></span>&#160;<a class="code" href="classllvm_1_1AArch64RegisterBankInfo.html#ab3d2615f7c9c9159d1e883ba8dd8eab7">AArch64RegisterBankInfo::getInstrMapping</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="comment">// Try the default logic for non-generic instructions that are either copies</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="comment">// or already have some operands assigned to banks.</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="keywordflow">if</span> ((Opc != TargetOpcode::COPY &amp;&amp; !<a class="code" href="namespacellvm.html#a2cdb63ce3baf9ea9a1f86aed27f40fe8">isPreISelGenericOpcode</a>(Opc)) ||</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;      Opc == TargetOpcode::G_PHI) {</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;Mapping =</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">getInstrMappingImpl</a>(MI);</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="keywordflow">if</span> (Mapping.<a class="code" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#af484a43d5e4fa2ff1f1790d06f2ca94d">isValid</a>())</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;      <span class="keywordflow">return</span> Mapping;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  }</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>();</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI = *STI.<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="comment">// G_{F|S|U}REM are not listed because they are not legal.</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="comment">// Arithmetic ops.</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ADD:</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SUB:</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_PTR_ADD:</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_MUL:</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SDIV:</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UDIV:</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="comment">// Bitwise ops.</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_AND:</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_OR:</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_XOR:</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="comment">// Floating point ops.</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FADD:</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FSUB:</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FMUL:</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FDIV:</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="keywordflow">return</span> getSameKindOfOperandsMapping(MI);</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FPEXT: {</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a>, <span class="comment">/*Cost*/</span> 1,</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a03ba8ed169ba0806bf55744b4965408a">getFPExtMapping</a>(DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>(), SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()),</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        <span class="comment">/*NumOperands*/</span> 2);</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  }</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <span class="comment">// Shifts.</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SHL:</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_LSHR:</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ASHR: {</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> ShiftAmtTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="keywordflow">if</span> (ShiftAmtTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64 &amp;&amp; SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32)</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(<a class="code" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a>, 1,</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;                                   &amp;<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5ea8db880449f17d7c5edc2abf2b66e0">ValMappings</a>[<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaaa633b88dcc41c33fb9989f39237c1b8a">Shift64Imm</a>], 3);</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="keywordflow">return</span> getSameKindOfOperandsMapping(MI);</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  }</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::COPY: {</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="comment">// Check if one of the register is not a generic register.</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(DstReg) ||</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;         !MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg).<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>()) ||</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(SrcReg) ||</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;         !MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcReg).<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>())) {</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *DstRB = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(DstReg, MRI, TRI);</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *SrcRB = <a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(SrcReg, MRI, TRI);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;      <span class="keywordflow">if</span> (!DstRB)</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;        DstRB = SrcRB;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!SrcRB)</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;        SrcRB = DstRB;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;      <span class="comment">// If both RB are null that means both registers are generic.</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;      <span class="comment">// We shouldn&#39;t be here.</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DstRB &amp;&amp; SrcRB &amp;&amp; <span class="stringliteral">&quot;Both RegBank were nullptr&quot;</span>);</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = <a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>(DstReg, MRI, TRI);</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;          <a class="code" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a>, <a class="code" href="classllvm_1_1AArch64RegisterBankInfo.html#ac00671458a7620360e55079d120c222d">copyCost</a>(*DstRB, *SrcRB, Size),</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;          <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3e2a987a3c79f2940be155eb21f3d03f">getCopyMapping</a>(DstRB-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>(), SrcRB-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>(), <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;          <span class="comment">// We only care about the mapping of the destination.</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;          <span class="comment">/*NumOperands*/</span> 1);</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    }</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="comment">// Both registers are generic, use G_BITCAST.</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  }</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_BITCAST: {</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="keywordtype">bool</span> DstIsGPR = !DstTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt;= 64;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <span class="keywordtype">bool</span> SrcIsGPR = !SrcTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt;= 64;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;DstRB =</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;        DstIsGPR ? AArch64::GPRRegBank : AArch64::FPRRegBank;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;SrcRB =</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;        SrcIsGPR ? AArch64::GPRRegBank : AArch64::FPRRegBank;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        <a class="code" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a>, <a class="code" href="classllvm_1_1AArch64RegisterBankInfo.html#ac00671458a7620360e55079d120c222d">copyCost</a>(DstRB, SrcRB, Size),</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;        <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3e2a987a3c79f2940be155eb21f3d03f">getCopyMapping</a>(DstRB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>(), SrcRB.<a class="code" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>(), <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>),</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;        <span class="comment">// We only care about the mapping of the destination for COPY.</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;        <span class="comment">/*NumOperands*/</span> Opc == TargetOpcode::G_BITCAST ? 2 : 1);</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  }</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  }</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <span class="keywordtype">unsigned</span> NumOperands = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="comment">// Track the size and bank of each register.  We don&#39;t do partial mappings.</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 4&gt;</a> OpSize(NumOperands);</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;PartialMappingIdx, 4&gt;</a> OpRegBankIdx(NumOperands);</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 0; Idx &lt; NumOperands; ++Idx) {</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    <span class="keyword">auto</span> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx);</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="keywordflow">if</span> (!MO.isReg() || !MO.getReg())</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MO.getReg());</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    OpSize[Idx] = Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="comment">// As a top-level guess, vectors go in FPRs, scalars and pointers in GPRs.</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <span class="comment">// For floating-point instructions, scalars go in FPRs.</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() || <a class="code" href="AArch64RegisterBankInfo_8cpp.html#a6eb6327390a42d7bd1efb4b4631c120b">isPreISelGenericFloatingPointOpcode</a>(Opc) ||</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &gt; 64)</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;      OpRegBankIdx[Idx] = <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;      OpRegBankIdx[Idx] = <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  }</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <span class="keywordtype">unsigned</span> Cost = 1;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <span class="comment">// Some of the floating-point instructions have mixed GPR and FPR operands:</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="comment">// fine-tune the computed mapping.</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_TRUNC: {</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="keywordflow">if</span> (!SrcTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 128)</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      OpRegBankIdx = {<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>, <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>};</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  }</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SITOFP:</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UITOFP:</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm_1_1LegalityPredicates.html#ab8c6d0c31153197f492410b3c0a37248">isVector</a>())</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    OpRegBankIdx = {<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>, <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>};</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FPTOSI:</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FPTOUI:</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm_1_1LegalityPredicates.html#ab8c6d0c31153197f492410b3c0a37248">isVector</a>())</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    OpRegBankIdx = {<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>, <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>};</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FCMP:</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    OpRegBankIdx = {<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>,</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;                    <span class="comment">/* Predicate */</span> <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9ada6aa4fc496e081101afcb7ca2c8a373">PMI_None</a>, <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>, PMI_FirstFPR};</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_BITCAST:</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="comment">// This is going to be a cross register bank copy and this is expensive.</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <span class="keywordflow">if</span> (OpRegBankIdx[0] != OpRegBankIdx[1])</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;      Cost = <a class="code" href="classllvm_1_1AArch64RegisterBankInfo.html#ac00671458a7620360e55079d120c222d">copyCost</a>(</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;          *<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3409710ebedaf53716f1d839ac91abe2">AArch64GenRegisterBankInfo::PartMappings</a>[OpRegBankIdx[0]].RegBank,</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;          *<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3409710ebedaf53716f1d839ac91abe2">AArch64GenRegisterBankInfo::PartMappings</a>[OpRegBankIdx[1]].RegBank,</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;          OpSize[0]);</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_LOAD:</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="comment">// Loading in vector unit is slightly more expensive.</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    <span class="comment">// This is actually only true for the LD1R and co instructions,</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <span class="comment">// but anyway for the fast mode this number does not matter and</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <span class="comment">// for the greedy mode the cost of the cross bank copy will</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <span class="comment">// offset this number.</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    <span class="comment">// FIXME: Should be derived from the scheduling model.</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <span class="keywordflow">if</span> (OpRegBankIdx[0] != PMI_FirstGPR)</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;      Cost = 2;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;      <span class="comment">// Check if that load feeds fp instructions.</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;      <span class="comment">// In that case, we want the default mapping to be on FPR</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;      <span class="comment">// instead of blind map every scalar to GPR.</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a> :</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;           MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a12cf2c9d0141338b1095ed6cdf393d9b">use_instructions</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;        <span class="comment">// If we have at least one direct use in a FP instruction,</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;        <span class="comment">// assume this was a floating point load in the IR.</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;        <span class="comment">// If it was not, we would have had a bitcast before</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        <span class="comment">// reaching that instruction.</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;        <span class="keywordflow">if</span> (onlyUsesFP(<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, MRI, TRI)) {</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;          OpRegBankIdx[0] = <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;        }</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;      }</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_STORE:</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    <span class="comment">// Check if that store is fed by fp instructions.</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <span class="keywordflow">if</span> (OpRegBankIdx[0] == PMI_FirstGPR) {</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> VReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;      <span class="keywordflow">if</span> (!VReg)</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(VReg);</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;      <span class="keywordflow">if</span> (onlyDefinesFP(*DefMI, MRI, TRI))</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;        OpRegBankIdx[0] = <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    }</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SELECT: {</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="comment">// If the destination is FPR, preserve that.</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="keywordflow">if</span> (OpRegBankIdx[0] != PMI_FirstGPR)</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <span class="comment">// If we&#39;re taking in vectors, we have no choice but to put everything on</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="comment">// FPRs, except for the condition. The condition must always be on a GPR.</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <span class="keywordflow">if</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>()) {</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;      OpRegBankIdx = {<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>, <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>, <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>, PMI_FirstFPR};</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    }</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="comment">// Try to minimize the number of copies. If we have more floating point</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <span class="comment">// constrained values than not, then we&#39;ll put everything on FPR. Otherwise,</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <span class="comment">// everything has to be on GPR.</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="keywordtype">unsigned</span> NumFP = 0;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="comment">// Check if the uses of the result always produce floating point values.</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="comment">// For example:</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <span class="comment">// %z = G_SELECT %cond %x %y</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="comment">// fpr = G_FOO %z ...</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">any_of</a>(</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;            MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a12cf2c9d0141338b1095ed6cdf393d9b">use_instructions</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()),</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;            [&amp;](<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) { <span class="keywordflow">return</span> onlyUsesFP(MI, MRI, TRI); }))</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;      ++NumFP;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="comment">// Check if the defs of the source values always produce floating point</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <span class="comment">// values.</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <span class="comment">// For example:</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    <span class="comment">// %x = G_SOMETHING_ALWAYS_FLOAT %a ...</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    <span class="comment">// %z = G_SELECT %cond %x %y</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    <span class="comment">// Also check whether or not the sources have already been decided to be</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <span class="comment">// FPR. Keep track of this.</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <span class="comment">// This doesn&#39;t check the condition, since it&#39;s just whatever is in NZCV.</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    <span class="comment">// This isn&#39;t passed explicitly in a register to fcsel/csel.</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 2; Idx &lt; 4; ++Idx) {</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> VReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(VReg);</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(VReg, MRI, TRI) == &amp;AArch64::FPRRegBank ||</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;          onlyDefinesFP(*DefMI, MRI, TRI))</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;        ++NumFP;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    }</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    <span class="comment">// If we have more FP constraints than not, then move everything over to</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    <span class="comment">// FPR.</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keywordflow">if</span> (NumFP &gt;= 2)</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;      OpRegBankIdx = {<a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>, <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>, <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>, PMI_FirstFPR};</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  }</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UNMERGE_VALUES: {</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <span class="comment">// If the first operand belongs to a FPR register bank, then make sure that</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <span class="comment">// we preserve that.</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <span class="keywordflow">if</span> (OpRegBankIdx[0] != PMI_FirstGPR)</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>()-1).<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    <span class="comment">// UNMERGE into scalars from a vector should always use FPR.</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    <span class="comment">// Likewise if any of the uses are FP instructions.</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <span class="keywordflow">if</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() || SrcTy == <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(128) ||</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;        <a class="code" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">any_of</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a12cf2c9d0141338b1095ed6cdf393d9b">use_instructions</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()),</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;               [&amp;](<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) { <span class="keywordflow">return</span> onlyUsesFP(MI, MRI, TRI); })) {</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;      <span class="comment">// Set the register bank of every operand to FPR.</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 0, NumOperands = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;           Idx &lt; NumOperands; ++Idx)</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;        OpRegBankIdx[Idx] = PMI_FirstFPR;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    }</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  }</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_EXTRACT_VECTOR_ELT:</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <span class="comment">// Destination and source need to be FPRs.</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    OpRegBankIdx[0] = <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    OpRegBankIdx[1] = <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <span class="comment">// Index needs to be a GPR.</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    OpRegBankIdx[2] = <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INSERT_VECTOR_ELT:</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    OpRegBankIdx[0] = <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    OpRegBankIdx[1] = <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <span class="comment">// The element may be either a GPR or FPR. Preserve that behaviour.</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) == &amp;AArch64::FPRRegBank)</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;      OpRegBankIdx[2] = <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;      OpRegBankIdx[2] = <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="comment">// Index needs to be a GPR.</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    OpRegBankIdx[3] = <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a>;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_EXTRACT: {</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="comment">// For s128 sources we have to use fpr.</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <span class="keywordflow">if</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 128) {</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;      OpRegBankIdx[0] = <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;      OpRegBankIdx[1] = <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    }</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  }</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_BUILD_VECTOR:</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <span class="comment">// If the first source operand belongs to a FPR register bank, then make</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <span class="comment">// sure that we preserve that.</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <span class="keywordflow">if</span> (OpRegBankIdx[1] != PMI_FirstGPR)</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> VReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <span class="keywordflow">if</span> (!VReg)</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <span class="comment">// Get the instruction that defined the source operand reg, and check if</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <span class="comment">// it&#39;s a floating point operation. Or, if it&#39;s a type like s16 which</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <span class="comment">// doesn&#39;t have a exact size gpr register class.</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(VReg);</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <span class="keywordtype">unsigned</span> DefOpc = DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(VReg);</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64RegisterBankInfo_8cpp.html#a6eb6327390a42d7bd1efb4b4631c120b">isPreISelGenericFloatingPointOpcode</a>(DefOpc) ||</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;        SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt; 32) {</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;      <span class="comment">// Have a floating point op.</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;      <span class="comment">// Make sure every operand gets mapped to a FPR register class.</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;      <span class="keywordtype">unsigned</span> NumOperands = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 0; Idx &lt; NumOperands; ++Idx)</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;        OpRegBankIdx[Idx] = PMI_FirstFPR;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    }</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  }</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <span class="comment">// Finally construct the computed mapping.</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const ValueMapping *, 8&gt;</a> OpdsMapping(NumOperands);</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 0; Idx &lt; NumOperands; ++Idx) {</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) {</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;      <span class="keyword">auto</span> Mapping = <a class="code" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a8cb9ed8a15edc6995d96fe3149b84172">getValueMapping</a>(OpRegBankIdx[Idx], OpSize[Idx]);</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;      <span class="keywordflow">if</span> (!Mapping-&gt;isValid())</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">getInvalidInstructionMapping</a>();</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;      OpdsMapping[Idx] = Mapping;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    }</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  }</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(<a class="code" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a>, Cost,</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;                               <a class="code" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(OpdsMapping), NumOperands);</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;}</div><div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterBankInfo_html_a8c46e5a35a9df5b131a85976d8d70af0"><div class="ttname"><a href="classllvm_1_1AArch64RegisterBankInfo.html#a8c46e5a35a9df5b131a85976d8d70af0">llvm::AArch64RegisterBankInfo::AArch64RegisterBankInfo</a></div><div class="ttdeci">AArch64RegisterBankInfo(const TargetRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8cpp_source.html#l00039">AArch64RegisterBankInfo.cpp:39</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9">llvm::AArch64GenRegisterBankInfo::PartialMappingIdx</a></div><div class="ttdeci">PartialMappingIdx</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00027">AArch64RegisterBankInfo.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9aebf52e13aa4d38c631d9e5376578b4b3"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9aebf52e13aa4d38c631d9e5376578b4b3">llvm::AArch64GenRegisterBankInfo::PMI_FPR512</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00034">AArch64RegisterBankInfo.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_ab899ee374f95aa9e56c35eae354f8188"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">llvm::RegisterBankInfo::getOperandsMapping</a></div><div class="ttdeci">const ValueMapping * getOperandsMapping(Iterator Begin, Iterator End) const</div><div class="ttdoc">Get the uniquely generated array of ValueMapping for the elements of between Begin and End...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00332">RegisterBankInfo.cpp:332</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a770de310123ae0228cf4e6a64e77f8f2"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">llvm::RegisterBankInfo::getInstructionMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstructionMapping(unsigned ID, unsigned Cost, const ValueMapping *OperandsMapping, unsigned NumOperands) const</div><div class="ttdoc">Method to get a uniquely generated InstructionMapping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00525">RegisterBankInfo.h:525</a></div></div>
<div class="ttc" id="RegisterBank_8h_html"><div class="ttname"><a href="RegisterBank_8h.html">RegisterBank.h</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a3e2a987a3c79f2940be155eb21f3d03f"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3e2a987a3c79f2940be155eb21f3d03f">llvm::AArch64GenRegisterBankInfo::getCopyMapping</a></div><div class="ttdeci">static const RegisterBankInfo::ValueMapping * getCopyMapping(unsigned DstBankID, unsigned SrcBankID, unsigned Size)</div><div class="ttdoc">Get the pointer to the ValueMapping of the operands of a copy instruction from the SrcBankID register...</div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a87849514193302b75f50a8092f94b98a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00123">TargetSubtargetInfo.h:123</a></div></div>
<div class="ttc" id="namespacellvm_html_a21652da79f61a730afb0b393acb471e2"><div class="ttname"><a href="namespacellvm.html#a21652da79f61a730afb0b393acb471e2">llvm::GPR</a></div><div class="ttdeci">class llvm::RegisterBankInfo GPR</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00696">RegisterBankInfo.h:696</a></div></div>
<div class="ttc" id="namespacellvm_html_a0f142a83956d874a948cff47f05906c5"><div class="ttname"><a href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">llvm::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Get the size in bits of Reg. </div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1InstructionMapping_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">llvm::RegisterBankInfo::InstructionMapping</a></div><div class="ttdoc">Helper class that represents how the value of an instruction may be mapped and what is the related co...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00188">RegisterBankInfo.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a5815052cc039d0e029b6aebf81614419"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5815052cc039d0e029b6aebf81614419">llvm::AArch64GenRegisterBankInfo::checkPartialMappingIdx</a></div><div class="ttdeci">static bool checkPartialMappingIdx(PartialMappingIdx FirstAlias, PartialMappingIdx LastAlias, ArrayRef&lt; PartialMappingIdx &gt; Order)</div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9abd8d169cb7433122c1b4bfbbbe835b9a"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9abd8d169cb7433122c1b4bfbbbe835b9a">llvm::AArch64GenRegisterBankInfo::PMI_LastGPR</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00038">AArch64RegisterBankInfo.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2d82b368180ebfc984ea84c15d7cba51"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(unsigned Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00729">MachineRegisterInfo.h:729</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1OperandsMapper_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">llvm::RegisterBankInfo::OperandsMapper</a></div><div class="ttdoc">Helper class used to get/create the virtual registers that will be used to replace the MachineOperand...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00279">RegisterBankInfo.h:279</a></div></div>
<div class="ttc" id="AArch64RegisterBankInfo_8cpp_html_a1082f58d2ba0dc63586bb64672ce70ed"><div class="ttname"><a href="AArch64RegisterBankInfo_8cpp.html#a1082f58d2ba0dc63586bb64672ce70ed">CHECK_VALUEMAP</a></div><div class="ttdeci">#define CHECK_VALUEMAP(RBName, Size)</div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ad43bf1af480830a4d6604e969e3f38e9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">llvm::MachineInstr::isPHI</a></div><div class="ttdeci">bool isPHI() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01079">MachineInstr.h:1079</a></div></div>
<div class="ttc" id="namespacellvm_1_1LegalityPredicates_html_ab8c6d0c31153197f492410b3c0a37248"><div class="ttname"><a href="namespacellvm_1_1LegalityPredicates.html#ab8c6d0c31153197f492410b3c0a37248">llvm::LegalityPredicates::isVector</a></div><div class="ttdeci">LegalityPredicate isVector(unsigned TypeIdx)</div><div class="ttdoc">True iff the specified type index is a vector. </div><div class="ttdef"><b>Definition:</b> <a href="LegalityPredicates_8cpp_source.html#l00063">LegalityPredicates.cpp:63</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a55ad07e4cbe29bea4cb69b78472b690e"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">llvm::TargetRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned i) const</div><div class="ttdoc">Returns the register class associated with the enumeration value. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00671">TargetRegisterInfo.h:671</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_aa0393eeb48bb9235b4fc40b19ebb52f1"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#aa0393eeb48bb9235b4fc40b19ebb52f1">llvm::RegisterBank::covers</a></div><div class="ttdeci">bool covers(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Check whether this register bank covers RC. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8cpp_source.html#l00060">RegisterBank.cpp:60</a></div></div>
<div class="ttc" id="AArch64RegisterBankInfo_8h_html"><div class="ttname"><a href="AArch64RegisterBankInfo_8h.html">AArch64RegisterBankInfo.h</a></div><div class="ttdoc">This file declares the targeting of the RegisterBankInfo class for AArch64. </div></div>
<div class="ttc" id="classllvm_1_1LLT_html_ad6731c7dd02dcf37c9fd46141a31bb42"><div class="ttname"><a href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">llvm::LLT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00095">LowLevelTypeImpl.h:95</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a5ea8db880449f17d7c5edc2abf2b66e0"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5ea8db880449f17d7c5edc2abf2b66e0">llvm::AArch64GenRegisterBankInfo::ValMappings</a></div><div class="ttdeci">static RegisterBankInfo::ValueMapping ValMappings[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00045">AArch64RegisterBankInfo.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1OperandsMapper_html_a698c58d9daa9d3c8534f31f8b1b23457"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#a698c58d9daa9d3c8534f31f8b1b23457">llvm::RegisterBankInfo::OperandsMapper::getInstrMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMapping() const</div><div class="ttdoc">The final mapping of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00331">RegisterBankInfo.h:331</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a7d0f4c1015d1380e8813dd5b6a07d5be"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a7d0f4c1015d1380e8813dd5b6a07d5be">llvm::AArch64GenRegisterBankInfo::PMI_FPR16</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00029">AArch64RegisterBankInfo.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a74b3fe0416b1909c5f09e250e80e4443"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a74b3fe0416b1909c5f09e250e80e4443">llvm::AArch64GenRegisterBankInfo::PMI_FPR128</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00032">AArch64RegisterBankInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00067">TargetRegisterInfo.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8940addb370f40defa2763c0da9d3eda"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(unsigned Reg) const</div><div class="ttdoc">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00400">MachineRegisterInfo.cpp:400</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">llvm::AArch64GenRegisterBankInfo::PMI_FirstFPR</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00039">AArch64RegisterBankInfo.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a9a036a733dc1c145a8f3607b799b87d8"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a9a036a733dc1c145a8f3607b799b87d8">llvm::AArch64GenRegisterBankInfo::PMI_FPR256</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00033">AArch64RegisterBankInfo.h:33</a></div></div>
<div class="ttc" id="AArch64RegisterBankInfo_8cpp_html_a34ab22f7d8d6c0e402b18475af142aa8"><div class="ttname"><a href="AArch64RegisterBankInfo_8cpp.html#a34ab22f7d8d6c0e402b18475af142aa8">CHECK_VALUEMAP_3OPS</a></div><div class="ttdeci">#define CHECK_VALUEMAP_3OPS(RBName, Size)</div></div>
<div class="ttc" id="PPCISelLowering_8cpp_html_a587c39adeaa08f2c374d7bc55731513a"><div class="ttname"><a href="PPCISelLowering_8cpp.html#a587c39adeaa08f2c374d7bc55731513a">FPR</a></div><div class="ttdeci">static const MCPhysReg FPR[]</div><div class="ttdoc">FPR - The set of FP registers that should be allocated for arguments on Darwin and AIX...</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l03316">PPCISelLowering.cpp:3316</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">llvm::AArch64GenRegisterBankInfo::PMI_FirstGPR</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00037">AArch64RegisterBankInfo.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a15443bb0e40040577432ba71db504125"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a15443bb0e40040577432ba71db504125">llvm::AArch64GenRegisterBankInfo::PMI_GPR64</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00036">AArch64RegisterBankInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a6730f7da88d93b2085d38653057d846c"><div class="ttname"><a href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">llvm::LLT::scalar</a></div><div class="ttdeci">static LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00042">LowLevelTypeImpl.h:42</a></div></div>
<div class="ttc" id="AArch64RegisterBankInfo_8cpp_html_ac078ca3a2ab72240bc9925d17c35d2f5"><div class="ttname"><a href="AArch64RegisterBankInfo_8cpp.html#ac078ca3a2ab72240bc9925d17c35d2f5">CHECK_VALUEMAP_FPEXT</a></div><div class="ttdeci">#define CHECK_VALUEMAP_FPEXT(DstSize, SrcSize)</div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a03ba8ed169ba0806bf55744b4965408a"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a03ba8ed169ba0806bf55744b4965408a">llvm::AArch64GenRegisterBankInfo::getFPExtMapping</a></div><div class="ttdeci">static const RegisterBankInfo::ValueMapping * getFPExtMapping(unsigned DstSize, unsigned SrcSize)</div><div class="ttdoc">Get the instruction mapping for G_FPEXT. </div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_aa605d55f5ab40b52656485b845704cda"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">llvm::RegisterBankInfo::getInvalidInstructionMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInvalidInstructionMapping() const</div><div class="ttdoc">Method to get a uniquely generated invalid InstructionMapping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00533">RegisterBankInfo.h:533</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a3affacb0ea6b477fc5b6a5331ae1a0dc"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a3affacb0ea6b477fc5b6a5331ae1a0dc">llvm::AArch64GenRegisterBankInfo::PMI_GPR32</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00035">AArch64RegisterBankInfo.h:35</a></div></div>
<div class="ttc" id="namespacellvm_html_a61d13d6824ec46c31260a4fd0997eda0"><div class="ttname"><a href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a></div><div class="ttdeci">bool any_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::any_of which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01189">STLExtras.h:1189</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a66e6c2873abeda6a86256fd571f3bac0"><div class="ttname"><a href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">llvm::LLT::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00089">LowLevelTypeImpl.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_abe7d332de484fcc6cdc4c2a5e7bdd31b"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">llvm::RegisterBankInfo::DefaultMappingID</a></div><div class="ttdeci">static const unsigned DefaultMappingID</div><div class="ttdoc">Identifier used when the related instruction mapping instance is generated by target independent code...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00651">RegisterBankInfo.h:651</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="AArch64RegisterBankInfo_8cpp_html_a6eb6327390a42d7bd1efb4b4631c120b"><div class="ttname"><a href="AArch64RegisterBankInfo_8cpp.html#a6eb6327390a42d7bd1efb4b4631c120b">isPreISelGenericFloatingPointOpcode</a></div><div class="ttdeci">static bool isPreISelGenericFloatingPointOpcode(unsigned Opc)</div><div class="ttdoc">Returns whether opcode Opc is a pre-isel generic floating-point opcode, having only floating-point op...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8cpp_source.html#l00388">AArch64RegisterBankInfo.cpp:388</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="namespacellvm_html_a89dacc902076da63a90aefcb2f5dbbe3"><div class="ttname"><a href="namespacellvm.html#a89dacc902076da63a90aefcb2f5dbbe3">llvm::verify</a></div><div class="ttdeci">bool verify(const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Check that information hold by this instance make sense for the given TRI. </div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a5bc25a8a7793e62e97276637b1f5bfcaaa633b88dcc41c33fb9989f39237c1b8a"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaaa633b88dcc41c33fb9989f39237c1b8a">llvm::AArch64GenRegisterBankInfo::Shift64Imm</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00060">AArch64RegisterBankInfo.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1InstructionMapping_html_af484a43d5e4fa2ff1f1790d06f2ca94d"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#af484a43d5e4fa2ff1f1790d06f2ca94d">llvm::RegisterBankInfo::InstructionMapping::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Check whether this object is valid. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00253">RegisterBankInfo.h:253</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterBankInfo_html_a282455d4ae0562486cc4fedc575427df"><div class="ttname"><a href="classllvm_1_1AArch64RegisterBankInfo.html#a282455d4ae0562486cc4fedc575427df">llvm::AArch64RegisterBankInfo::getRegBankFromRegClass</a></div><div class="ttdeci">const RegisterBank &amp; getRegBankFromRegClass(const TargetRegisterClass &amp;RC, LLT) const override</div><div class="ttdoc">Get a register bank that covers RC. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8cpp_source.html#l00226">AArch64RegisterBankInfo.cpp:226</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a53a37d4bce0298f3ec4099611c75d7ac"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">llvm::RegisterBankInfo::getRegBank</a></div><div class="ttdeci">RegisterBank &amp; getRegBank(unsigned ID)</div><div class="ttdoc">Get the register bank identified by ID. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00431">RegisterBankInfo.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9ada6aa4fc496e081101afcb7ca2c8a373"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9ada6aa4fc496e081101afcb7ca2c8a373">llvm::AArch64GenRegisterBankInfo::PMI_None</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00028">AArch64RegisterBankInfo.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a5c8b942e0a2e8ebef5a138c8d3c4462c"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">llvm::RegisterBankInfo::applyDefaultMapping</a></div><div class="ttdeci">static void applyDefaultMapping(const OperandsMapper &amp;OpdMapper)</div><div class="ttdoc">Helper method to apply something that is like the default mapping. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00439">RegisterBankInfo.cpp:439</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1OperandsMapper_html_aa87ae4953a086de20147092c7c77784c"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html#aa87ae4953a086de20147092c7c77784c">llvm::RegisterBankInfo::OperandsMapper::getMI</a></div><div class="ttdeci">MachineInstr &amp; getMI() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00328">RegisterBankInfo.h:328</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterBankInfo_html_a3f4bf9736903f31820c978bdb1b6810f"><div class="ttname"><a href="classllvm_1_1AArch64RegisterBankInfo.html#a3f4bf9736903f31820c978bdb1b6810f">llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings</a></div><div class="ttdeci">InstructionMappings getInstrAlternativeMappings(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Get the alternative mappings for MI. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8cpp_source.html#l00269">AArch64RegisterBankInfo.cpp:269</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_aed5a9e2fb06e721479c6334077116c33"><div class="ttname"><a href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00108">LowLevelTypeImpl.h:108</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="TargetOpcodes_8h_html"><div class="ttname"><a href="TargetOpcodes_8h.html">TargetOpcodes.h</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterBankInfo_html_ac00671458a7620360e55079d120c222d"><div class="ttname"><a href="classllvm_1_1AArch64RegisterBankInfo.html#ac00671458a7620360e55079d120c222d">llvm::AArch64RegisterBankInfo::copyCost</a></div><div class="ttdeci">unsigned copyCost(const RegisterBank &amp;A, const RegisterBank &amp;B, unsigned Size) const override</div><div class="ttdoc">Get the cost of a copy from B to A, or put differently, get the cost of A = COPY B. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8cpp_source.html#l00204">AArch64RegisterBankInfo.cpp:204</a></div></div>
<div class="ttc" id="AArch64RegisterBankInfo_8cpp_html_a7ee08f92cb230b0868894e79f73d0826"><div class="ttname"><a href="AArch64RegisterBankInfo_8cpp.html#a7ee08f92cb230b0868894e79f73d0826">CHECK_PARTIALMAP</a></div><div class="ttdeci">#define CHECK_PARTIALMAP(Idx, ValStartIdx, ValLength, RB)</div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a82f50f4b78cf4e28509aeefebdc986e5"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a82f50f4b78cf4e28509aeefebdc986e5">llvm::AArch64GenRegisterBankInfo::getRegBankBaseIdxOffset</a></div><div class="ttdeci">static unsigned getRegBankBaseIdxOffset(unsigned RBIdx, unsigned Size)</div></div>
<div class="ttc" id="RegisterBankInfo_8h_html"><div class="ttname"><a href="RegisterBankInfo_8h.html">RegisterBankInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00580">MipsDisassembler.cpp:580</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_1_1InstructionMapping_html_a4c3dac40d5cd4191d6c8c8686c93cfb5"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html#a4c3dac40d5cd4191d6c8c8686c93cfb5">llvm::RegisterBankInfo::InstructionMapping::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Get the ID. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00230">RegisterBankInfo.h:230</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a8cb9ed8a15edc6995d96fe3149b84172"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a8cb9ed8a15edc6995d96fe3149b84172">llvm::AArch64GenRegisterBankInfo::getValueMapping</a></div><div class="ttdeci">static const RegisterBankInfo::ValueMapping * getValueMapping(PartialMappingIdx RBIdx, unsigned Size)</div><div class="ttdoc">Get the pointer to the ValueMapping representing the RegisterBank at RBIdx with a size of Size...</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00025">AArch64RegisterBankInfo.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9af741e39026b897179f21ab69f6fd83ea"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9af741e39026b897179f21ab69f6fd83ea">llvm::AArch64GenRegisterBankInfo::PMI_LastFPR</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00040">AArch64RegisterBankInfo.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64RegisterBankInfo_html_ab3d2615f7c9c9159d1e883ba8dd8eab7"><div class="ttname"><a href="classllvm_1_1AArch64RegisterBankInfo.html#ab3d2615f7c9c9159d1e883ba8dd8eab7">llvm::AArch64RegisterBankInfo::getInstrMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMapping(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Get the mapping of the different operands of MI on the register bank. </div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8cpp_source.html#l00510">AArch64RegisterBankInfo.cpp:510</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a104c33de0485a9518a9cae99b7023c84"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">llvm::RegisterBankInfo::getInstrAlternativeMappings</a></div><div class="ttdeci">virtual InstructionMappings getInstrAlternativeMappings(const MachineInstr &amp;MI) const</div><div class="ttdoc">Get the alternative mappings for MI. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00434">RegisterBankInfo.cpp:434</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_a763f1412a7100772aa0a6db69fdcec6f"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a763f1412a7100772aa0a6db69fdcec6f">llvm::RegisterBankInfo::copyCost</a></div><div class="ttdeci">virtual unsigned copyCost(const RegisterBank &amp;A, const RegisterBank &amp;B, unsigned Size) const</div><div class="ttdoc">Get the cost of a copy from B to A, or put differently, get the cost of A = COPY B. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00613">RegisterBankInfo.h:613</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html_af5535a05921d5db8486cc4ce527b066f"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">llvm::RegisterBankInfo::getInstrMappingImpl</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMappingImpl(const MachineInstr &amp;MI) const</div><div class="ttdoc">Try to get the mapping of MI. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8cpp_source.html#l00162">RegisterBankInfo.cpp:162</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8h_html"><div class="ttname"><a href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a12cf2c9d0141338b1095ed6cdf393d9b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a12cf2c9d0141338b1095ed6cdf393d9b">llvm::MachineRegisterInfo::use_instructions</a></div><div class="ttdeci">iterator_range&lt; use_instr_iterator &gt; use_instructions(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00475">MachineRegisterInfo.h:475</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_a92cdfea40c9dcc4eacc9bf32ea03d50e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#a92cdfea40c9dcc4eacc9bf32ea03d50e">llvm::RegisterBank::getSize</a></div><div class="ttdeci">unsigned getSize() const</div><div class="ttdoc">Get the maximal size in bits that fits in this register bank. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00054">RegisterBank.h:54</a></div></div>
<div class="ttc" id="namespacellvm_html_a2cdb63ce3baf9ea9a1f86aed27f40fe8"><div class="ttname"><a href="namespacellvm.html#a2cdb63ce3baf9ea9a1f86aed27f40fe8">llvm::isPreISelGenericOpcode</a></div><div class="ttdeci">bool isPreISelGenericOpcode(unsigned Opcode)</div><div class="ttdoc">Check whether the given Opcode is a generic opcode that is not supposed to appear after ISel...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00030">TargetOpcodes.h:30</a></div></div>
<div class="ttc" id="AArch64RegisterBankInfo_8cpp_html_a9eb5f0fd303482e35fa61ddecf7d8c91"><div class="ttname"><a href="AArch64RegisterBankInfo_8cpp.html#a9eb5f0fd303482e35fa61ddecf7d8c91">CHECK_VALUEMAP_CROSSREGCPY</a></div><div class="ttdeci">#define CHECK_VALUEMAP_CROSSREGCPY(RBNameDst, RBNameSrc, Size)</div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a57ade2e8c7009c5b3daa35e6373c2dea"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a57ade2e8c7009c5b3daa35e6373c2dea">llvm::AArch64GenRegisterBankInfo::PMI_FPR32</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00030">AArch64RegisterBankInfo.h:30</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="LowLevelType_8h_html"><div class="ttname"><a href="LowLevelType_8h.html">LowLevelType.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a0b8bca96f9b583cbfaf7448edc60ef89"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a0b8bca96f9b583cbfaf7448edc60ef89">llvm::AArch64GenRegisterBankInfo::PMI_FPR64</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00031">AArch64RegisterBankInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64GenRegisterBankInfo_html_a3409710ebedaf53716f1d839ac91abe2"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3409710ebedaf53716f1d839ac91abe2">llvm::AArch64GenRegisterBankInfo::PartMappings</a></div><div class="ttdeci">static RegisterBankInfo::PartialMapping PartMappings[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00044">AArch64RegisterBankInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_abea60948498472cef86d66586ded919e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">llvm::RegisterBank::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Get the identifier of this register bank. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00047">RegisterBank.h:47</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:26 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
