
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.044834                       # Number of seconds simulated
sim_ticks                                 44834407713                       # Number of ticks simulated
final_tick                                44834407713                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 633669                       # Simulator instruction rate (inst/s)
host_op_rate                                  1317444                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1053143282                       # Simulator tick rate (ticks/s)
host_mem_usage                                2181256                       # Number of bytes of host memory used
host_seconds                                    42.57                       # Real time elapsed on the host
sim_insts                                    26976551                       # Number of instructions simulated
sim_ops                                      56086193                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           333                       # Clock period in ticks
system.mem_ctr1.pwrStateResidencyTicks::UNDEFINED  44834407713                       # Cumulative time (in ticks) in various power states
system.mem_ctr1.bytes_read::cpu.inst            61824                       # Number of bytes read from this memory
system.mem_ctr1.bytes_read::cpu.data          1108736                       # Number of bytes read from this memory
system.mem_ctr1.bytes_read::total             1170560                       # Number of bytes read from this memory
system.mem_ctr1.bytes_inst_read::cpu.inst        61824                       # Number of instructions bytes read from this memory
system.mem_ctr1.bytes_inst_read::total          61824                       # Number of instructions bytes read from this memory
system.mem_ctr1.num_reads::cpu.inst               483                       # Number of read requests responded to by this memory
system.mem_ctr1.num_reads::cpu.data              8662                       # Number of read requests responded to by this memory
system.mem_ctr1.num_reads::total                 9145                       # Number of read requests responded to by this memory
system.mem_ctr1.bw_read::cpu.inst             1378941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_read::cpu.data            24729578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_read::total               26108519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_inst_read::cpu.inst        1378941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_inst_read::total           1378941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctr1.bw_total::cpu.inst            1378941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctr1.bw_total::cpu.data           24729578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctr1.bw_total::total              26108519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctr1.readReqs                         9145                       # Number of read requests accepted
system.mem_ctr1.writeReqs                           0                       # Number of write requests accepted
system.mem_ctr1.readBursts                      18290                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctr1.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctr1.bytesReadDRAM                 1170560                       # Total number of bytes read from DRAM
system.mem_ctr1.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctr1.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctr1.bytesReadSys                  1170560                       # Total read bytes from the system interface side
system.mem_ctr1.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctr1.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctr1.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctr1.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctr1.perBankRdBursts::0                948                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::1               1046                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::2               1142                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::3               1248                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::4               1334                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::5               1218                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::6               1210                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::7               1234                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::8               1254                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::9               1218                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::10              1182                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::11               996                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::12              1042                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::13              1076                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::14              1150                       # Per bank write bursts
system.mem_ctr1.perBankRdBursts::15               992                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctr1.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctr1.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctr1.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctr1.totGap                    44834316138                       # Total gap between requests
system.mem_ctr1.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctr1.readPktSize::6                  18290                       # Read request sizes (log2)
system.mem_ctr1.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctr1.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctr1.rdQLenPdf::0                     9145                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::1                     9145                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctr1.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctr1.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctr1.bytesPerActivate::samples         1457                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::mean     802.262183                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::gmean    675.133957                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::stdev    336.984136                       # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::128-255          150     10.30%     10.30% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::256-383          120      8.24%     18.53% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::384-511           34      2.33%     20.86% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::512-639           87      5.97%     26.84% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::640-767           31      2.13%     28.96% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::768-895           65      4.46%     33.42% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::896-1023           13      0.89%     34.32% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::1024-1151          957     65.68%    100.00% # Bytes accessed per row activation
system.mem_ctr1.bytesPerActivate::total          1457                       # Bytes accessed per row activation
system.mem_ctr1.totQLat                     264156998                       # Total ticks spent queuing
system.mem_ctr1.totMemAccLat                607094498                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctr1.totBusLat                    91450000                       # Total ticks spent in databus transfers
system.mem_ctr1.avgQLat                      14442.70                       # Average queueing delay per DRAM burst
system.mem_ctr1.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctr1.avgMemAccLat                 33192.70                       # Average memory access latency per DRAM burst
system.mem_ctr1.avgRdBW                         26.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctr1.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctr1.avgRdBWSys                      26.11                       # Average system read bandwidth in MiByte/s
system.mem_ctr1.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctr1.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctr1.busUtil                          0.20                       # Data bus utilization in percentage
system.mem_ctr1.busUtilRead                      0.20                       # Data bus utilization in percentage for reads
system.mem_ctr1.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctr1.avgRdQLen                        2.00                       # Average read queue length when enqueuing
system.mem_ctr1.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctr1.readRowHits                     16829                       # Number of row buffer hits during reads
system.mem_ctr1.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctr1.readRowHitRate                  92.01                       # Row buffer hit rate for reads
system.mem_ctr1.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctr1.avgGap                     4902604.28                       # Average gap between requests
system.mem_ctr1.pageHitRate                     92.01                       # Row buffer hit rate, read and write combined
system.mem_ctr1_0.actEnergy                   5269320                       # Energy for activate commands per rank (pJ)
system.mem_ctr1_0.preEnergy                   2796915                       # Energy for precharge commands per rank (pJ)
system.mem_ctr1_0.readEnergy                 66973200                       # Energy for read commands per rank (pJ)
system.mem_ctr1_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctr1_0.refreshEnergy          65766480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctr1_0.actBackEnergy              85481190                       # Energy for active background per rank (pJ)
system.mem_ctr1_0.preBackEnergy               4344960                       # Energy for precharge background per rank (pJ)
system.mem_ctr1_0.actPowerDownEnergy        210174960                       # Energy for active power-down per rank (pJ)
system.mem_ctr1_0.prePowerDownEnergy         40111200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctr1_0.selfRefreshEnergy       10582386900                       # Energy for self refresh per rank (pJ)
system.mem_ctr1_0.totalEnergy             11063305125                       # Total energy per rank (pJ)
system.mem_ctr1_0.averagePower             246.759257                       # Core power per rank (mW)
system.mem_ctr1_0.totalIdleTime           44635236715                       # Total Idle time Per DRAM Rank
system.mem_ctr1_0.memoryStateTime::IDLE       4771659                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::REF       27886000                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::SREF   44070268156                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::PRE_PDN    104456864                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::ACT      166133499                       # Time in different power states
system.mem_ctr1_0.memoryStateTime::ACT_PDN    460891535                       # Time in different power states
system.mem_ctr1_1.actEnergy                   5162220                       # Energy for activate commands per rank (pJ)
system.mem_ctr1_1.preEnergy                   2732400                       # Energy for precharge commands per rank (pJ)
system.mem_ctr1_1.readEnergy                 63617400                       # Energy for read commands per rank (pJ)
system.mem_ctr1_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctr1_1.refreshEnergy          59620080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctr1_1.actBackEnergy              79725900                       # Energy for active background per rank (pJ)
system.mem_ctr1_1.preBackEnergy               4215360                       # Energy for precharge background per rank (pJ)
system.mem_ctr1_1.actPowerDownEnergy        189351150                       # Energy for active power-down per rank (pJ)
system.mem_ctr1_1.prePowerDownEnergy         35053440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctr1_1.selfRefreshEnergy       10599065760                       # Energy for self refresh per rank (pJ)
system.mem_ctr1_1.totalEnergy             11038543710                       # Total energy per rank (pJ)
system.mem_ctr1_1.averagePower             246.206971                       # Core power per rank (mW)
system.mem_ctr1_1.totalIdleTime           44648548341                       # Total Idle time Per DRAM Rank
system.mem_ctr1_1.memoryStateTime::IDLE       4631736                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::REF       25274000                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::SREF   44142065867                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::PRE_PDN     91273421                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::ACT      155913220                       # Time in different power states
system.mem_ctr1_1.memoryStateTime::ACT_PDN    415249469                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  44834407713                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  44834407713                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    13001704                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5665995                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           334                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         28713                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 5328                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  44834407713                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  44834407713                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    41849984                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            84                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    29                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     44834407713                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        134637861                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    26976551                       # Number of instructions committed
system.cpu.committedOps                      56086193                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              55759562                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                        2695                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4630293                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     55759562                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           122077655                       # number of times the integer registers were read
system.cpu.num_int_register_writes           46846408                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27661470                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            22180161                       # number of times the CC registers were written
system.cpu.num_mem_refs                      18667698                       # number of memory refs
system.cpu.num_load_insts                    13001704                       # Number of load instructions
system.cpu.num_store_insts                    5665994                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  134637861                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           4635070                       # Number of branches fetched
system.cpu.op_class::No_OpClass                326389      0.58%      0.58% # Class of executed instruction
system.cpu.op_class::IntAlu                  36561207     65.19%     65.77% # Class of executed instruction
system.cpu.op_class::IntMult                      207      0.00%     65.77% # Class of executed instruction
system.cpu.op_class::IntDiv                    530692      0.95%     66.72% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.72% # Class of executed instruction
system.cpu.op_class::MemRead                 13001704     23.18%     89.90% # Class of executed instruction
system.cpu.op_class::MemWrite                 5665994     10.10%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   56086193                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44834407713                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            487515                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2038.892254                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18178136                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            489563                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             37.131352                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            165834                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2038.892254                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.995553                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995553                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          565                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37824961                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37824961                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  44834407713                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     12992796                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12992796                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5185340                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5185340                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      18178136                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18178136                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     18178136                       # number of overall hits
system.cpu.dcache.overall_hits::total        18178136                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         8908                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8908                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       480655                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       480655                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       489563                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         489563                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       489563                       # number of overall misses
system.cpu.dcache.overall_misses::total        489563                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    132652215                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    132652215                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4675294359                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4675294359                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   4807946574                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4807946574                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   4807946574                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4807946574                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     13001704                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13001704                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5665995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5665995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     18667699                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18667699                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     18667699                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18667699                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000685                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.084832                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.084832                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.026225                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026225                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.026225                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026225                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14891.357768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14891.357768                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  9726.923384                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9726.923384                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  9820.894500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9820.894500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  9820.894500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9820.894500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       487091                       # number of writebacks
system.cpu.dcache.writebacks::total            487091                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         8908                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8908                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       480655                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       480655                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       489563                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       489563                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       489563                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       489563                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    126719487                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    126719487                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   4355178129                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4355178129                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4481897616                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4481897616                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4481897616                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4481897616                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000685                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000685                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.084832                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.084832                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.026225                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026225                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.026225                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026225                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14225.357768                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14225.357768                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9060.923384                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9060.923384                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  9154.894500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9154.894500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  9154.894500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9154.894500                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  44834407713                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               118                       # number of replacements
system.cpu.icache.tags.tagsinuse           301.770986                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41849493                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               491                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          85233.183299                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             81585                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   301.770986                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.589396                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.589396                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          234                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          83700459                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         83700459                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  44834407713                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     41849493                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41849493                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      41849493                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41849493                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     41849493                       # number of overall hits
system.cpu.icache.overall_hits::total        41849493                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          491                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           491                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          491                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            491                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          491                       # number of overall misses
system.cpu.icache.overall_misses::total           491                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     37306989                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37306989                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     37306989                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37306989                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     37306989                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37306989                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     41849984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     41849984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     41849984                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     41849984                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     41849984                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     41849984                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75981.647658                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75981.647658                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75981.647658                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75981.647658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75981.647658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75981.647658                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          491                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          491                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          491                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          491                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          491                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          491                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     36979983                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36979983                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     36979983                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36979983                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     36979983                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36979983                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75315.647658                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75315.647658                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75315.647658                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75315.647658                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75315.647658                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75315.647658                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests         977687                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       487634                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  44834407713                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                9399                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        487091                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               542                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq             480655                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp            480655                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           9399                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1100                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1466641                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 1467741                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        62848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side    125011712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                125074560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             490054                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000004                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.002020                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   490052    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               490054                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            974374983                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              817515                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           815122395                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  44834407713                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse             8629.175914                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 968541                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9145                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs               105.909349                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                74592                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   344.732591                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  8284.443322                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.010520                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.252821                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.263342                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         9145                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         8724                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.279083                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              7830633                       # Number of tag accesses
system.l2cache.tags.data_accesses             7830633                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  44834407713                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks       487091                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       487091                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data        472784                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total           472784                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data         8117                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         8125                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst                8                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data           480901                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              480909                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst               8                       # number of overall hits
system.l2cache.overall_hits::cpu.data          480901                       # number of overall hits
system.l2cache.overall_hits::total             480909                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         7871                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           7871                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          483                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          791                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1274                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            483                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           8662                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              9145                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           483                       # number of overall misses
system.l2cache.overall_misses::cpu.data          8662                       # number of overall misses
system.l2cache.overall_misses::total             9145                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data    568825272                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    568825272                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     36431532                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     61056882                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     97488414                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     36431532                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    629882154                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    666313686                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     36431532                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    629882154                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    666313686                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks       487091                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       487091                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data       480655                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       480655                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          491                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         8908                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         9399                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          491                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data       489563                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          490054                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          491                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data       489563                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         490054                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.016376                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.016376                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.983707                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.088797                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.135546                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.983707                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.017693                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.018661                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.983707                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.017693                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.018661                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 72268.488375                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 72268.488375                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 75427.602484                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 77189.484197                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 76521.518053                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 75427.602484                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 72717.865851                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 72860.982613                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 75427.602484                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 72717.865851                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 72860.982613                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data         7871                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         7871                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          483                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          791                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1274                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          483                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         8662                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         9145                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          483                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         8662                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         9145                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data    516404412                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    516404412                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     33214752                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     55788822                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     89003574                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     33214752                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    572193234                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    605407986                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     33214752                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    572193234                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    605407986                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.016376                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.016376                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.983707                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.088797                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.135546                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.983707                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.017693                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.018661                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.983707                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.017693                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.018661                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 65608.488375                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65608.488375                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 68767.602484                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70529.484197                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69861.518053                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 68767.602484                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 66057.865851                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 66200.982613                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 68767.602484                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 66057.865851                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 66200.982613                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          9145                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  44834407713                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1274                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7871                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7871                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1274                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctr1.port        18290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        18290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctr1.port      1170560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1170560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1170560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9145                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9145    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9145                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3045285                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29101967                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
