<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libcin: src/cin_register_map.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libcin
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cin_register_map.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cin__register__map_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef CIN_REGISTER_MAP_H</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define CIN_REGISTER_MAP_H</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a3b2613e7a11853fee7b0164d592b477a">   46</a></span>&#160;<span class="preprocessor">#define REG_COMMAND                      0x0001</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define REG_READ_ADDRESS                 0x0002</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a71199a1e6a2c4008d84bf3f262464b1f">   48</a></span>&#160;<span class="preprocessor">#define REG_STREAM_TYPE                  0x0003</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define CMD_FCLK_125                     0xB000</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define CMD_FCLK_200                     0x7000</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a3e8843776c643d91619c8f95b8be4e09">   53</a></span>&#160;<span class="preprocessor">#define CMD_FCLK_250                     0x3000</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define REG_IF_MAC0                      0x0010</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define REG_IF_MAC1                      0x0011</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define REG_IF_MAC2                      0x0012</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define REG_IF_IP0                       0x0013</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define REG_IF_IP1                       0x0014</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define REG_IF_CMD_PORT_NUM              0x001A</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define REG_IF_STREAM_IN_PORT_NUM        0x001C</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define REG_IF_STREAM_OUT_PORT_NUM       0x001D</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a7a9e5930dc239690063c75d82129ed81">   65</a></span>&#160;<span class="preprocessor">#define REG_ETH_RESET                    0x0020 </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#af823076f0ff702e18b89f5559316614d">   66</a></span>&#160;<span class="preprocessor">#define REG_ETH_ENABLE                   0x0021 </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a18f17125b5fe1a37a65db758239cb6c3">   67</a></span>&#160;<span class="preprocessor">#define REG_PHY1_MDIO_CMD                0x0022 </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define REG_PHY1_MDIO_CMD_DATA           0x0023</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define REG_PHY1_MDIO_STATUS             0x0024</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define REG_PHY1_MDIO_RD_ADDR            0x0025</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define REG_PHY1_MDIO_RD_DATA            0x0026</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a6842b3dfbf441cd46e7575af8829f70e">   72</a></span>&#160;<span class="preprocessor">#define REG_MAC_CFG_VECTOR1              0x0027 </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define REG_PHY2_MDIO_CMD                0x0028</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define REG_PHY2_MDIO_CMD_DATA           0x0029</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define REG_PHY2_MDIO_STATUS             0x002A</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define REG_PHY2_MDIO_RD_ADDR            0x002B</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define REG_PHY2_MDIO_RD_DATA            0x002C</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a0710c63ef94d935298c7ade6b8e7fb7d">   78</a></span>&#160;<span class="preprocessor">#define REG_MAC_CFG_VECTOR2              0x002D </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#ad2b46dd466fbb2110e687a7d9539cdb8">   81</a></span>&#160;<span class="preprocessor">#define CMD_PS_ENABLE                    0x0021 </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#addd0b8121280010bc51840a68815749a">   82</a></span>&#160;<span class="preprocessor">#define CMD_PS_POWERDOWN                 0x0022 </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a6a282c55e61f7948d7bede7c76c0d635">   84</a></span>&#160;<span class="preprocessor">#define REG_PS_ENABLE                    0x0030 </span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> b(0): 12V power bus enable</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> b(1): 2.5v general enable</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> b(2): 3.3v general enable</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> b(3): 0.9v Frame FPGA enable</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> b(4): 2.5v Frame FPGA enable</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> b(5): 5.0v front panel enable</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a049d474057ac8a3f3f66d12b6aa55c46">   95</a></span>&#160;<span class="preprocessor">#define REG_PS_SYNC_DIV0                 0x0031 </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#aacac489a84156e32e9e51e02e5fccc43">   96</a></span>&#160;<span class="preprocessor">#define REG_PS_SYNC_DIV1                 0x0032 </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a89b3b7707c2395f7402f781b83d20514">   97</a></span>&#160;<span class="preprocessor">#define REG_PS_SYNC_DIV2                 0x0033 </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a47616c3f7fedf189711358c1fbdd09b5">   98</a></span>&#160;<span class="preprocessor">#define REG_PS_SYNC_DIV3                 0x0034 </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a9e6540e4bb291445aed7b365e479a3f6">   99</a></span>&#160;<span class="preprocessor">#define REG_PS_SYNC_DIV4                 0x0035 </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define CMD_PROGRAM_FRAME                0x0041</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a16fbd0c42051c635407df9edf6b4f479">  103</a></span>&#160;<span class="preprocessor">#define REG_FRM_RESET                    0x0036 </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#ae92036fe5bc5ac78e076384901d059e0">  104</a></span>&#160;<span class="preprocessor">#define REG_FRM_10GbE_SEL                0x0037; </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#aa3cd33f73347b243468d529e7cd5832b">  107</a></span>&#160;<span class="preprocessor">#define CMD_ENABLE_CLKS                  0x0031 </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a7c5aed5b4f3eaa05711046d7cfaa65eb">  108</a></span>&#160;<span class="preprocessor">#define CMD_DISABLE_CLKS                 0x0032 </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a1f3ea0e60227912f4c20f7c55eb13ebf">  109</a></span>&#160;<span class="preprocessor">#define REG_CLOCK_EN_REG                 0x0038 </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define REG_SI570_REG0                   0x0039</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define REG_SI570_REG1                   0x003A</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define REG_SI570_REG2                   0x003B</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a1d5d2fb66d9eab9da7d6fed78fcd32e9">  115</a></span>&#160;<span class="preprocessor">#define REG_SI570_REG3                   0x003C</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#adb0a0cf3b4b866db25ff2c29ab5c2b6c">  118</a></span>&#160;<span class="preprocessor">#define CMD_MON_STOP                     0x0011 </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#ab34f73d841808b6c5519e272b7c3a417">  119</a></span>&#160;<span class="preprocessor">#define CMD_MON_START                    0x0012 </span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define REG_VMON_ADC1_CH1                0x0040 </span><span class="comment">/*      V12P_BUS Voltage Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define REG_IMON_ADC1_CH0                0x0041 </span><span class="comment">/*      V12P_BUS Current Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define REG_VMON_ADC0_CH5                0x0042 </span><span class="comment">/*      V3P3_MGMT Voltage Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define REG_IMON_ADC0_CH5                0x0043 </span><span class="comment">/*      V3P3_MGMT Current Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define REG_VMON_ADC0_CH4                0x0044 </span><span class="comment">/*      V3P3_S3E Voltage Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define REG_IMON_ADC0_CH4                0x0045 </span><span class="comment">/*      V3P3_S3E Current Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define REG_VMON_ADC0_CH7                0x0046 </span><span class="comment">/*      V2P5_MGMT Voltage Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define REG_IMON_ADC0_CH7                0x0047 </span><span class="comment">/*      V2P5_MGMT Current Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define REG_VMON_ADC0_CH6                0x0048 </span><span class="comment">/*      V1P8_MGMT Voltage Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define REG_IMON_ADC0_CH6                0x0049 </span><span class="comment">/*      V1P8_MGMT Current Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define REG_VMON_ADC0_CH2                0x004A </span><span class="comment">/*      V1P2_MGMT Voltage Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define REG_IMON_ADC0_CH2                0x004B </span><span class="comment">/*      V1P2_MGMT Current Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define REG_VMON_ADC0_CH3                0x004C </span><span class="comment">/*      V1P0_ENET Voltage Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define REG_IMON_ADC0_CH3                0x004D </span><span class="comment">/*      V1P0_ENET Current Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define REG_VMON_ADC0_CH8                0x004E </span><span class="comment">/*      V3P3_GEN Voltage Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define REG_IMON_ADC0_CH8                0x004F </span><span class="comment">/*      V3P3_GEN Current Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define REG_VMON_ADC0_CH9                0x0050 </span><span class="comment">/*      V2P5_GEN Voltage Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define REG_IMON_ADC0_CH9                0x0051 </span><span class="comment">/*      V2P5_GEN Current Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define REG_VMON_ADC0_CHE                0x0052 </span><span class="comment">/*      V0P9_V6 Voltage Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define REG_IMON_ADC0_CHE                0x0053 </span><span class="comment">/*      V0P9_V6 Current Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define REG_VMON_ADC0_CHD                0x0054 </span><span class="comment">/*      V2P5_V6 Voltage Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define REG_IMON_ADC0_CHD                0x0055 </span><span class="comment">/*      V2P5_V6 Current Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define REG_VMON_ADC0_CHB                0x0056 </span><span class="comment">/*      V1P0_V6 Voltage Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define REG_IMON_ADC0_CHB                0x0057 </span><span class="comment">/*      V1P0_V6 Current Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define REG_VMON_ADC0_CHC                0x0058 </span><span class="comment">/*      V1P2_V6 Voltage Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define REG_IMON_ADC0_CHC                0x0059 </span><span class="comment">/*      V1P2_V6 Current Monitor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define REG_VMON_ADC0_CHF                0x005A </span><span class="comment">/*      V5P0_FP Voltage Monitor (1/2) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a5c1319bad26ffd595c73310ca17438bb">  148</a></span>&#160;<span class="preprocessor">#define REG_IMON_ADC0_CHF                0x005B </span><span class="comment">/*      V5P0_FP Current Monitor (1/2) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define REG_DCM_STATUS                   0x0080</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define REG_FPGA_STATUS                  0x0081</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define REG_BOARD_ID                     0x008D</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define REG_HW_SERIAL_NUM                0x008E</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#abe044d13cf4aec09741999a03cf2f1e8">  155</a></span>&#160;<span class="preprocessor">#define REG_FPGA_VERSION                 0x008F</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define REG_SANDBOX_REG00                0x00F0</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define REG_SANDBOX_REG01                0x00F1</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define REG_SANDBOX_REG02                0x00F2</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define REG_SANDBOX_REG03                0x00F3</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define REG_SANDBOX_REG04                0x00F4</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define REG_SANDBOX_REG05                0x00F5</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define REG_SANDBOX_REG06                0x00F6</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define REG_SANDBOX_REG07                0x00F7</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define REG_SANDBOX_REG08                0x00F8</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define REG_SANDBOX_REG09                0x00F9</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define REG_SANDBOX_REG0A                0x00FA</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define REG_SANDBOX_REG0B                0x00FB</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define REG_SANDBOX_REG0C                0x00FC</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define REG_SANDBOX_REG0D                0x00FD</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define REG_SANDBOX_REG0E                0x00FE</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#af358c61bdecded5900da34b4bb718065">  173</a></span>&#160;<span class="preprocessor">#define REG_SANDBOX_REG0F                0x00FF</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define REG_FRM_COMMAND                  0x8001</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define REG_FRM_READ_ADDRESS             0x8002</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a3c8af41337c5dd5e5a66b1909c9b93c6">  180</a></span>&#160;<span class="preprocessor">#define REG_FRM_STREAM_TYPE              0x8003</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#ab10bc1d11a1af992436e2e6676bed8cb">  183</a></span>&#160;<span class="preprocessor">#define CMD_SEND_SYNC_PULSE              0x0100 </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#afde9e2b9c27df6aef069902a454598d0">  184</a></span>&#160;<span class="preprocessor">#define CMD_SYNC_DETECTOR2READOUT        0x0101 </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">//#define CMD_IP_RESET                     0x0102 </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a5499023d7a81fea703bebf4e970165c6">  186</a></span>&#160;<span class="preprocessor">#define CMD_WR_CCD_BIAS_REG              0x0102 </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#af4fbd82520bea4461fa0454457878e30">  187</a></span>&#160;<span class="preprocessor">#define CMD_WR_CCD_CLOCK_REG             0x0103 </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#ac78dbbc1d9b744e631b3be23cb0f1138">  188</a></span>&#160;<span class="preprocessor">#define CMD_SEND_FCRIC_CONFIG            0x0105 </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a3bd5cffabdc279cbf392233c6d950e79">  189</a></span>&#160;<span class="preprocessor">#define CMD_RESET_FRAME_COUNT            0x0106 </span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define REG_IF_MAC_FAB1B0                0x8010</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define REG_IF_MAC_FAB1B1                0x8011</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define REG_IF_MAC_FAB1B2                0x8012</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define REG_IF_IP_FAB1B0                 0x8013</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define REG_IF_IP_FAB1B1                 0x8014</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define REG_IF_CMD_PORT_NUM_FAB1B        0x8015</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define REG_IF_STREAM_IN_PORT_NUM_FAB1B  0x8016</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define REG_IF_STREAM_OUT_PORT_NUM_FAB1B 0x8017</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define REG_XAUI_FAB1B                   0x8018</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define REG_MAC_CONFIG_VEC_FAB1B0        0x8019</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define REG_MAC_CONFIG_VEC_FAB1B1        0x801A</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define REG_MAC_STATS1_FAB1B0            0x801B</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define REG_MAC_STATS1_FAB1B1            0x801C</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define REG_MAC_STATS2_FAB1B0            0x801D</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define REG_MAC_STATS2_FAB1B1            0x801E</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define REG_IF_MAC_FAB2B0                0x8020</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define REG_IF_MAC_FAB2B1                0x8021</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define REG_IF_MAC_FAB2B2                0x8022</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define REG_IF_IP_FAB2B0                 0x8023</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define REG_IF_IP_FAB2B1                 0x8024</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define REG_IF_CMD_PORT_NUM_FAB2B        0x8025</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define REG_IF_STREAM_IN_PORT_NUM_FAB2B  0x8026</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define REG_IF_STREAM_OUT_PORT_NUM_FAB2B 0x8027</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define REG_XAUI_FAB2B                   0x8028</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define REG_MAC_CONFIG_VEC_FAB2B0        0x8029</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define REG_MAC_CONFIG_VEC_FAB2B1        0x802A</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define REG_MAC_STATS1_FAB2B0            0x802B</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define REG_MAC_STATS1_FAB2B1            0x802C</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define REG_MAC_STATS2_FAB2B0            0x802D</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#ae9a0d4a2d114b13059d07d5e69f47dac">  226</a></span>&#160;<span class="preprocessor">#define REG_MAC_STATS2_FAB2B1            0x802E</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#af9b8ca6ffd0dda3c75f992117cb087bf">  229</a></span>&#160;<span class="preprocessor">#define REG_SRAM_COMMAND                 0x8030</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define REG_SRAM_START_ADDR1             0x8031</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define REG_SRAM_START_ADDR0             0x8032</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define REG_SRAM_STOP_ADDR1              0x8033</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define REG_SRAM_STOP_ADDR0              0x8034</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define REG_SRAM_FRAME_DATA_OUT1         0x8035</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define REG_SRAM_FRAME_DATA_OUT0         0x8036</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define REG_SRAM_FRAME_DATA_IN1          0x8037</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define REG_SRAM_FRAME_DATA_IN0          0x8038</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define REG_SRAM_FRAME_DV                0x8039</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define REG_SRAM_STATUS1                 0x803A</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a0b86d159a39c081afbfa27811bf6851a">  248</a></span>&#160;<span class="preprocessor">#define REG_SRAM_STATUS0                 0x803B</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a4ac4d9ac7236282f4d51d8d9d3824d13">  251</a></span>&#160;<span class="preprocessor">#define CMD_FCLK_COMMIT                  0x0012 </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a0ccb78fbef43816f52f209962d8968f4">  252</a></span>&#160;<span class="preprocessor">#define REG_FCLK_I2C_ADDRESS             0x8040 </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a2d52e07af5d08a89562d83c30a87a8d6">  253</a></span>&#160;<span class="preprocessor">#define REG_FCLK_I2C_DATA_WR             0x8041 </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a6afe1b8cb9962ebdcf8201050b9b4311">  255</a></span>&#160;<span class="preprocessor">#define REG_FCLK_I2C_DATA_RD             0x8042 </span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define REG_TRIGGERSELECT_REG            0x8050</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#ac1c039998d5d1e472070ca472aa2dafe">  258</a></span>&#160;<span class="preprocessor">#define REG_TRIGGERMASK_REG              0x8051  </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define REG_CCDFCLKSELECT_REG            0x8052</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define REG_CDICLKDISABLE_REG            0x8053</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define REG_FCLK_SET0                    0xB007</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define REG_FCLK_SET1                    0xB008</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define REG_FCLK_SET2                    0xB009</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define REG_FCLK_SET3                    0xB00A</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define REG_FCLK_SET4                    0xB00B</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a3a0722ec4b305e268d2a2fcf08b12fe4">  267</a></span>&#160;<span class="preprocessor">#define REG_FCLK_SET5                    0xB00C</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define REG_FRM_DCM_STATUS               0x8080</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define REG_FRM_FPGA_STATUS              0x8081</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define REG_FRM_BOARD_ID                 0x808D</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define REG_FRM_HW_SERIAL_NUM            0x808E</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a96ad4c1a68635ef2ed9dec2292f947ff">  274</a></span>&#160;<span class="preprocessor">#define REG_FRM_FPGA_VERSION             0x808F</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        </div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define REG_FRM_SANDBOX_REG00            0x80F0</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define REG_FRM_SANDBOX_REG01            0x80F1</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define REG_FRM_SANDBOX_REG02            0x80F2</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define REG_FRM_SANDBOX_REG03            0x80F3</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define REG_FRM_SANDBOX_REG04            0x80F4</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define REG_FRM_SANDBOX_REG05            0x80F5</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define REG_FRM_SANDBOX_REG06            0x80F6</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define REG_FRM_SANDBOX_REG07            0x80F7</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define REG_FRM_SANDBOX_REG08            0x80F8</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define REG_FRM_SANDBOX_REG09            0x80F9</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define REG_FRM_SANDBOX_REG0A            0x80FA</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define REG_FRM_SANDBOX_REG0B            0x80FB</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define REG_FRM_SANDBOX_REG0C            0x80FC</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define REG_FRM_SANDBOX_REG0D            0x80FD</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define REG_FRM_SANDBOX_REG0E            0x80FE</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a76c891379464cc9e2bf15cbeadad225c">  292</a></span>&#160;<span class="preprocessor">#define REG_FRM_SANDBOX_REG0F            0x80FF</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        </div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define REG_DETECTOR_REVISION_REG        0x8100</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define REG_DETECTOR_CONFIG_REG1         0x8101</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define REG_DETECTOR_CONFIG_REG2         0x8102</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define REG_DETECTOR_CONFIG_REG3         0x8103</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define REG_DETECTOR_CONFIG_REG4         0x8104</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define REG_DETECTOR_CONFIG_REG5         0x8105</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define REG_DETECTOR_CONFIG_REG6         0x8106</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define REG_DETECTOR_CONFIG_REG7         0x8107</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define REG_DETECTOR_CONFIG_REG8         0x8108</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define REG_IMG_PROC_REVISION_REG        0x8120</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define REG_IMG_PROC_CONFIG_REG1         0x8121</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define REG_IMG_PROC_CONFIG_REG2         0x8122</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define REG_IMG_PROC_CONFIG_REG3         0x8123</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define REG_IMG_PROC_CONFIG_REG4         0x8124</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define REG_IMG_PROC_CONFIG_REG5         0x8125</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define REG_IMG_PROC_CONFIG_REG6         0x8126</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define REG_IMG_PROC_CONFIG_REG7         0x8127</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define REG_IMG_PROC_CONFIG_REG8         0x8128</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        </div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define REG_BIASANDCLOCKREGISTERADDRESS  0x8200</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define REG_BIASANDCLOCKREGISTERDATA     0x8201</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define REG_CLOCKREGISTERDATAOUT         0x8202</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a51b1d1d568b2a61029c5df74f7f86c9b">  317</a></span>&#160;<span class="preprocessor">#define REG_BIASREGISTERDATAOUT          0x8203</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a71d1f492aef181bb594374c657a4f11a">  320</a></span>&#160;<span class="preprocessor">#define REG_BIASCONFIGREGISTER0_REG      0x8204</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a7eaaedbadf2b2658198c93597a8a9ebc">  323</a></span>&#160;<span class="preprocessor">#define REG_CLOCKCONFIGREGISTER0_REG     0x8205</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define REG_BIASPARAM_READ_START         0x3000</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define REG_EXPOSURETIMEMSB_REG          0x8206</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define REG_EXPOSURETIMELSB_REG          0x8207</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define REG_ALTEXPOSURETIMEMSB_REG       0x8306</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define REG_ALTEXPOSURETIMELSB_REG       0x8307</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define REG_TRIGGERREPETITIONTIMEMSB_REG 0x8208</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define REG_TRIGGERREPETITIONTIMELSB_REG 0x8209</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define REG_DELAYTOEXPOSUREMSB_REG       0x820A</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define REG_DELAYTOEXPOSURELSB_REG       0x820B</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define REG_NUMBEROFEXPOSURE_REG         0x820C</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define REG_SHUTTERTIMEMSB_REG           0x820D</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define REG_SHUTTERTIMELSB_REG           0x820E</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define REG_DELAYTOSHUTTERMSB_REG        0x820F</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a8a702827fed39f7413cf0f0777aea79e">  342</a></span>&#160;<span class="preprocessor">#define REG_DELAYTOSHUTTERLSB_REG        0x8210</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define REG_FCRIC_MASK_REG1              0x8211</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define REG_FCRIC_MASK_REG2              0x8212</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define REG_FCRIC_MASK_REG3              0x8213</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define REG_LVDS_OVERFLOW_ERROR_REG1     0x8214</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define REG_LVDS_OVERFLOW_ERROR_REG2     0x8215</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define REG_LVDS_OVERFLOW_ERROR_REG3     0x8216</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define REG_LVDS_PARITY_ERROR_REG1       0x8217</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define REG_LVDS_PARITY_ERROR_REG2       0x8218</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define REG_LVDS_PARITY_ERROR_REG3       0x8219</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define REG_LVDS_STOP_BIT_ERROR_REG1     0x821A</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define REG_LVDS_STOP_BIT_ERROR_REG2     0x821B</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define REG_LVDS_STOP_BIT_ERROR_REG3     0x821C</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define REG_FCRIC_WRITE0_REG             0x821D</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define REG_FCRIC_WRITE1_REG             0x821E</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define REG_FCRIC_WRITE2_REG             0x821F</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define REG_FCRIC_READ0_REG              0x8220</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define REG_FCRIC_READ1_REG              0x8221</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define REG_FCRIC_READ2_REG              0x8222</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define REG_DEBUGVIDEO0_REG              0x8223</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define REG_DEBUGVIDEO1_REG              0x8224</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define REG_DEBUGVIDEO2_REG              0x8225</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define REG_DEBUGVIDEO3_REG              0x8226</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define REG_DEBUGVIDEO4_REG              0x8227</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define REG_DEBUGVIDEO5_REG              0x8228</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define REG_DEBUGVIDEO6_REG              0x8229</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define REG_DEBUGVIDEO7_REG              0x822A</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define REG_DEBUGVIDEO8_REG              0x822B</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define REG_DEBUGVIDEO9_REG              0x822C</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define REG_DEBUGVIDEO10_REG             0x822D</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define REG_DEBUGVIDEO11_REG             0x822E</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define REG_DEBUGCOUNTER00_REG           0x822F</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define REG_DEBUGCOUNTER01_REG           0x8230</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define REG_DEBUGCOUNTER02_REG           0x8231</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define REG_DEBUGCOUNTER03_REG           0x8232</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#a9bfc12a4c6d90b444ec4773184b3de92">  379</a></span>&#160;<span class="preprocessor">#define REG_DEBUGCOUNTER04_REG           0x8233</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="cin__register__map_8h.html#ab9ede3cfa4b5b6c0edbcb5ae9e559498">  387</a></span>&#160;<span class="preprocessor">#define CMD_READ_REG                     0x0001 </span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#endif </span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jul 14 2017 02:05:32 for libcin by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
