[connectivity]
sp=bxy2_d_1_opt_accel_1.bxy2_d_1_update_0_write_pipe0:DDR[0]
sp=bxy2_d_1_opt_accel_1.input_update_0_read_pipe0:DDR[1]
