# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../NeuroMem2018.ip_user_files/ip/vector256/vector256_sim_netlist.v" \
"../../../../NeuroMem2018.srcs/sources_1/Open_Source_Neurons/neuron.v" \
"../../../../NeuroMem2018.srcs/sources_1/Open_Source_Neurons/neuron_cluster.v" \
"../../../../NeuroMem2018.srcs/sources_1/Top_Verilog/nm96_top.v" \
"../../../../NeuroMem2018.srcs/sim_1/imports/Testbenches/CMtb_RBF_parallel_one_chip_quick.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
