-- EASICS generated file
-- command : ariadne test.ari
-- input : test.ari
-- input : a_ent.vhd
-- input : b_ent.vhd

architecture rtl of test is

  signal clk : std_logic;
  signal pin_0 : std_logic_vector ( 3 downto 0 );
  signal reset : std_logic;
  component a
    port (
          clk : in std_logic;
          reset : in std_logic;
          pin_0 : in std_logic_vector ( 3 downto 0 );
          pin_1 : in std_logic_vector ( 4 downto 1 )
         );
  end component;

  component b
    port (
          clk : out std_logic;
          reset : out std_logic;
          pin_0 : out std_logic_vector ( 3 downto 0 );
          pin_1 : in std_logic_vector ( 4 downto 1 )
         );
  end component;


begin
  a_1 : a
    port map (
      clk => clk,
      pin_0 => pin_0,
      pin_1 => pin_1,
      reset => reset);
  b_1 : b
    port map (
      clk => clk,
      pin_0 => pin_0,
      pin_1 => pin_1,
      reset => reset);

end rtl;
