
---------- Begin Simulation Statistics ----------
final_tick                               104731112720                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 257991                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682324                       # Number of bytes of host memory used
host_op_rate                                   258498                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   387.61                       # Real time elapsed on the host
host_tick_rate                              270197136                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.104731                       # Number of seconds simulated
sim_ticks                                104731112720                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.570182                       # CPI: cycles per instruction
system.cpu.discardedOps                        191055                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        24801750                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.636869                       # IPC: instructions per cycle
system.cpu.numCycles                        157018160                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132216410                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        186690                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           72                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       420868                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          378                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       843181                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            378                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486338                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3736036                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81001                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104185                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102135                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.902575                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65275                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             673                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                286                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              387                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          157                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51599944                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51599944                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51600543                       # number of overall hits
system.cpu.dcache.overall_hits::total        51600543                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       449631                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         449631                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       457451                       # number of overall misses
system.cpu.dcache.overall_misses::total        457451                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  18595357032                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18595357032                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  18595357032                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18595357032                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52049575                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52049575                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52057994                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52057994                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008639                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008639                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008787                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008787                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41356.928308                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41356.928308                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40649.942905                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40649.942905                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       388260                       # number of writebacks
system.cpu.dcache.writebacks::total            388260                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31696                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31696                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       417935                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       417935                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       421890                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       421890                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15424611118                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15424611118                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15797308040                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15797308040                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008030                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008030                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008104                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008104                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36906.722620                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36906.722620                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37444.139562                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37444.139562                       # average overall mshr miss latency
system.cpu.dcache.replacements                 420866                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40887235                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40887235                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       213269                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        213269                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5863282843                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5863282843                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41100504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41100504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005189                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005189                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27492.429012                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27492.429012                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       210710                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       210710                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5432865075                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5432865075                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25783.612904                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25783.612904                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10712709                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10712709                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       236362                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       236362                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12732074189                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12732074189                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949071                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949071                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53866.840647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53866.840647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29137                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29137                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       207225                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       207225                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9991746043                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9991746043                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018926                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018926                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48216.894887                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48216.894887                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    372696922                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    372696922                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 94234.367130                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 94234.367130                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 104731112720                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.367659                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52022509                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            421890                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            123.308230                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            203435                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.367659                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984734                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984734                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          609                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         833351010                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        833351010                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 104731112720                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104731112720                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104731112720                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42688070                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477058                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025957                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8533713                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8533713                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8533713                       # number of overall hits
system.cpu.icache.overall_hits::total         8533713                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          425                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            425                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          425                       # number of overall misses
system.cpu.icache.overall_misses::total           425                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39147564                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39147564                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39147564                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39147564                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8534138                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8534138                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8534138                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8534138                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000050                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000050                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000050                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000050                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 92111.915294                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 92111.915294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 92111.915294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 92111.915294                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          425                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          425                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          425                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          425                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38580614                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38580614                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38580614                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38580614                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000050                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000050                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000050                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000050                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 90777.915294                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90777.915294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 90777.915294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90777.915294                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8533713                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8533713                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          425                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           425                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39147564                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39147564                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8534138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8534138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 92111.915294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 92111.915294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          425                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          425                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38580614                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38580614                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 90777.915294                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90777.915294                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 104731112720                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           359.037363                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8534138                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               425                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20080.324706                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             99383                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   359.037363                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.350622                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.350622                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.415039                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         136546633                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        136546633                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 104731112720                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104731112720                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104731112720                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 104731112720                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               312379                       # number of demand (read+write) hits
system.l2.demand_hits::total                   312395                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data              312379                       # number of overall hits
system.l2.overall_hits::total                  312395                       # number of overall hits
system.l2.demand_misses::.cpu.inst                409                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             109511                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109920                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               409                       # number of overall misses
system.l2.overall_misses::.cpu.data            109511                       # number of overall misses
system.l2.overall_misses::total                109920                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37483399                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  10560801095                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10598284494                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37483399                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  10560801095                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10598284494                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              425                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           421890                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               422315                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             425                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          421890                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              422315                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.962353                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.259572                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.260280                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.962353                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.259572                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.260280                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 91646.452323                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96435.984467                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96418.163155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 91646.452323                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96435.984467                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96418.163155                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               49741                       # number of writebacks
system.l2.writebacks::total                     49741                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           409                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        109509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            109918                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       109509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           109918                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31886643                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9057426722                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9089313365                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31886643                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9057426722                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9089313365                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.962353                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.259568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.260275                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.962353                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.259568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.260275                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77962.452323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82709.427737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82691.764452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77962.452323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82709.427737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82691.764452                       # average overall mshr miss latency
system.l2.replacements                          77150                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       388260                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           388260                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       388260                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       388260                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            127963                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                127963                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79262                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79262                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7783241009                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7783241009                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        207225                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            207225                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.382492                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.382492                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 98196.374164                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98196.374164                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6696289252                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6696289252                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.382492                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.382492                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84482.971058                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84482.971058                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          409                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              409                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37483399                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37483399                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.962353                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.962353                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 91646.452323                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91646.452323                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          409                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          409                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31886643                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31886643                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.962353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77962.452323                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77962.452323                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        184416                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            184416                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        30249                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           30249                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2777560086                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2777560086                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       214665                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        214665                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.140913                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.140913                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91823.203610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91823.203610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        30247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        30247                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2361137470                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2361137470                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.140903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.140903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78061.872913                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78061.872913                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 104731112720                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31737.547584                       # Cycle average of tags in use
system.l2.tags.total_refs                      843107                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    109918                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.670327                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        62.253204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31675.294380                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968553                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          938                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31823                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6854790                       # Number of tag accesses
system.l2.tags.data_accesses                  6854790                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 104731112720                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     99482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    219002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006335457296                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6058                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6058                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              395942                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              93553                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      109918                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49741                       # Number of write requests accepted
system.mem_ctrls.readBursts                    219836                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    99482                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                219836                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                99482                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   94580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.284252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.280273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    119.693391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          6056     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6058                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.417465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.395861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.871582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4848     80.03%     80.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.05%     80.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1164     19.21%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.13%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.36%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.05%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6058                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14069504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6366848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    134.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  104625377879                       # Total gap between requests
system.mem_ctrls.avgGap                     655305.23                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14016128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6365248                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 499870.560336389754                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 133829648.477738425136                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 60777049.290191099048                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          818                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       219018                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        99482                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     24984332                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7734033272                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2374225399603                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30543.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35312.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  23865879.25                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14017152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14069504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6366848                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6366848                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          409                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       109509                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         109918                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        49741                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         49741                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       499871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    133839426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        134339296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       499871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       499871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     60792327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        60792327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     60792327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       499871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    133839426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       195131623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               219820                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               99457                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13672                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13726                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13842                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6144                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3637392604                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1099100000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7759017604                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16547.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35297.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              186226                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              86822                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.72                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.30                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        46229                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   442.011032                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   283.162674                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   394.784859                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1088      2.35%      2.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        24016     51.95%     54.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2205      4.77%     59.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1414      3.06%     62.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2515      5.44%     67.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          650      1.41%     68.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          888      1.92%     70.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          711      1.54%     72.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12742     27.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        46229                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14068480                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6365248                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              134.329519                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               60.777049                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.52                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 104731112720                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       167618640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        89091420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      789441240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     262310220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8266908000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17522135160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  25461265440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   52558770120                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   501.844855                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  65992788988                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3497000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  35241323732                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       162456420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        86347635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      780073560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     256855320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8266908000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17034575970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  25871841600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   52459058505                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   500.892783                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  67065782548                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3497000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  34168330172                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 104731112720                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              30656                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49741                       # Transaction distribution
system.membus.trans_dist::CleanEvict            27031                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79262                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79262                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30656                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       296608                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 296608                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20436352                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20436352                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109918                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109918    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              109918                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 104731112720                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           661300430                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1027154319                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            215090                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       438001                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           60015                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207225                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207225                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           425                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       214665                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          850                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1264646                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1265496                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        54400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    103699200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              103753600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           77150                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6366848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           499465                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000905                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030069                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 499013     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    452      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             499465                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 104731112720                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1598279407                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1417375                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1407004482                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
