library ieee;
use ieee.std_logic_1164.all;

entity reg16 is
	generic (n: integer := 16);
	port	(in1: in std_logic_vector(n-1 downto 0);
			 enable, clock: in std_logic;
			 out1: out std_logic_vector(n-1 downto 0));
end reg16;

architecture logic of reg16 is
	component reg is
		port (in1, clock, enable: in std_logic;
				out1: out std_logic);
	end component;

	begin
	