1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/EnumMultirange/top.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/EnumMultirange/top.sv:1:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/EnumMultirange/top.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:3:19, endln:3:22
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_int_typespec: , line:18:14, endln:18:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_int_typespec: , line:24:14, endln:24:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_class_typespec: , line:34:21, endln:34:28
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_enum_typespec: (state), line:32:5, endln:32:74
        |vpiParent:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:32:20, endln:32:28
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:32:30, endln:32:37
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:32:39, endln:32:46
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:32:48, endln:32:57
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:32:59, endln:32:65
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:57:18, endln:57:21
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:60:14, endln:60:17
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:63:14, endln:63:17
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_int_typespec: , line:66:14, endln:66:17
        |vpiSigned:1
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:66:26, endln:66:29
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.NumLcStates), line:5:17, endln:5:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |UINT:21
    |vpiTypespec:
    \_int_typespec: , line:5:13, endln:5:16
      |vpiParent:
      \_parameter: (work@top.NumLcStates), line:5:17, endln:5:28
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:NumLcStates
    |vpiFullName:work@top.NumLcStates
  |vpiParameter:
  \_parameter: (work@top.DecLcStateWidth), line:6:17, endln:6:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiTypespec:
    \_int_typespec: , line:6:13, endln:6:16
      |vpiParent:
      \_parameter: (work@top.DecLcStateWidth), line:6:17, endln:6:32
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:DecLcStateWidth
    |vpiFullName:work@top.DecLcStateWidth
  |vpiParameter:
  \_parameter: (work@top.DecLcStateNumRep), line:7:17, endln:7:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiTypespec:
    \_int_typespec: , line:7:13, endln:7:16
      |vpiParent:
      \_parameter: (work@top.DecLcStateNumRep), line:7:17, endln:7:33
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:DecLcStateNumRep
    |vpiFullName:work@top.DecLcStateNumRep
  |vpiParameter:
  \_parameter: (work@top.ExtDecLcStateWidth), line:8:17, endln:8:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiTypespec:
    \_int_typespec: , line:8:13, endln:8:16
      |vpiParent:
      \_parameter: (work@top.ExtDecLcStateWidth), line:8:17, endln:8:35
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:ExtDecLcStateWidth
    |vpiFullName:work@top.ExtDecLcStateWidth
  |vpiParamAssign:
  \_param_assign: , line:5:17, endln:5:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiRhs:
    \_constant: , line:5:31, endln:5:33
      |vpiParent:
      \_param_assign: , line:5:17, endln:5:33
      |vpiDecompile:21
      |vpiSize:64
      |UINT:21
      |vpiTypespec:
      \_int_typespec: , line:5:13, endln:5:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.NumLcStates), line:5:17, endln:5:28
  |vpiParamAssign:
  \_param_assign: , line:6:17, endln:6:53
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiRhs:
    \_func_call: (vbits), line:6:35, endln:6:40
      |vpiParent:
      \_param_assign: , line:6:17, endln:6:53
      |vpiArgument:
      \_ref_obj: (work@top.NumLcStates), line:6:41, endln:6:52
        |vpiParent:
        \_func_call: (vbits), line:6:35, endln:6:40
        |vpiName:NumLcStates
        |vpiFullName:work@top.NumLcStates
      |vpiName:vbits
      |vpiFunction:
      \_function: (work@top.vbits), line:2:3, endln:4:14
    |vpiLhs:
    \_parameter: (work@top.DecLcStateWidth), line:6:17, endln:6:32
  |vpiParamAssign:
  \_param_assign: , line:7:17, endln:7:54
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiRhs:
    \_operation: , line:7:36, endln:7:54
      |vpiParent:
      \_param_assign: , line:7:17, endln:7:54
      |vpiOpType:12
      |vpiOperand:
      \_constant: , line:7:36, endln:7:38
        |vpiParent:
        \_operation: , line:7:36, endln:7:54
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiOperand:
      \_ref_obj: (work@top.DecLcStateWidth), line:7:39, endln:7:54
        |vpiParent:
        \_operation: , line:7:36, endln:7:54
        |vpiName:DecLcStateWidth
        |vpiFullName:work@top.DecLcStateWidth
    |vpiLhs:
    \_parameter: (work@top.DecLcStateNumRep), line:7:17, endln:7:33
  |vpiParamAssign:
  \_param_assign: , line:8:17, endln:8:70
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiRhs:
    \_operation: , line:8:38, endln:8:70
      |vpiParent:
      \_param_assign: , line:8:17, endln:8:70
      |vpiOpType:25
      |vpiOperand:
      \_ref_obj: (work@top.DecLcStateNumRep), line:8:38, endln:8:54
        |vpiParent:
        \_operation: , line:8:38, endln:8:70
        |vpiName:DecLcStateNumRep
        |vpiFullName:work@top.DecLcStateNumRep
      |vpiOperand:
      \_ref_obj: (work@top.DecLcStateWidth), line:8:55, endln:8:70
        |vpiParent:
        \_operation: , line:8:38, endln:8:70
        |vpiName:DecLcStateWidth
        |vpiFullName:work@top.DecLcStateWidth
    |vpiLhs:
    \_parameter: (work@top.ExtDecLcStateWidth), line:8:17, endln:8:35
  |vpiTypedef:
  \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiName:dec_lc_state_e
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiBaseTypespec:
    \_logic_typespec: , line:9:16, endln:9:43
      |vpiRange:
      \_range: , line:9:22, endln:9:43
        |vpiParent:
        \_logic_typespec: , line:9:16, endln:9:43
        |vpiLeftRange:
        \_operation: , line:9:23, endln:9:40
          |vpiParent:
          \_range: , line:9:22, endln:9:43
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (DecLcStateWidth), line:9:23, endln:9:38
            |vpiParent:
            \_operation: , line:9:23, endln:9:40
            |vpiName:DecLcStateWidth
            |vpiActual:
            \_parameter: (work@top.DecLcStateWidth), line:6:17, endln:6:32
          |vpiOperand:
          \_constant: , line:9:39, endln:9:40
            |vpiParent:
            \_operation: , line:9:23, endln:9:40
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:9:41, endln:9:42
          |vpiParent:
          \_range: , line:9:22, endln:9:43
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (DecLcStRaw), line:10:5, endln:10:19
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStRaw
      |UINT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStTestUnlocked0), line:11:5, endln:11:29
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStTestUnlocked0
      |UINT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStTestLocked0), line:12:5, endln:12:27
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStTestLocked0
      |UINT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStTestUnlocked1), line:13:5, endln:13:29
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStTestUnlocked1
      |UINT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStTestLocked1), line:14:5, endln:14:27
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStTestLocked1
      |UINT:4
      |vpiDecompile:4
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStTestUnlocked2), line:15:5, endln:15:29
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStTestUnlocked2
      |UINT:5
      |vpiDecompile:5
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStTestLocked2), line:16:5, endln:16:27
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStTestLocked2
      |UINT:6
      |vpiDecompile:6
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStTestUnlocked3), line:17:5, endln:17:29
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStTestUnlocked3
      |UINT:7
      |vpiDecompile:7
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStTestLocked3), line:18:5, endln:18:27
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStTestLocked3
      |UINT:8
      |vpiDecompile:8
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStTestUnlocked4), line:19:5, endln:19:29
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStTestUnlocked4
      |UINT:9
      |vpiDecompile:9
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStTestLocked4), line:20:5, endln:20:28
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStTestLocked4
      |UINT:10
      |vpiDecompile:10
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStTestUnlocked5), line:21:5, endln:21:30
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStTestUnlocked5
      |UINT:11
      |vpiDecompile:11
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStTestLocked5), line:22:5, endln:22:28
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStTestLocked5
      |UINT:12
      |vpiDecompile:12
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStTestUnlocked6), line:23:5, endln:23:30
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStTestUnlocked6
      |UINT:13
      |vpiDecompile:13
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStTestLocked6), line:24:5, endln:24:28
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStTestLocked6
      |UINT:14
      |vpiDecompile:14
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStTestUnlocked7), line:25:5, endln:25:30
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStTestUnlocked7
      |UINT:15
      |vpiDecompile:15
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStDev), line:26:5, endln:26:20
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStDev
      |UINT:16
      |vpiDecompile:16
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStProd), line:27:5, endln:27:21
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStProd
      |UINT:17
      |vpiDecompile:17
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStProdEnd), line:28:5, endln:28:24
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStProdEnd
      |UINT:18
      |vpiDecompile:18
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStRma), line:29:5, endln:29:20
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStRma
      |UINT:19
      |vpiDecompile:19
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStScrap), line:30:5, endln:30:22
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStScrap
      |UINT:20
      |vpiDecompile:20
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStPostTrans), line:31:5, endln:31:26
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStPostTrans
      |UINT:21
      |vpiDecompile:21
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStEscalate), line:32:5, endln:32:25
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStEscalate
      |UINT:22
      |vpiDecompile:22
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (DecLcStInvalid), line:33:5, endln:33:24
      |vpiParent:
      \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
      |vpiName:DecLcStInvalid
      |UINT:23
      |vpiDecompile:23
      |vpiSize:64
  |vpiTypedef:
  \_packed_array_typespec: (ext_dec_lc_state_t), line:35:11, endln:35:48
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiName:ext_dec_lc_state_t
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiRange:
    \_range: , line:35:26, endln:35:48
      |vpiParent:
      \_packed_array_typespec: (ext_dec_lc_state_t), line:35:11, endln:35:48
      |vpiLeftRange:
      \_operation: , line:35:27, endln:35:45
        |vpiParent:
        \_range: , line:35:26, endln:35:48
        |vpiOpType:11
        |vpiOperand:
        \_operation: , line:35:27, endln:35:43
          |vpiParent:
          \_operation: , line:35:27, endln:35:45
          |vpiTypespec:
          \_int_typespec: , line:7:13, endln:7:16
          |vpiOpType:12
          |vpiOperand:
          \_constant: , line:7:36, endln:7:38
            |vpiParent:
            \_operation: , line:35:27, endln:35:43
            |vpiDecompile:32
            |vpiSize:64
            |UINT:32
            |vpiConstType:9
          |vpiOperand:
          \_ref_obj: (work@top.ext_dec_lc_state_t.DecLcStateWidth), line:7:39, endln:7:54
            |vpiParent:
            \_operation: , line:35:27, endln:35:43
            |vpiName:DecLcStateWidth
            |vpiFullName:work@top.ext_dec_lc_state_t.DecLcStateWidth
            |vpiActual:
            \_parameter: (work@top.DecLcStateWidth), line:6:17, endln:6:32
        |vpiOperand:
        \_constant: , line:35:44, endln:35:45
          |vpiParent:
          \_operation: , line:35:27, endln:35:45
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:35:46, endln:35:47
        |vpiParent:
        \_range: , line:35:26, endln:35:48
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_function: (work@top.vbits), line:2:3, endln:4:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiName:vbits
    |vpiFullName:work@top.vbits
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_integer_var: (work@top.vbits), line:2:22, endln:2:29
      |vpiParent:
      \_function: (work@top.vbits), line:2:3, endln:4:14
      |vpiTypespec:
      \_integer_typespec: , line:2:22, endln:2:29
        |vpiSigned:1
      |vpiFullName:work@top.vbits
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (value), line:2:44, endln:2:49
      |vpiParent:
      \_function: (work@top.vbits), line:2:3, endln:4:14
      |vpiDirection:1
      |vpiName:value
      |vpiTypedef:
      \_integer_typespec: , line:2:36, endln:2:43
        |vpiSigned:1
    |vpiStmt:
    \_return_stmt: , line:3:5, endln:3:11
      |vpiParent:
      \_function: (work@top.vbits), line:2:3, endln:4:14
      |vpiCondition:
      \_operation: , line:3:12, endln:3:44
        |vpiParent:
        \_return_stmt: , line:3:5, endln:3:11
        |vpiOpType:32
        |vpiOperand:
        \_operation: , line:3:13, endln:3:23
          |vpiParent:
          \_operation: , line:3:12, endln:3:44
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.vbits.value), line:3:13, endln:3:18
            |vpiParent:
            \_operation: , line:3:13, endln:3:23
            |vpiName:value
            |vpiFullName:work@top.vbits.value
            |vpiActual:
            \_io_decl: (value), line:2:44, endln:2:49
          |vpiOperand:
          \_constant: , line:3:22, endln:3:23
            |vpiParent:
            \_operation: , line:3:13, endln:3:23
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiOperand:
        \_constant: , line:3:27, endln:3:28
          |vpiParent:
          \_operation: , line:3:12, endln:3:44
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_sys_func_call: ($clog2), line:3:31, endln:3:44
          |vpiParent:
          \_operation: , line:3:12, endln:3:44
          |vpiArgument:
          \_ref_obj: (work@top.vbits.value), line:3:38, endln:3:43
            |vpiParent:
            \_sys_func_call: ($clog2), line:3:31, endln:3:44
            |vpiName:value
            |vpiFullName:work@top.vbits.value
            |vpiActual:
            \_io_decl: (value), line:2:44, endln:2:49
          |vpiName:$clog2
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
  |vpiNet:
  \_logic_net: (work@top.transition_target_d), line:36:22, endln:36:41
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiName:transition_target_d
    |vpiFullName:work@top.transition_target_d
  |vpiProcess:
  \_always: , line:37:3, endln:41:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiStmt:
    \_begin: (work@top), line:37:15, endln:41:6
      |vpiParent:
      \_always: , line:37:3, endln:41:6
      |vpiFullName:work@top
      |vpiStmt:
      \_for_stmt: (work@top), line:38:5, endln:38:8
        |vpiParent:
        \_begin: (work@top), line:37:15, endln:41:6
        |vpiFullName:work@top
        |vpiForInitStmt:
        \_assign_stmt: , line:38:10, endln:38:19
          |vpiParent:
          \_for_stmt: (work@top), line:38:5, endln:38:8
          |vpiRhs:
          \_constant: , line:38:18, endln:38:19
            |vpiParent:
            \_assign_stmt: , line:38:10, endln:38:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_int_var: (work@top.k), line:38:14, endln:38:15
            |vpiParent:
            \_assign_stmt: , line:38:10, endln:38:19
            |vpiTypespec:
            \_int_typespec: , line:38:10, endln:38:13
              |vpiSigned:1
            |vpiName:k
            |vpiFullName:work@top.k
            |vpiSigned:1
        |vpiForIncStmt:
        \_operation: , line:38:43, endln:38:46
          |vpiParent:
          \_for_stmt: (work@top), line:38:5, endln:38:8
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (work@top.k), line:38:43, endln:38:44
            |vpiParent:
            \_operation: , line:38:43, endln:38:46
            |vpiName:k
            |vpiFullName:work@top.k
            |vpiActual:
            \_int_var: (work@top.k), line:38:14, endln:38:15
        |vpiCondition:
        \_operation: , line:38:21, endln:38:41
          |vpiParent:
          \_for_stmt: (work@top), line:38:5, endln:38:8
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@top.k), line:38:21, endln:38:22
            |vpiParent:
            \_operation: , line:38:21, endln:38:41
            |vpiName:k
            |vpiFullName:work@top.k
            |vpiActual:
            \_int_var: (work@top.k), line:38:14, endln:38:15
          |vpiOperand:
          \_ref_obj: (work@top.DecLcStateNumRep), line:38:25, endln:38:41
            |vpiParent:
            \_operation: , line:38:21, endln:38:41
            |vpiName:DecLcStateNumRep
            |vpiFullName:work@top.DecLcStateNumRep
        |vpiStmt:
        \_begin: (work@top), line:38:48, endln:40:8
          |vpiParent:
          \_for_stmt: (work@top), line:38:5, endln:38:8
          |vpiFullName:work@top
          |vpiStmt:
          \_assignment: , line:39:7, endln:39:33
            |vpiParent:
            \_begin: (work@top), line:38:48, endln:40:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@top.k), line:39:32, endln:39:33
              |vpiParent:
              \_assignment: , line:39:7, endln:39:33
              |vpiName:k
              |vpiFullName:work@top.k
              |vpiActual:
              \_int_var: (work@top.k), line:38:14, endln:38:15
            |vpiLhs:
            \_bit_select: (work@top.transition_target_d), line:39:7, endln:39:29
              |vpiParent:
              \_assignment: , line:39:7, endln:39:33
              |vpiName:transition_target_d
              |vpiFullName:work@top.transition_target_d
              |vpiIndex:
              \_ref_obj: (work@top.k), line:39:27, endln:39:28
                |vpiParent:
                \_bit_select: (work@top.transition_target_d), line:39:7, endln:39:29
                |vpiName:k
                |vpiFullName:work@top.k
                |vpiActual:
                \_int_var: (work@top.k), line:38:14, endln:38:15
    |vpiAlwaysType:2
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
  |vpiName:work@top
  |vpiVariables:
  \_packed_array_var: (work@top.transition_target_d), line:36:22, endln:36:41
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiTypespec:
    \_packed_array_typespec: (ext_dec_lc_state_t), line:35:11, endln:35:48
    |vpiName:transition_target_d
    |vpiFullName:work@top.transition_target_d
    |vpiVisibility:1
  |vpiParameter:
  \_parameter: (work@top.NumLcStates), line:5:17, endln:5:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |UINT:21
    |vpiTypespec:
    \_int_typespec: , line:5:13, endln:5:16
      |vpiParent:
      \_parameter: (work@top.NumLcStates), line:5:17, endln:5:28
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:NumLcStates
    |vpiFullName:work@top.NumLcStates
  |vpiParameter:
  \_parameter: (work@top.DecLcStateWidth), line:6:17, endln:6:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiTypespec:
    \_int_typespec: , line:6:13, endln:6:16
      |vpiParent:
      \_parameter: (work@top.DecLcStateWidth), line:6:17, endln:6:32
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:DecLcStateWidth
    |vpiFullName:work@top.DecLcStateWidth
  |vpiParameter:
  \_parameter: (work@top.DecLcStateNumRep), line:7:17, endln:7:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiTypespec:
    \_int_typespec: , line:7:13, endln:7:16
      |vpiParent:
      \_parameter: (work@top.DecLcStateNumRep), line:7:17, endln:7:33
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:DecLcStateNumRep
    |vpiFullName:work@top.DecLcStateNumRep
  |vpiParameter:
  \_parameter: (work@top.ExtDecLcStateWidth), line:8:17, endln:8:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiTypespec:
    \_int_typespec: , line:8:13, endln:8:16
      |vpiParent:
      \_parameter: (work@top.ExtDecLcStateWidth), line:8:17, endln:8:35
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:ExtDecLcStateWidth
    |vpiFullName:work@top.ExtDecLcStateWidth
  |vpiParamAssign:
  \_param_assign: , line:5:17, endln:5:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiRhs:
    \_constant: , line:5:31, endln:5:33
      |vpiParent:
      \_param_assign: , line:5:17, endln:5:33
      |vpiDecompile:21
      |vpiSize:32
      |UINT:21
      |vpiTypespec:
      \_int_typespec: , line:5:13, endln:5:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.NumLcStates), line:5:17, endln:5:28
  |vpiParamAssign:
  \_param_assign: , line:6:17, endln:6:53
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiRhs:
    \_constant: , line:6:35, endln:6:53
      |vpiParent:
      \_param_assign: , line:6:17, endln:6:53
      |vpiDecompile:5
      |vpiSize:32
      |INT:5
      |vpiTypespec:
      \_int_typespec: , line:6:13, endln:6:16
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@top.DecLcStateWidth), line:6:17, endln:6:32
  |vpiParamAssign:
  \_param_assign: , line:7:17, endln:7:54
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiRhs:
    \_constant: , line:7:36, endln:7:54
      |vpiParent:
      \_param_assign: , line:7:17, endln:7:54
      |vpiDecompile:6
      |vpiSize:32
      |INT:6
      |vpiTypespec:
      \_int_typespec: , line:7:13, endln:7:16
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@top.DecLcStateNumRep), line:7:17, endln:7:33
  |vpiParamAssign:
  \_param_assign: , line:8:17, endln:8:70
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiRhs:
    \_constant: , line:8:38, endln:8:70
      |vpiParent:
      \_param_assign: , line:8:17, endln:8:70
      |vpiDecompile:30
      |vpiSize:32
      |INT:30
      |vpiTypespec:
      \_int_typespec: , line:8:13, endln:8:16
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@top.ExtDecLcStateWidth), line:8:17, endln:8:35
  |vpiTypedef:
  \_enum_typespec: (dec_lc_state_e), line:9:3, endln:34:20
  |vpiTypedef:
  \_packed_array_typespec: (ext_dec_lc_state_t), line:35:11, endln:35:48
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@top.vbits), line:2:3, endln:4:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiName:vbits
    |vpiFullName:work@top.vbits
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_integer_var: (work@top.vbits), line:2:22, endln:2:29
    |vpiIODecl:
    \_io_decl: (value), line:2:44, endln:2:49
      |vpiParent:
      \_function: (work@top.vbits), line:2:3, endln:4:14
      |vpiDirection:1
      |vpiName:value
      |vpiTypedef:
      \_integer_typespec: , line:2:36, endln:2:43
    |vpiStmt:
    \_return_stmt: , line:3:5, endln:3:11
      |vpiParent:
      \_function: (work@top.vbits), line:2:3, endln:4:14
      |vpiCondition:
      \_operation: , line:3:12, endln:3:44
        |vpiParent:
        \_return_stmt: , line:3:5, endln:3:11
        |vpiOpType:32
        |vpiOperand:
        \_operation: , line:3:13, endln:3:23
          |vpiParent:
          \_operation: , line:3:12, endln:3:44
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@top.vbits.value), line:3:13, endln:3:18
            |vpiParent:
            \_operation: , line:3:13, endln:3:23
            |vpiName:value
            |vpiFullName:work@top.vbits.value
            |vpiActual:
            \_io_decl: (value), line:2:44, endln:2:49
          |vpiOperand:
          \_constant: , line:3:22, endln:3:23
        |vpiOperand:
        \_constant: , line:3:27, endln:3:28
        |vpiOperand:
        \_sys_func_call: ($clog2), line:3:31, endln:3:44
          |vpiParent:
          \_operation: , line:3:12, endln:3:44
          |vpiArgument:
          \_ref_obj: (work@top.vbits.value), line:3:38, endln:3:43
            |vpiParent:
            \_sys_func_call: ($clog2), line:3:31, endln:3:44
            |vpiName:value
            |vpiFullName:work@top.vbits.value
            |vpiActual:
            \_io_decl: (value), line:2:44, endln:2:49
          |vpiName:$clog2
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
  |vpiTopModule:1
  |vpiProcess:
  \_always: , line:37:3, endln:41:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/EnumMultirange/top.sv, line:1:1, endln:42:10
    |vpiStmt:
    \_begin: (work@top), line:37:15, endln:41:6
      |vpiParent:
      \_always: , line:37:3, endln:41:6
      |vpiFullName:work@top
      |vpiStmt:
      \_for_stmt: (work@top), line:38:5, endln:38:8
        |vpiParent:
        \_begin: (work@top), line:37:15, endln:41:6
        |vpiFullName:work@top
        |vpiForInitStmt:
        \_assign_stmt: , line:38:10, endln:38:19
          |vpiParent:
          \_for_stmt: (work@top), line:38:5, endln:38:8
          |vpiRhs:
          \_constant: , line:38:18, endln:38:19
          |vpiLhs:
          \_int_var: (work@top.k), line:38:14, endln:38:15
            |vpiParent:
            \_assign_stmt: , line:38:10, endln:38:19
            |vpiTypespec:
            \_int_typespec: , line:38:10, endln:38:13
            |vpiName:k
            |vpiFullName:work@top.k
            |vpiSigned:1
        |vpiForIncStmt:
        \_operation: , line:38:43, endln:38:46
          |vpiParent:
          \_for_stmt: (work@top), line:38:5, endln:38:8
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (work@top.k), line:38:43, endln:38:44
            |vpiParent:
            \_operation: , line:38:43, endln:38:46
            |vpiName:k
            |vpiFullName:work@top.k
            |vpiActual:
            \_int_var: (work@top.k), line:38:14, endln:38:15
        |vpiCondition:
        \_operation: , line:38:21, endln:38:41
          |vpiParent:
          \_for_stmt: (work@top), line:38:5, endln:38:8
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@top.k), line:38:21, endln:38:22
            |vpiParent:
            \_operation: , line:38:21, endln:38:41
            |vpiName:k
            |vpiFullName:work@top.k
            |vpiActual:
            \_int_var: (work@top.k), line:38:14, endln:38:15
          |vpiOperand:
          \_ref_obj: (work@top.DecLcStateNumRep), line:38:25, endln:38:41
            |vpiParent:
            \_operation: , line:38:21, endln:38:41
            |vpiName:DecLcStateNumRep
            |vpiFullName:work@top.DecLcStateNumRep
            |vpiActual:
            \_parameter: (work@top.DecLcStateNumRep), line:7:17, endln:7:33
        |vpiStmt:
        \_begin: (work@top), line:38:48, endln:40:8
          |vpiParent:
          \_for_stmt: (work@top), line:38:5, endln:38:8
          |vpiFullName:work@top
          |vpiStmt:
          \_assignment: , line:39:7, endln:39:33
            |vpiParent:
            \_begin: (work@top), line:38:48, endln:40:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@top.k), line:39:32, endln:39:33
              |vpiParent:
              \_assignment: , line:39:7, endln:39:33
              |vpiName:k
              |vpiFullName:work@top.k
              |vpiActual:
              \_int_var: (work@top.k), line:38:14, endln:38:15
            |vpiLhs:
            \_bit_select: (work@top.transition_target_d), line:39:7, endln:39:29
              |vpiParent:
              \_assignment: , line:39:7, endln:39:33
              |vpiName:transition_target_d
              |vpiFullName:work@top.transition_target_d
              |vpiActual:
              \_packed_array_var: (work@top.transition_target_d), line:36:22, endln:36:41
              |vpiIndex:
              \_ref_obj: (work@top.k), line:39:27, endln:39:28
                |vpiParent:
                \_bit_select: (work@top.transition_target_d), line:39:7, endln:39:29
                |vpiName:k
                |vpiFullName:work@top.k
                |vpiActual:
                \_int_var: (work@top.k), line:38:14, endln:38:15
    |vpiAlwaysType:2
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'dec_lc_state_e' of type 'enum_typespec'
UHDM-integration-tests/tests/EnumMultirange/top.sv:9: Warning: Could not reduce expression.
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'operation'
            Object 'DecLcStateWidth' of type 'ref_obj'
            Object '' of type 'constant'
          Object '' of type 'constant'
      Object 'DecLcStRaw' of type 'enum_const'
      Object 'DecLcStTestUnlocked0' of type 'enum_const'
      Object 'DecLcStTestLocked0' of type 'enum_const'
      Object 'DecLcStTestUnlocked1' of type 'enum_const'
      Object 'DecLcStTestLocked1' of type 'enum_const'
      Object 'DecLcStTestUnlocked2' of type 'enum_const'
      Object 'DecLcStTestLocked2' of type 'enum_const'
      Object 'DecLcStTestUnlocked3' of type 'enum_const'
      Object 'DecLcStTestLocked3' of type 'enum_const'
      Object 'DecLcStTestUnlocked4' of type 'enum_const'
      Object 'DecLcStTestLocked4' of type 'enum_const'
      Object 'DecLcStTestUnlocked5' of type 'enum_const'
      Object 'DecLcStTestLocked5' of type 'enum_const'
      Object 'DecLcStTestUnlocked6' of type 'enum_const'
      Object 'DecLcStTestLocked6' of type 'enum_const'
      Object 'DecLcStTestUnlocked7' of type 'enum_const'
      Object 'DecLcStDev' of type 'enum_const'
      Object 'DecLcStProd' of type 'enum_const'
      Object 'DecLcStProdEnd' of type 'enum_const'
      Object 'DecLcStRma' of type 'enum_const'
      Object 'DecLcStScrap' of type 'enum_const'
      Object 'DecLcStPostTrans' of type 'enum_const'
      Object 'DecLcStEscalate' of type 'enum_const'
      Object 'DecLcStInvalid' of type 'enum_const'
    Object 'ext_dec_lc_state_t' of type 'packed_array_typespec'
      Object '' of type 'range'
        Object '' of type 'operation'
          Object '' of type 'operation'
            Object '' of type 'constant'
            Object 'DecLcStateWidth' of type 'ref_obj'
          Object '' of type 'constant'
        Object '' of type 'constant'
      Object 'dec_lc_state_e' of type 'enum_typespec'
UHDM-integration-tests/tests/EnumMultirange/top.sv:9: Warning: Could not reduce expression.
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'operation'
              Object 'DecLcStateWidth' of type 'ref_obj'
              Object '' of type 'constant'
            Object '' of type 'constant'
        Object 'DecLcStRaw' of type 'enum_const'
        Object 'DecLcStTestUnlocked0' of type 'enum_const'
        Object 'DecLcStTestLocked0' of type 'enum_const'
        Object 'DecLcStTestUnlocked1' of type 'enum_const'
        Object 'DecLcStTestLocked1' of type 'enum_const'
        Object 'DecLcStTestUnlocked2' of type 'enum_const'
        Object 'DecLcStTestLocked2' of type 'enum_const'
        Object 'DecLcStTestUnlocked3' of type 'enum_const'
        Object 'DecLcStTestLocked3' of type 'enum_const'
        Object 'DecLcStTestUnlocked4' of type 'enum_const'
        Object 'DecLcStTestLocked4' of type 'enum_const'
        Object 'DecLcStTestUnlocked5' of type 'enum_const'
        Object 'DecLcStTestLocked5' of type 'enum_const'
        Object 'DecLcStTestUnlocked6' of type 'enum_const'
        Object 'DecLcStTestLocked6' of type 'enum_const'
        Object 'DecLcStTestUnlocked7' of type 'enum_const'
        Object 'DecLcStDev' of type 'enum_const'
        Object 'DecLcStProd' of type 'enum_const'
        Object 'DecLcStProdEnd' of type 'enum_const'
        Object 'DecLcStRma' of type 'enum_const'
        Object 'DecLcStScrap' of type 'enum_const'
        Object 'DecLcStPostTrans' of type 'enum_const'
        Object 'DecLcStEscalate' of type 'enum_const'
        Object 'DecLcStInvalid' of type 'enum_const'
    Object 'NumLcStates' of type 'parameter'
    Object 'DecLcStateWidth' of type 'parameter'
    Object 'DecLcStateNumRep' of type 'parameter'
    Object 'ExtDecLcStateWidth' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'NumLcStates' of type 'parameter'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'DecLcStateWidth' of type 'parameter'
      Object 'vbits' of type 'func_call'
        Object 'NumLcStates' of type 'ref_obj'
    Object '' of type 'param_assign'
      Object 'DecLcStateNumRep' of type 'parameter'
      Object '' of type 'operation'
        Object '' of type 'constant'
        Object 'DecLcStateWidth' of type 'ref_obj'
    Object '' of type 'param_assign'
      Object 'ExtDecLcStateWidth' of type 'parameter'
      Object '' of type 'operation'
        Object 'DecLcStateNumRep' of type 'ref_obj'
        Object 'DecLcStateWidth' of type 'ref_obj'
    Object 'transition_target_d' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'begin'
        Object '' of type 'for_stmt'
          Object '' of type 'assign_stmt'
            Object 'k' of type 'int_var'
            Object '' of type 'constant'
          Object '' of type 'operation'
            Object 'k' of type 'ref_obj'
            Object 'DecLcStateNumRep' of type 'ref_obj'
          Object '' of type 'operation'
            Object 'k' of type 'ref_obj'
Warning: UHDM-integration-tests/tests/EnumMultirange/top.sv:38: Post-incrementation operations are handled as pre-incrementation.
          Object '' of type 'begin'
            Object '' of type 'assignment'
              Object 'transition_target_d' of type 'bit_select'
                Object 'k' of type 'ref_obj'
              Object 'k' of type 'ref_obj'
  Object 'work@top' of type 'module_inst'
    Object 'NumLcStates' of type 'parameter'
    Object 'DecLcStateWidth' of type 'parameter'
    Object 'DecLcStateNumRep' of type 'parameter'
    Object 'ExtDecLcStateWidth' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'NumLcStates' of type 'parameter'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'DecLcStateWidth' of type 'parameter'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'DecLcStateNumRep' of type 'parameter'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'ExtDecLcStateWidth' of type 'parameter'
      Object '' of type 'constant'
    Object 'vbits' of type 'function'
      Object '' of type 'integer_var'
      Object 'value' of type 'io_decl'
        Object '' of type 'integer_typespec'
      Object '' of type 'return_stmt'
        Object '' of type 'operation'
          Object '' of type 'operation'
            Object 'value' of type 'ref_obj'
            Object '' of type 'constant'
          Object '' of type 'constant'
          Object '$clog2' of type 'sys_func_call'
            Object 'value' of type 'ref_obj'
    Object 'transition_target_d' of type 'packed_array_var'
      Object 'ext_dec_lc_state_t' of type 'packed_array_typespec'
        Object '' of type 'range'
          Object '' of type 'operation'
            Object '' of type 'operation'
              Object '' of type 'constant'
              Object 'DecLcStateWidth' of type 'ref_obj'
            Object '' of type 'constant'
          Object '' of type 'constant'
        Object 'dec_lc_state_e' of type 'enum_typespec'
UHDM-integration-tests/tests/EnumMultirange/top.sv:9: Warning: Could not reduce expression.
          Object '' of type 'logic_typespec'
            Object '' of type 'range'
              Object '' of type 'operation'
                Object 'DecLcStateWidth' of type 'ref_obj'
                Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'DecLcStRaw' of type 'enum_const'
          Object 'DecLcStTestUnlocked0' of type 'enum_const'
          Object 'DecLcStTestLocked0' of type 'enum_const'
          Object 'DecLcStTestUnlocked1' of type 'enum_const'
          Object 'DecLcStTestLocked1' of type 'enum_const'
          Object 'DecLcStTestUnlocked2' of type 'enum_const'
          Object 'DecLcStTestLocked2' of type 'enum_const'
          Object 'DecLcStTestUnlocked3' of type 'enum_const'
          Object 'DecLcStTestLocked3' of type 'enum_const'
          Object 'DecLcStTestUnlocked4' of type 'enum_const'
          Object 'DecLcStTestLocked4' of type 'enum_const'
          Object 'DecLcStTestUnlocked5' of type 'enum_const'
          Object 'DecLcStTestLocked5' of type 'enum_const'
          Object 'DecLcStTestUnlocked6' of type 'enum_const'
          Object 'DecLcStTestLocked6' of type 'enum_const'
          Object 'DecLcStTestUnlocked7' of type 'enum_const'
          Object 'DecLcStDev' of type 'enum_const'
          Object 'DecLcStProd' of type 'enum_const'
          Object 'DecLcStProdEnd' of type 'enum_const'
          Object 'DecLcStRma' of type 'enum_const'
          Object 'DecLcStScrap' of type 'enum_const'
          Object 'DecLcStPostTrans' of type 'enum_const'
          Object 'DecLcStEscalate' of type 'enum_const'
          Object 'DecLcStInvalid' of type 'enum_const'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/EnumMultirange/top.sv:1.1-42.10> str='\top'
      AST_ENUM <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.3-34.20> str='$enum0' logic basic_prep
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:10.5-10.19> str='\DecLcStRaw' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000'(5) basic_prep range=[4:0]
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:11.5-11.29> str='\DecLcStTestUnlocked0' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00001'(5) basic_prep range=[4:0] int=1
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:12.5-12.27> str='\DecLcStTestLocked0' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00010'(5) basic_prep range=[4:0] int=2
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:13.5-13.29> str='\DecLcStTestUnlocked1' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00011'(5) basic_prep range=[4:0] int=3
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:14.5-14.27> str='\DecLcStTestLocked1' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00100'(5) basic_prep range=[4:0] int=4
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:15.5-15.29> str='\DecLcStTestUnlocked2' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00101'(5) basic_prep range=[4:0] int=5
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:16.5-16.27> str='\DecLcStTestLocked2' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00110'(5) basic_prep range=[4:0] int=6
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:17.5-17.29> str='\DecLcStTestUnlocked3' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00111'(5) basic_prep range=[4:0] int=7
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:18.5-18.27> str='\DecLcStTestLocked3' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='01000'(5) basic_prep range=[4:0] int=8
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:19.5-19.29> str='\DecLcStTestUnlocked4' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='01001'(5) basic_prep range=[4:0] int=9
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:20.5-20.28> str='\DecLcStTestLocked4' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='01010'(5) basic_prep range=[4:0] int=10
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:21.5-21.30> str='\DecLcStTestUnlocked5' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='01011'(5) basic_prep range=[4:0] int=11
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:22.5-22.28> str='\DecLcStTestLocked5' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='01100'(5) basic_prep range=[4:0] int=12
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:23.5-23.30> str='\DecLcStTestUnlocked6' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='01101'(5) basic_prep range=[4:0] int=13
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:24.5-24.28> str='\DecLcStTestLocked6' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='01110'(5) basic_prep range=[4:0] int=14
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:25.5-25.30> str='\DecLcStTestUnlocked7' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='01111'(5) basic_prep range=[4:0] int=15
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:26.5-26.20> str='\DecLcStDev' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='10000'(5) basic_prep range=[4:0] int=16
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:27.5-27.21> str='\DecLcStProd' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='10001'(5) basic_prep range=[4:0] int=17
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:28.5-28.24> str='\DecLcStProdEnd' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='10010'(5) basic_prep range=[4:0] int=18
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:29.5-29.20> str='\DecLcStRma' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='10011'(5) basic_prep range=[4:0] int=19
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:30.5-30.22> str='\DecLcStScrap' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='10100'(5) basic_prep range=[4:0] int=20
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:31.5-31.26> str='\DecLcStPostTrans' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='10101'(5) basic_prep range=[4:0] int=21
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:32.5-32.25> str='\DecLcStEscalate' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='10110'(5) basic_prep range=[4:0] int=22
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:33.5-33.24> str='\DecLcStInvalid' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='10111'(5) basic_prep range=[4:0] int=23
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.3-34.20> str='\dec_lc_state_e'
        AST_WIRE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> reg basic_prep range=[4:0]
          ATTR \enum_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <UHDM-integration-tests/tests/EnumMultirange/top.sv:35.11-35.48> str='\ext_dec_lc_state_t'
        AST_WIRE <UHDM-integration-tests/tests/EnumMultirange/top.sv:35.11-35.48> reg basic_prep range=[29:0] multirange=[ 0 5 0 6 ] multirange_swapped=[ 0 0 ]
          ATTR \wiretype:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\dec_lc_state_e' bits='010111000110010001100101011000110101111101101100011000110101111101110011011101000110000101110100011001010101111101100101'(120) basic_prep range=[119:0] int=1952800613
          ATTR \enum_value_00000:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStRaw' bits='0101110001000100011001010110001101001100011000110101001101110100010100100110000101110111'(88) basic_prep range=[87:0] int=1951555959
          ATTR \enum_value_00001:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestUnlocked0' bits='010111000100010001100101011000110100110001100011010100110111010001010100011001010111001101110100010101010110111001101100011011110110001101101011011001010110010000110000'(168) basic_prep range=[167:0] int=1801806896
          ATTR \enum_value_00010:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestLocked0' bits='01011100010001000110010101100011010011000110001101010011011101000101010001100101011100110111010001001100011011110110001101101011011001010110010000110000'(152) basic_prep range=[151:0] int=1801806896
          ATTR \enum_value_00011:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestUnlocked1' bits='010111000100010001100101011000110100110001100011010100110111010001010100011001010111001101110100010101010110111001101100011011110110001101101011011001010110010000110001'(168) basic_prep range=[167:0] int=1801806897
          ATTR \enum_value_00100:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestLocked1' bits='01011100010001000110010101100011010011000110001101010011011101000101010001100101011100110111010001001100011011110110001101101011011001010110010000110001'(152) basic_prep range=[151:0] int=1801806897
          ATTR \enum_value_00101:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestUnlocked2' bits='010111000100010001100101011000110100110001100011010100110111010001010100011001010111001101110100010101010110111001101100011011110110001101101011011001010110010000110010'(168) basic_prep range=[167:0] int=1801806898
          ATTR \enum_value_00110:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestLocked2' bits='01011100010001000110010101100011010011000110001101010011011101000101010001100101011100110111010001001100011011110110001101101011011001010110010000110010'(152) basic_prep range=[151:0] int=1801806898
          ATTR \enum_value_00111:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestUnlocked3' bits='010111000100010001100101011000110100110001100011010100110111010001010100011001010111001101110100010101010110111001101100011011110110001101101011011001010110010000110011'(168) basic_prep range=[167:0] int=1801806899
          ATTR \enum_value_01000:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestLocked3' bits='01011100010001000110010101100011010011000110001101010011011101000101010001100101011100110111010001001100011011110110001101101011011001010110010000110011'(152) basic_prep range=[151:0] int=1801806899
          ATTR \enum_value_01001:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestUnlocked4' bits='010111000100010001100101011000110100110001100011010100110111010001010100011001010111001101110100010101010110111001101100011011110110001101101011011001010110010000110100'(168) basic_prep range=[167:0] int=1801806900
          ATTR \enum_value_01010:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestLocked4' bits='01011100010001000110010101100011010011000110001101010011011101000101010001100101011100110111010001001100011011110110001101101011011001010110010000110100'(152) basic_prep range=[151:0] int=1801806900
          ATTR \enum_value_01011:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestUnlocked5' bits='010111000100010001100101011000110100110001100011010100110111010001010100011001010111001101110100010101010110111001101100011011110110001101101011011001010110010000110101'(168) basic_prep range=[167:0] int=1801806901
          ATTR \enum_value_01100:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestLocked5' bits='01011100010001000110010101100011010011000110001101010011011101000101010001100101011100110111010001001100011011110110001101101011011001010110010000110101'(152) basic_prep range=[151:0] int=1801806901
          ATTR \enum_value_01101:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestUnlocked6' bits='010111000100010001100101011000110100110001100011010100110111010001010100011001010111001101110100010101010110111001101100011011110110001101101011011001010110010000110110'(168) basic_prep range=[167:0] int=1801806902
          ATTR \enum_value_01110:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestLocked6' bits='01011100010001000110010101100011010011000110001101010011011101000101010001100101011100110111010001001100011011110110001101101011011001010110010000110110'(152) basic_prep range=[151:0] int=1801806902
          ATTR \enum_value_01111:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestUnlocked7' bits='010111000100010001100101011000110100110001100011010100110111010001010100011001010111001101110100010101010110111001101100011011110110001101101011011001010110010000110111'(168) basic_prep range=[167:0] int=1801806903
          ATTR \enum_value_10000:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStDev' bits='0101110001000100011001010110001101001100011000110101001101110100010001000110010101110110'(88) basic_prep range=[87:0] int=1950639478
          ATTR \enum_value_10001:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStProd' bits='010111000100010001100101011000110100110001100011010100110111010001010000011100100110111101100100'(96) basic_prep range=[95:0] int=1349676900
          ATTR \enum_value_10010:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStProdEnd' bits='010111000100010001100101011000110100110001100011010100110111010001010000011100100110111101100100010001010110111001100100'(120) basic_prep range=[119:0] int=1682271844
          ATTR \enum_value_10011:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStRma' bits='0101110001000100011001010110001101001100011000110101001101110100010100100110110101100001'(88) basic_prep range=[87:0] int=1951559009
          ATTR \enum_value_10100:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStScrap' bits='01011100010001000110010101100011010011000110001101010011011101000101001101100011011100100110000101110000'(104) basic_prep range=[103:0] int=1668440432
          ATTR \enum_value_10101:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStPostTrans' bits='0101110001000100011001010110001101001100011000110101001101110100010100000110111101110011011101000101010001110010011000010110111001110011'(136) basic_prep range=[135:0] int=1918987891
          ATTR \enum_value_10110:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStEscalate' bits='01011100010001000110010101100011010011000110001101010011011101000100010101110011011000110110000101101100011000010111010001100101'(128) basic_prep range=[127:0] int=1818326117
          ATTR \enum_value_10111:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStInvalid' bits='010111000100010001100101011000110100110001100011010100110111010001001001011011100111011001100001011011000110100101100100'(120) basic_prep range=[119:0] int=1634494820
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> basic_prep range=[29:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011101'(32) signed basic_prep range=[31:0] int=29
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_PARAMETER <UHDM-integration-tests/tests/EnumMultirange/top.sv:5.17-5.33> str='\NumLcStates' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000010101'(32) signed range=[31:0] int=21
        AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_PARAMETER <UHDM-integration-tests/tests/EnumMultirange/top.sv:6.17-6.53> str='\DecLcStateWidth' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000101'(32) range=[31:0] int=5
        AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_PARAMETER <UHDM-integration-tests/tests/EnumMultirange/top.sv:7.17-7.54> str='\DecLcStateNumRep' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000110'(32) range=[31:0] int=6
        AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_PARAMETER <UHDM-integration-tests/tests/EnumMultirange/top.sv:8.17-8.70> str='\ExtDecLcStateWidth' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011110'(32) range=[31:0] int=30
        AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/EnumMultirange/top.sv:36.22-36.41> str='\transition_target_d' reg basic_prep range=[29:0] multirange=[ 0 6 0 5 ] multirange_swapped=[ 0 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\ext_dec_lc_state_t' bits='01011100011001010111100001110100010111110110010001100101011000110101111101101100011000110101111101110011011101000110000101110100011001010101111101110100'(152) basic_prep range=[151:0] int=1952800628
        AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> range=[29:0]
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011101'(32) signed range=[31:0] int=29
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_FUNCTION <UHDM-integration-tests/tests/EnumMultirange/top.sv:2.3-4.14> str='\vbits'
        AST_WIRE <UHDM-integration-tests/tests/EnumMultirange/top.sv:2.22-2.29> str='\vbits' signed range=[0:0]
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0>
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_WIRE <UHDM-integration-tests/tests/EnumMultirange/top.sv:2.44-2.49> str='\value' input signed port=1 multirange=[ 0 32 ] multirange_swapped=[ 0 ]
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ASSIGN_EQ <UHDM-integration-tests/tests/EnumMultirange/top.sv:3.5-3.11>
          AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\vbits'
          AST_TERNARY <UHDM-integration-tests/tests/EnumMultirange/top.sv:3.12-3.44>
            AST_EQ <UHDM-integration-tests/tests/EnumMultirange/top.sv:3.13-3.23>
              AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:3.13-3.18> str='\value'
              AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_FCALL <UHDM-integration-tests/tests/EnumMultirange/top.sv:3.31-3.44> str='\$clog2'
              AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:3.38-3.43> str='\value'
      AST_ALWAYS <UHDM-integration-tests/tests/EnumMultirange/top.sv:37.3-41.6>
        ATTR \always_comb:
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_BLOCK <UHDM-integration-tests/tests/EnumMultirange/top.sv:37.15-41.6>
          AST_BLOCK <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.5-38.8> str='$fordecl_block0'
            AST_WIRE <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.14-38.15> str='\k' logic signed range=[0:0]
              AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_FOR <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.5-38.8> str='$loop0'
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.10-38.19>
                AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.14-38.15> str='\k'
                AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_LT <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.21-38.41>
                AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.21-38.22> str='\k'
                AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.25-38.41> str='\DecLcStateNumRep'
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.43-38.46>
                AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.43-38.44> str='\k'
                AST_ADD <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.43-38.46>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.43-38.44> str='\k'
                  AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
              AST_BLOCK <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.48-40.8> str='$loop0'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.7-39.33>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.7-39.29> str='\transition_target_d' basic_prep
                    AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0>
                      AST_SUB <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0>
                        AST_MUL <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0>
                          AST_ADD <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.27-39.28> str='\k'
                            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000110'(32) range=[31:0] int=6
                        AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
                      AST_MUL <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0>
                        AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.27-39.28> str='\k'
                        AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000110'(32) range=[31:0] int=6
                  AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.32-39.33> str='\k'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top();
      /** AST_PARAMETER **/
      /** AST_PARAMETER **/
      /** AST_PARAMETER **/
      /** AST_PARAMETER **/
      (* wiretype = "\ext_dec_lc_state_t" *)
      reg [29:0] transition_target_d;
      /** AST_FUNCTION **/
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
      /** AST_TYPEDEF **/
      (* always_comb = 1 *)
      always @*
        begin
          wire signed [31:0] k;
          /** AST_FOR **/
        end
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/EnumMultirange/top.sv:1.1-42.10> str='\top' basic_prep
      AST_ENUM <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.3-34.20> str='$enum0' logic basic_prep
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:10.5-10.19> str='\DecLcStRaw' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000'(5) basic_prep range=[4:0]
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:11.5-11.29> str='\DecLcStTestUnlocked0' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00001'(5) basic_prep range=[4:0] int=1
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:12.5-12.27> str='\DecLcStTestLocked0' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00010'(5) basic_prep range=[4:0] int=2
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:13.5-13.29> str='\DecLcStTestUnlocked1' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00011'(5) basic_prep range=[4:0] int=3
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:14.5-14.27> str='\DecLcStTestLocked1' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00100'(5) basic_prep range=[4:0] int=4
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:15.5-15.29> str='\DecLcStTestUnlocked2' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00101'(5) basic_prep range=[4:0] int=5
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:16.5-16.27> str='\DecLcStTestLocked2' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00110'(5) basic_prep range=[4:0] int=6
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:17.5-17.29> str='\DecLcStTestUnlocked3' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00111'(5) basic_prep range=[4:0] int=7
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:18.5-18.27> str='\DecLcStTestLocked3' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='01000'(5) basic_prep range=[4:0] int=8
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:19.5-19.29> str='\DecLcStTestUnlocked4' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='01001'(5) basic_prep range=[4:0] int=9
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:20.5-20.28> str='\DecLcStTestLocked4' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='01010'(5) basic_prep range=[4:0] int=10
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:21.5-21.30> str='\DecLcStTestUnlocked5' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='01011'(5) basic_prep range=[4:0] int=11
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:22.5-22.28> str='\DecLcStTestLocked5' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='01100'(5) basic_prep range=[4:0] int=12
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:23.5-23.30> str='\DecLcStTestUnlocked6' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='01101'(5) basic_prep range=[4:0] int=13
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:24.5-24.28> str='\DecLcStTestLocked6' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='01110'(5) basic_prep range=[4:0] int=14
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:25.5-25.30> str='\DecLcStTestUnlocked7' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='01111'(5) basic_prep range=[4:0] int=15
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:26.5-26.20> str='\DecLcStDev' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='10000'(5) basic_prep range=[4:0] int=16
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:27.5-27.21> str='\DecLcStProd' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='10001'(5) basic_prep range=[4:0] int=17
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:28.5-28.24> str='\DecLcStProdEnd' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='10010'(5) basic_prep range=[4:0] int=18
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:29.5-29.20> str='\DecLcStRma' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='10011'(5) basic_prep range=[4:0] int=19
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:30.5-30.22> str='\DecLcStScrap' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='10100'(5) basic_prep range=[4:0] int=20
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:31.5-31.26> str='\DecLcStPostTrans' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='10101'(5) basic_prep range=[4:0] int=21
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:32.5-32.25> str='\DecLcStEscalate' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='10110'(5) basic_prep range=[4:0] int=22
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ENUM_ITEM <UHDM-integration-tests/tests/EnumMultirange/top.sv:33.5-33.24> str='\DecLcStInvalid' logic basic_prep range=[4:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='10111'(5) basic_prep range=[4:0] int=23
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.3-34.20> str='\dec_lc_state_e' basic_prep
        AST_WIRE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> reg basic_prep range=[4:0]
          ATTR \enum_type:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.22-9.43> basic_prep range=[4:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:9.23-9.40> bits='00000000000000000000000000000100'(32) basic_prep range=[31:0] int=4
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <UHDM-integration-tests/tests/EnumMultirange/top.sv:35.11-35.48> str='\ext_dec_lc_state_t' basic_prep
        AST_WIRE <UHDM-integration-tests/tests/EnumMultirange/top.sv:35.11-35.48> reg basic_prep range=[29:0] multirange=[ 0 5 0 6 ] multirange_swapped=[ 0 0 ]
          ATTR \wiretype:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\dec_lc_state_e' bits='010111000110010001100101011000110101111101101100011000110101111101110011011101000110000101110100011001010101111101100101'(120) basic_prep range=[119:0] int=1952800613
          ATTR \enum_value_00000:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStRaw' bits='0101110001000100011001010110001101001100011000110101001101110100010100100110000101110111'(88) basic_prep range=[87:0] int=1951555959
          ATTR \enum_value_00001:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestUnlocked0' bits='010111000100010001100101011000110100110001100011010100110111010001010100011001010111001101110100010101010110111001101100011011110110001101101011011001010110010000110000'(168) basic_prep range=[167:0] int=1801806896
          ATTR \enum_value_00010:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestLocked0' bits='01011100010001000110010101100011010011000110001101010011011101000101010001100101011100110111010001001100011011110110001101101011011001010110010000110000'(152) basic_prep range=[151:0] int=1801806896
          ATTR \enum_value_00011:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestUnlocked1' bits='010111000100010001100101011000110100110001100011010100110111010001010100011001010111001101110100010101010110111001101100011011110110001101101011011001010110010000110001'(168) basic_prep range=[167:0] int=1801806897
          ATTR \enum_value_00100:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestLocked1' bits='01011100010001000110010101100011010011000110001101010011011101000101010001100101011100110111010001001100011011110110001101101011011001010110010000110001'(152) basic_prep range=[151:0] int=1801806897
          ATTR \enum_value_00101:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestUnlocked2' bits='010111000100010001100101011000110100110001100011010100110111010001010100011001010111001101110100010101010110111001101100011011110110001101101011011001010110010000110010'(168) basic_prep range=[167:0] int=1801806898
          ATTR \enum_value_00110:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestLocked2' bits='01011100010001000110010101100011010011000110001101010011011101000101010001100101011100110111010001001100011011110110001101101011011001010110010000110010'(152) basic_prep range=[151:0] int=1801806898
          ATTR \enum_value_00111:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestUnlocked3' bits='010111000100010001100101011000110100110001100011010100110111010001010100011001010111001101110100010101010110111001101100011011110110001101101011011001010110010000110011'(168) basic_prep range=[167:0] int=1801806899
          ATTR \enum_value_01000:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestLocked3' bits='01011100010001000110010101100011010011000110001101010011011101000101010001100101011100110111010001001100011011110110001101101011011001010110010000110011'(152) basic_prep range=[151:0] int=1801806899
          ATTR \enum_value_01001:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestUnlocked4' bits='010111000100010001100101011000110100110001100011010100110111010001010100011001010111001101110100010101010110111001101100011011110110001101101011011001010110010000110100'(168) basic_prep range=[167:0] int=1801806900
          ATTR \enum_value_01010:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestLocked4' bits='01011100010001000110010101100011010011000110001101010011011101000101010001100101011100110111010001001100011011110110001101101011011001010110010000110100'(152) basic_prep range=[151:0] int=1801806900
          ATTR \enum_value_01011:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestUnlocked5' bits='010111000100010001100101011000110100110001100011010100110111010001010100011001010111001101110100010101010110111001101100011011110110001101101011011001010110010000110101'(168) basic_prep range=[167:0] int=1801806901
          ATTR \enum_value_01100:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestLocked5' bits='01011100010001000110010101100011010011000110001101010011011101000101010001100101011100110111010001001100011011110110001101101011011001010110010000110101'(152) basic_prep range=[151:0] int=1801806901
          ATTR \enum_value_01101:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestUnlocked6' bits='010111000100010001100101011000110100110001100011010100110111010001010100011001010111001101110100010101010110111001101100011011110110001101101011011001010110010000110110'(168) basic_prep range=[167:0] int=1801806902
          ATTR \enum_value_01110:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestLocked6' bits='01011100010001000110010101100011010011000110001101010011011101000101010001100101011100110111010001001100011011110110001101101011011001010110010000110110'(152) basic_prep range=[151:0] int=1801806902
          ATTR \enum_value_01111:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStTestUnlocked7' bits='010111000100010001100101011000110100110001100011010100110111010001010100011001010111001101110100010101010110111001101100011011110110001101101011011001010110010000110111'(168) basic_prep range=[167:0] int=1801806903
          ATTR \enum_value_10000:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStDev' bits='0101110001000100011001010110001101001100011000110101001101110100010001000110010101110110'(88) basic_prep range=[87:0] int=1950639478
          ATTR \enum_value_10001:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStProd' bits='010111000100010001100101011000110100110001100011010100110111010001010000011100100110111101100100'(96) basic_prep range=[95:0] int=1349676900
          ATTR \enum_value_10010:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStProdEnd' bits='010111000100010001100101011000110100110001100011010100110111010001010000011100100110111101100100010001010110111001100100'(120) basic_prep range=[119:0] int=1682271844
          ATTR \enum_value_10011:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStRma' bits='0101110001000100011001010110001101001100011000110101001101110100010100100110110101100001'(88) basic_prep range=[87:0] int=1951559009
          ATTR \enum_value_10100:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStScrap' bits='01011100010001000110010101100011010011000110001101010011011101000101001101100011011100100110000101110000'(104) basic_prep range=[103:0] int=1668440432
          ATTR \enum_value_10101:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStPostTrans' bits='0101110001000100011001010110001101001100011000110101001101110100010100000110111101110011011101000101010001110010011000010110111001110011'(136) basic_prep range=[135:0] int=1918987891
          ATTR \enum_value_10110:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStEscalate' bits='01011100010001000110010101100011010011000110001101010011011101000100010101110011011000110110000101101100011000010111010001100101'(128) basic_prep range=[127:0] int=1818326117
          ATTR \enum_value_10111:
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\DecLcStInvalid' bits='010111000100010001100101011000110100110001100011010100110111010001001001011011100111011001100001011011000110100101100100'(120) basic_prep range=[119:0] int=1634494820
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> basic_prep range=[29:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011101'(32) signed basic_prep range=[31:0] int=29
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_PARAMETER <UHDM-integration-tests/tests/EnumMultirange/top.sv:5.17-5.33> str='\NumLcStates' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000010101'(32) basic_prep range=[31:0] int=21
        AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_PARAMETER <UHDM-integration-tests/tests/EnumMultirange/top.sv:6.17-6.53> str='\DecLcStateWidth' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000101'(32) basic_prep range=[31:0] int=5
        AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_PARAMETER <UHDM-integration-tests/tests/EnumMultirange/top.sv:7.17-7.54> str='\DecLcStateNumRep' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000110'(32) basic_prep range=[31:0] int=6
        AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_PARAMETER <UHDM-integration-tests/tests/EnumMultirange/top.sv:8.17-8.70> str='\ExtDecLcStateWidth' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011110'(32) basic_prep range=[31:0] int=30
        AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/EnumMultirange/top.sv:36.22-36.41> str='\transition_target_d' reg basic_prep range=[29:0] multirange=[ 0 6 0 5 ] multirange_swapped=[ 0 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\ext_dec_lc_state_t' bits='01011100011001010111100001110100010111110110010001100101011000110101111101101100011000110101111101110011011101000110000101110100011001010101111101110100'(152) basic_prep range=[151:0] int=1952800628
        AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> basic_prep range=[29:0]
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011101'(32) signed basic_prep range=[31:0] int=29
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_FUNCTION <UHDM-integration-tests/tests/EnumMultirange/top.sv:2.3-4.14> str='\vbits'
        AST_WIRE <UHDM-integration-tests/tests/EnumMultirange/top.sv:2.22-2.29> str='\vbits' signed range=[0:0]
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0>
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_WIRE <UHDM-integration-tests/tests/EnumMultirange/top.sv:2.44-2.49> str='\value' input signed port=1 multirange=[ 0 32 ] multirange_swapped=[ 0 ]
          AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> basic_prep range=[31:0]
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_ASSIGN_EQ <UHDM-integration-tests/tests/EnumMultirange/top.sv:3.5-3.11>
          AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='\vbits'
          AST_TERNARY <UHDM-integration-tests/tests/EnumMultirange/top.sv:3.12-3.44>
            AST_EQ <UHDM-integration-tests/tests/EnumMultirange/top.sv:3.13-3.23>
              AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:3.13-3.18> str='\value'
              AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_FCALL <UHDM-integration-tests/tests/EnumMultirange/top.sv:3.31-3.44> str='\$clog2'
              AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:3.38-3.43> str='\value'
      AST_ALWAYS <UHDM-integration-tests/tests/EnumMultirange/top.sv:37.3-41.6> basic_prep
        ATTR \always_comb:
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_BLOCK <UHDM-integration-tests/tests/EnumMultirange/top.sv:37.15-41.6> basic_prep
          AST_BLOCK <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.5-38.8> basic_prep
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.7-39.33> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.7-39.29> str='\transition_target_d' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> basic_prep range=[5:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000101'(32) basic_prep range=[31:0] int=5
                  AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) basic_prep range=[31:0]
              AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.32-39.33> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.7-39.33> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.7-39.29> str='\transition_target_d' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> basic_prep range=[11:6]
                  AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000001011'(32) basic_prep range=[31:0] int=11
                  AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000110'(32) basic_prep range=[31:0] int=6
              AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.32-39.33> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.7-39.33> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.7-39.29> str='\transition_target_d' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> basic_prep range=[17:12]
                  AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000010001'(32) basic_prep range=[31:0] int=17
                  AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000001100'(32) basic_prep range=[31:0] int=12
              AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.32-39.33> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.7-39.33> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.7-39.29> str='\transition_target_d' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> basic_prep range=[23:18]
                  AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000010111'(32) basic_prep range=[31:0] int=23
                  AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000010010'(32) basic_prep range=[31:0] int=18
              AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.32-39.33> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.7-39.33> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.7-39.29> str='\transition_target_d' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> basic_prep range=[29:24]
                  AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011101'(32) basic_prep range=[31:0] int=29
                  AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011000'(32) basic_prep range=[31:0] int=24
              AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.32-39.33> bits='00000000000000000000000000000100'(32) signed basic_prep range=[31:0] int=4
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.7-39.33> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.7-39.29> str='\transition_target_d' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> basic_prep range=[35:30]
                  AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000100011'(32) basic_prep range=[31:0] int=35
                  AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011110'(32) basic_prep range=[31:0] int=30
              AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:39.32-39.33> bits='00000000000000000000000000000101'(32) signed basic_prep range=[31:0] int=5
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.43-38.46> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.43-38.44> str='$fordecl_block0.k' basic_prep
              AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.43-38.46> bits='00000000000000000000000000000110'(32) signed basic_prep range=[31:0] int=6
            AST_FOR <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.5-38.8> str='$loop0' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.14-38.15> str='$fordecl_block0.k' logic reg signed basic_prep range=[31:0]
        ATTR \nosync:
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$fordecl_block0.$loop0[0].k' basic_prep
        AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$fordecl_block0.$loop0[1].k' basic_prep
        AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.43-38.46> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
      AST_LOCALPARAM <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$fordecl_block0.$loop0[2].k' basic_prep
        AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.43-38.46> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
      AST_LOCALPARAM <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$fordecl_block0.$loop0[3].k' basic_prep
        AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.43-38.46> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
      AST_LOCALPARAM <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$fordecl_block0.$loop0[4].k' basic_prep
        AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.43-38.46> bits='00000000000000000000000000000100'(32) signed basic_prep range=[31:0] int=4
      AST_LOCALPARAM <UHDM-integration-tests/tests/EnumMultirange/top.sv:0.0-0.0> str='$fordecl_block0.$loop0[5].k' basic_prep
        AST_CONSTANT <UHDM-integration-tests/tests/EnumMultirange/top.sv:38.43-38.46> bits='00000000000000000000000000000101'(32) signed basic_prep range=[31:0] int=5
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top();
      /** AST_PARAMETER **/
      /** AST_PARAMETER **/
      /** AST_PARAMETER **/
      /** AST_PARAMETER **/
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      (* wiretype = "\ext_dec_lc_state_t" *)
      reg [29:0] transition_target_d;
      (* nosync = 1 *)
      reg signed [31:0] \$fordecl_block0.k ;
      /** AST_FUNCTION **/
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
      /** AST_TYPEDEF **/
      (* always_comb = 1 *)
      always @*
        begin
          transition_target_d[5:0] = 0;
          transition_target_d[11:6] = 1;
          transition_target_d[17:12] = 2;
          transition_target_d[23:18] = 3;
          transition_target_d[29:24] = 4;
          transition_target_d[35:30] = 5;
          \$fordecl_block0.k  = 6;
          /** AST_FOR **/
        end
    endmodule
--- END OF AST DUMP ---
UHDM-integration-tests/tests/EnumMultirange/top.sv:39: Warning: Range select [35:30] out of bounds on signal `\transition_target_d': Setting all 6 result bits to undef.
UHDM-integration-tests/tests/EnumMultirange/top.sv:39: Warning: Range select [35:30] out of bounds on signal `\transition_target_d': Setting all 6 result bits to undef.

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\top'.
Warning: Module top contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.

(* cells_not_processed =  1  *)
(* src = "UHDM-integration-tests/tests/EnumMultirange/top.sv:1.1-42.10" *)
module top();
  reg \$auto$verilog_backend.cc:2097:dump_module$3  = 0;
  (* src = "UHDM-integration-tests/tests/EnumMultirange/top.sv:37.3-41.6" *)
  reg [31:0] _0_;
  (* src = "UHDM-integration-tests/tests/EnumMultirange/top.sv:37.3-41.6" *)
  reg [29:0] _1_;
  (* nosync = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/EnumMultirange/top.sv:38.14-38.15" *)
  reg [31:0] _2_;
  (* src = "UHDM-integration-tests/tests/EnumMultirange/top.sv:36.22-36.41" *)
  (* wiretype = "\\ext_dec_lc_state_t" *)
  reg [29:0] transition_target_d;
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$3 ) begin end
    _1_[5:0] = 6'h00;
    _1_[11:6] = 6'h01;
    _1_[17:12] = 6'h02;
    _1_[23:18] = 6'h03;
    _1_[29:24] = 6'h04;
    _0_ = 32'd6;
  end
  always @* begin
      _2_ <= 32'hxxxxxxxx;
      transition_target_d <= _1_;
  end
endmodule

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
Dumping module `\top'.
Warning: Module top contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.

Warnings: 4 unique messages, 8 total
Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
