MIG: 17:45:54 : xml_input_file: board.prj
MIG: 17:45:54 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:45:54 : xml_input_file: board.prj
MIG: 17:45:54 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:45:54 : In updateAllModelParams
MIG: 17:45:54 : ################# RUNNING MIG BATCH ###################
MIG: 17:45:54 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 17:45:54 : synp_flow:  -- synthesis_mode: Other
MIG: 17:45:54 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 17:45:54 : vivado_mode: xpg_bd
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 1
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 : isPortInterface: 0
MIG: 17:45:54 :  locked false  
MIG: 17:45:54 : HDL Language: Verilog
MIG: 17:45:54 : compInfo: true
MIG: 17:45:54 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:45:54 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:45:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:45:54 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 17:45:54 : I am in catch area
MIG: 17:45:54 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 17:46:03 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:46:03 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 17:46:03 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 17:46:03 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 17:46:03 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 17:46:03 : XGUI hdlLanguage: Verilog
MIG: 17:46:03 : xgui vivado_mode: xpg_bd
MIG: 17:46:03 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:46:03 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 17:46:04 : 1
MIG: 17:46:04 : Inside fn mem: DDR3
MIG: 17:46:04 : QDRII+ Inside fn ui: 100000000
MIG: 17:46:04 : cntrl:  memtype: DDR3
MIG: 17:46:04 : 800
MIG: 17:46:04 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:46:04 : 
MIG: 17:46:04 : 1
MIG: 17:46:04 : 100000000
MIG: 17:46:04 : 
MIG: 17:46:04 :  polarity_value: 0
MIG: 17:46:04 : ACTIVE_HIGH
MIG: 17:46:04 : 
MIG: 17:46:04 : cntrl:  memtype: DDR3
MIG: 17:46:04 : 
MIG: 17:46:04 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:46:04 : 
MIG: 17:46:04 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:46:04 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:46:04 : 
MIG: 17:46:04 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:46:04 : 
MIG: 17:46:04 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:46:04 : 
MIG: 17:46:04 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:46:04 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:46:04 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 17:46:04 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:46:04 : 8
MIG: 17:46:04 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 17:46:04 : 64
MIG: 17:46:04 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 17:46:04 : 8
MIG: 17:46:04 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 17:46:04 : 3
MIG: 17:46:04 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 17:46:04 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:46:04 : 
MIG: 17:46:04 :  Valid Param: ECC ==> OFF
MIG: 17:46:04 : 64
MIG: 17:46:04 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 17:46:04 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:46:04 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:46:04 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 17:46:04 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:46:04 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:46:04 : 
MIG: 17:46:04 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:46:04 : 
MIG: 17:46:04 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 17:46:04 : 28
MIG: 17:46:04 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 17:46:04 : 
MIG: 17:46:04 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:46:04 : 
MIG: 17:46:04 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:46:04 : 
MIG: 17:46:04 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:46:04 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:46:04 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:46:04 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 17:46:04 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:46:04 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 17:46:04 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:46:04 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:46:04 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:46:04 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:46:04 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:46:04 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:46:04 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 17:46:04 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:46:04 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:46:04 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:46:04 : 
MIG: 17:46:04 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:46:04 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:46:04 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:46:04 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:46:04 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:46:04 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:46:04 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 17:46:04 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 17:46:04 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:46:04 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:46:04 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:46:04 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:46:04 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:46:04 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:46:04 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:46:04 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 17:46:04 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:46:04 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:46:04 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 17:46:04 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:46:04 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 17:46:04 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 17:46:04 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:46:04 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:46:04 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:46:04 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:46:04 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:46:04 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:46:04 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:46:04 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:46:04 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:46:04 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 17:46:04 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:46:04 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:46:04 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:46:04 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:46:04 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 17:46:04 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:46:04 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:46:04 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 17:46:04 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 17:46:04 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 17:46:04 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 17:46:04 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 17:46:04 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 17:46:04 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 17:46:04 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:46:04 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:46:04 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 17:46:04 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 17:46:04 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:46:04 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 17:46:04 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 17:46:04 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 17:46:04 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 17:46:04 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 17:46:04 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 17:46:04 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 17:46:04 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 17:46:04 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 17:46:04 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 17:46:04 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 17:46:04 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:46:04 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:46:04 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:46:04 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:46:04 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:46:04 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:46:04 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:46:04 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:46:04 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:46:04 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:46:04 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 17:46:04 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:46:04 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:46:04 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:46:04 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:46:04 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:46:04 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 17:46:04 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 17:46:04 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:46:04 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:46:04 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:46:04 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:46:04 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:46:04 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:46:04 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:46:04 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:46:04 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:46:04 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:46:04 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:46:04 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:46:04 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 17:46:04 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 17:46:04 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 17:46:04 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:46:04 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:46:04 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:46:04 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:46:04 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:46:04 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:46:04 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:46:04 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:46:04 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:46:04 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:46:04 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:46:04 : 4
MIG: 17:46:04 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:46:04 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 17:46:04 : 
MIG: 17:46:04 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:46:04 : 1
MIG: 17:46:04 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 17:46:04 : 1073741824
MIG: 17:46:04 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:46:04 : 
MIG: 17:46:04 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:46:04 : 512
MIG: 17:46:04 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 17:46:04 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:46:04 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:46:04 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:46:04 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:46:04 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:46:04 : 
MIG: 17:46:04 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:46:04 : 
MIG: 17:46:04 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:46:04 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:46:04 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:46:04 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:46:04 : 
MIG: 17:46:04 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:46:04 : 
MIG: 17:46:04 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:46:04 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 17:46:04 : 
MIG: 17:46:04 : NONE
MIG: 17:46:04 : 
MIG: 17:46:04 : Same Interface
MIG: 17:46:19 : xml_input_file: board.prj
MIG: 17:46:19 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:46:19 : In updateAllModelParams
MIG: 17:46:19 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 17:46:19 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 17:46:19 : ################# RUNNING MIG BATCH ###################
MIG: 17:46:19 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 17:46:19 : synp_flow:  -- synthesis_mode: Other
MIG: 17:46:19 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 17:46:19 : vivado_mode: xpg_bd
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:19 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 1
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 : isPortInterface: 0
MIG: 17:46:20 :  locked false  
MIG: 17:46:20 : HDL Language: Verilog
MIG: 17:46:20 : compInfo: true
MIG: 17:46:20 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:46:20 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:46:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:46:20 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 17:46:20 : I am in catch area
MIG: 17:46:20 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 17:46:29 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:46:29 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 17:46:29 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 17:46:29 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 17:46:29 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 17:46:29 : XGUI hdlLanguage: Verilog
MIG: 17:46:29 : xgui vivado_mode: xpg_bd
MIG: 17:46:29 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:46:29 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 17:46:30 : 
MIG: 17:46:30 : Inside fn mem: DDR3
MIG: 17:46:30 : QDRII+ Inside fn ui: 100000000
MIG: 17:46:30 : cntrl:  memtype: DDR3
MIG: 17:46:30 : 
MIG: 17:46:30 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:46:30 : 
MIG: 17:46:30 : 
MIG: 17:46:30 : 
MIG: 17:46:30 : 
MIG: 17:46:30 :  polarity_value: 0
MIG: 17:46:30 : 
MIG: 17:46:30 : 
MIG: 17:46:30 : cntrl:  memtype: DDR3
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:46:30 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:46:30 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:46:30 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 17:46:30 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 17:46:30 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: ECC ==> OFF
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 17:46:30 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:46:30 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:46:30 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 17:46:30 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:46:30 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:46:30 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:46:30 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:46:30 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 17:46:30 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:46:30 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 17:46:30 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:46:30 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:46:30 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:46:30 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:46:30 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:46:30 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:46:30 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 17:46:30 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:46:30 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:46:30 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:46:30 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:46:30 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:46:30 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:46:30 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:46:30 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:46:30 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 17:46:30 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 17:46:30 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:46:30 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:46:30 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:46:30 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:46:30 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:46:30 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:46:30 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:46:30 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 17:46:30 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:46:30 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:46:30 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 17:46:30 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:46:30 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 17:46:30 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 17:46:30 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:46:30 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:46:30 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:46:30 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:46:30 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:46:30 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:46:30 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:46:30 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:46:30 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:46:30 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 17:46:30 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:46:30 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:46:30 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:46:30 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:46:30 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 17:46:30 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:46:30 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:46:30 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 17:46:30 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 17:46:30 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 17:46:30 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 17:46:30 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 17:46:30 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 17:46:30 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 17:46:30 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:46:30 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:46:30 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 17:46:30 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 17:46:30 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:46:30 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 17:46:30 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 17:46:30 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 17:46:30 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 17:46:30 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 17:46:30 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 17:46:30 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 17:46:30 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 17:46:30 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 17:46:30 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 17:46:30 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 17:46:30 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:46:30 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:46:30 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:46:30 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:46:30 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:46:30 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:46:30 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:46:30 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:46:30 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:46:30 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:46:30 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 17:46:30 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:46:30 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:46:30 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:46:30 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:46:30 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:46:30 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 17:46:30 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 17:46:30 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:46:30 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:46:30 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:46:30 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:46:30 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:46:30 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:46:30 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:46:30 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:46:30 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:46:30 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:46:30 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:46:30 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:46:30 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 17:46:30 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 17:46:30 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 17:46:30 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:46:30 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:46:30 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:46:30 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:46:30 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:46:30 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:46:30 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:46:30 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:46:30 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:46:30 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:46:30 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:46:30 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 17:46:30 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:46:30 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:46:30 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:46:30 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:46:30 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:46:30 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:46:30 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:46:30 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:46:30 : 
MIG: 17:46:30 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:46:30 : 
MIG: 17:46:30 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:46:30 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 17:46:30 : 
MIG: 17:46:30 : 
MIG: 17:46:30 : 
MIG: 17:46:30 : Same Interface
MIG: 17:48:35 : xml_input_file: board.prj
MIG: 17:48:35 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:48:35 : In updateAllModelParams
MIG: 17:48:35 : XGUI hdlLanguage: Verilog
MIG: 17:48:35 : xgui vivado_mode: xpg_bd
MIG: 17:48:35 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:48:35 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 17:48:36 : 
MIG: 17:48:36 : Inside fn mem: DDR3
MIG: 17:48:36 : QDRII+ Inside fn ui: 100000000
MIG: 17:48:36 : cntrl:  memtype: DDR3
MIG: 17:48:36 : 
MIG: 17:48:36 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:48:36 : 
MIG: 17:48:36 : 
MIG: 17:48:36 : 
MIG: 17:48:36 : 
MIG: 17:48:36 :  polarity_value: 0
MIG: 17:48:36 : 
MIG: 17:48:36 : 
MIG: 17:48:36 : cntrl:  memtype: DDR3
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:48:36 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:48:36 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:48:36 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 17:48:36 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 17:48:36 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: ECC ==> OFF
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 17:48:36 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:48:36 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:48:36 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 17:48:36 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:48:36 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:48:36 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:48:36 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:48:36 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 17:48:36 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:48:36 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 17:48:36 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:48:36 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:48:36 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:48:36 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:48:36 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:48:36 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:48:36 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 17:48:36 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:48:36 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:48:36 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:48:36 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:48:36 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:48:36 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:48:36 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:48:36 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:48:36 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 17:48:36 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 17:48:36 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:48:36 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:48:36 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:48:36 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:48:36 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:48:36 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:48:36 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:48:36 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 17:48:36 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:48:36 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:48:36 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 17:48:36 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:48:36 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 17:48:36 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 17:48:36 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:48:36 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:48:36 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:48:36 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:48:36 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:48:36 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:48:36 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:48:36 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:48:36 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:48:36 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 17:48:36 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:48:36 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:48:36 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:48:36 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:48:36 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 17:48:36 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:48:36 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:48:36 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 17:48:36 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 17:48:36 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 17:48:36 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 17:48:36 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 17:48:36 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 17:48:36 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 17:48:36 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:48:36 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:48:36 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 17:48:36 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 17:48:36 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:48:36 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 17:48:36 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 17:48:36 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 17:48:36 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 17:48:36 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 17:48:36 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 17:48:36 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 17:48:36 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 17:48:36 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 17:48:36 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 17:48:36 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 17:48:36 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:36 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:36 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:36 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:36 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:36 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:36 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:36 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:36 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:36 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:36 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 17:48:36 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:48:36 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:48:36 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:48:36 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:48:36 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:48:36 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 17:48:36 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 17:48:36 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:48:36 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:48:36 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:48:36 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:48:36 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:48:36 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:48:36 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:48:36 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:48:36 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:48:36 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:48:36 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:48:36 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:48:36 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 17:48:36 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 17:48:36 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 17:48:36 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:48:36 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:48:36 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:48:36 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:48:36 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:48:36 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:48:36 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:48:36 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:48:36 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:48:36 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:48:36 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:48:36 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:48:36 : 3
MIG: 17:48:36 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 17:48:36 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:48:36 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:48:36 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:48:36 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:48:36 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:48:36 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:48:36 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:48:36 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:48:36 : 
MIG: 17:48:36 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:48:36 : 
MIG: 17:48:36 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:48:36 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 17:48:36 : 
MIG: 17:48:36 : 
MIG: 17:48:36 : 
MIG: 17:48:36 : Same Interface
MIG: 17:48:36 : xml_input_file: board.prj
MIG: 17:48:36 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:48:38 : xml_input_file: board.prj
MIG: 17:48:38 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:48:38 : In updateAllModelParams
MIG: 17:48:38 : XGUI hdlLanguage: Verilog
MIG: 17:48:38 : xgui vivado_mode: xpg_bd
MIG: 17:48:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:48:38 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 17:48:39 : 
MIG: 17:48:39 : Inside fn mem: DDR3
MIG: 17:48:39 : QDRII+ Inside fn ui: 100000000
MIG: 17:48:39 : cntrl:  memtype: DDR3
MIG: 17:48:39 : 
MIG: 17:48:39 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:48:39 : 
MIG: 17:48:39 : 
MIG: 17:48:39 : 
MIG: 17:48:39 : 
MIG: 17:48:39 :  polarity_value: 0
MIG: 17:48:39 : 
MIG: 17:48:39 : 
MIG: 17:48:39 : cntrl:  memtype: DDR3
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:48:39 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:48:39 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:48:39 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 17:48:39 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 17:48:39 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: ECC ==> OFF
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 17:48:39 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:48:39 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:48:39 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 17:48:39 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:48:39 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:48:39 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:48:39 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:48:39 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 17:48:39 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:48:39 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 17:48:39 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:48:39 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:48:39 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:48:39 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:48:39 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:48:39 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:48:39 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 17:48:39 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:48:39 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:48:39 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:48:39 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:48:39 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:48:39 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:48:39 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:48:39 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:48:39 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 17:48:39 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 17:48:39 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:48:39 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:48:39 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:48:39 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:48:39 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:48:39 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:48:39 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:48:39 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 17:48:39 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:48:39 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:48:39 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 17:48:39 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:48:39 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 17:48:39 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 17:48:39 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:48:39 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:48:39 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:48:39 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:48:39 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:48:39 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:48:39 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:48:39 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:48:39 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:48:39 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 17:48:39 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:48:39 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:48:39 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:48:39 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:48:39 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 17:48:39 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:48:39 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:48:39 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 17:48:39 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 17:48:39 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 17:48:39 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 17:48:39 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 17:48:39 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 17:48:39 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 17:48:39 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:48:39 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:48:39 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 17:48:39 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 17:48:39 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:48:39 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 17:48:39 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 17:48:39 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 17:48:39 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 17:48:39 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 17:48:39 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 17:48:39 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 17:48:39 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 17:48:39 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 17:48:39 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 17:48:39 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 17:48:39 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:39 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:39 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:39 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:39 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:39 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:39 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:39 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:39 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:39 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:39 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 17:48:39 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:48:39 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:48:39 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:48:39 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:48:39 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:48:39 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 17:48:39 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 17:48:39 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:48:39 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:48:39 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:48:39 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:48:39 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:48:39 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:48:39 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:48:39 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:48:39 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:48:39 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:48:39 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:48:39 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:48:39 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 17:48:39 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 17:48:39 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 17:48:39 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:48:39 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:48:39 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:48:39 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:48:39 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:48:39 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:48:39 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:48:39 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:48:39 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:48:39 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:48:39 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:48:39 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:48:39 : 7
MIG: 17:48:39 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 17:48:39 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:48:39 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:48:39 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:48:39 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:48:39 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:48:39 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:48:39 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:48:39 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:48:39 : 
MIG: 17:48:39 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:48:39 : 
MIG: 17:48:39 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:48:39 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 17:48:39 : 
MIG: 17:48:39 : 
MIG: 17:48:39 : 
MIG: 17:48:39 : Same Interface
MIG: 17:48:39 : xml_input_file: board.prj
MIG: 17:48:39 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:48:43 : xml_input_file: board.prj
MIG: 17:48:43 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:48:43 : In updateAllModelParams
MIG: 17:48:43 : XGUI hdlLanguage: Verilog
MIG: 17:48:43 : xgui vivado_mode: xpg_bd
MIG: 17:48:43 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:48:43 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 17:48:44 : 
MIG: 17:48:44 : Inside fn mem: DDR3
MIG: 17:48:44 : QDRII+ Inside fn ui: 100000000
MIG: 17:48:44 : cntrl:  memtype: DDR3
MIG: 17:48:44 : 
MIG: 17:48:44 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:48:44 : 
MIG: 17:48:44 : 
MIG: 17:48:44 : 
MIG: 17:48:44 : 
MIG: 17:48:44 :  polarity_value: 0
MIG: 17:48:44 : 
MIG: 17:48:44 : 
MIG: 17:48:44 : cntrl:  memtype: DDR3
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:48:44 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:48:44 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:48:44 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 17:48:44 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 17:48:44 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: ECC ==> OFF
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 17:48:44 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:48:44 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:48:44 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 17:48:44 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:48:44 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:48:44 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:48:44 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:48:44 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 17:48:44 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:48:44 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 17:48:44 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:48:44 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:48:44 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:48:44 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:48:44 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:48:44 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:48:44 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 17:48:44 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:48:44 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:48:44 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:48:44 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:48:44 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:48:44 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:48:44 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:48:44 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:48:44 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 17:48:44 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 17:48:44 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:48:44 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:48:44 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:48:44 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:48:44 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:48:44 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:48:44 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:48:44 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 17:48:44 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:48:44 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:48:44 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 17:48:44 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:48:44 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 17:48:44 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 17:48:44 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:48:44 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:48:44 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:48:44 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:48:44 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:48:44 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:48:44 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:48:44 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:48:44 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:48:44 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 17:48:44 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:48:44 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:48:44 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:48:44 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:48:44 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 17:48:44 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:48:44 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:48:44 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 17:48:44 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 17:48:44 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 17:48:44 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 17:48:44 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 17:48:44 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 17:48:44 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 17:48:44 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:48:44 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:48:44 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 17:48:44 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 17:48:44 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:48:44 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 17:48:44 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 17:48:44 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 17:48:44 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 17:48:44 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 17:48:44 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 17:48:44 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 17:48:44 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 17:48:44 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 17:48:44 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 17:48:44 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 17:48:44 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:44 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:44 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:44 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:44 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:44 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:44 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:44 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:44 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:44 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:48:44 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 17:48:44 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:48:44 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:48:44 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:48:44 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:48:44 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:48:44 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 17:48:44 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 17:48:44 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:48:44 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:48:44 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:48:44 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:48:44 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:48:44 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:48:44 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:48:44 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:48:44 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:48:44 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:48:44 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:48:44 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:48:44 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 17:48:44 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 17:48:44 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 17:48:44 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:48:44 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:48:44 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:48:44 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:48:44 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:48:44 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:48:44 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:48:44 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:48:44 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:48:44 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:48:44 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:48:44 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:48:44 : 3
MIG: 17:48:44 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 17:48:44 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:48:44 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:48:44 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:48:44 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:48:44 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:48:44 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:48:44 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:48:44 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:48:44 : 
MIG: 17:48:44 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:48:44 : 
MIG: 17:48:44 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:48:44 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 17:48:44 : 
MIG: 17:48:44 : 
MIG: 17:48:44 : 
MIG: 17:48:44 : Same Interface
MIG: 17:48:45 : xml_input_file: board.prj
MIG: 17:48:45 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:48:50 : Running synthesis.xit
MIG: 17:48:50 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 17:48:50 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 17:48:50 : ################# RUNNING MIG BATCH ###################
MIG: 17:48:50 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 17:48:50 : synp_flow:  -- synthesis_mode: Other
MIG: 17:48:50 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 17:48:50 : vivado_mode: xpg_bd
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 1
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 : isPortInterface: 0
MIG: 17:48:50 :  locked false  
MIG: 17:48:50 : HDL Language: Verilog
MIG: 17:48:50 : compInfo: false
MIG: 17:48:50 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:48:50 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:48:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:48:50 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 17:48:50 : I am in catch area
MIG: 17:48:50 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 17:49:00 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:49:00 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 17:49:00 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 17:49:00 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 17:49:00 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 17:49:00 : Running vlog_synth_rpr.xit
MIG: 17:49:00 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 17:49:00 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 17:49:00 : ################# RUNNING MIG BATCH ###################
MIG: 17:49:00 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 17:49:00 : synp_flow:  -- synthesis_mode: Other
MIG: 17:49:00 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 17:49:00 : vivado_mode: xpg_bd
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 1
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 : isPortInterface: 0
MIG: 17:49:00 :  locked false  
MIG: 17:49:00 : HDL Language: Verilog
MIG: 17:49:00 : compInfo: false
MIG: 17:49:00 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:49:00 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:49:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:49:00 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 17:49:00 : I am in catch area
MIG: 17:49:00 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 17:49:09 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:49:09 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 17:49:09 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 17:49:09 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 17:49:09 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 17:49:09 : Running simulation.xit
MIG: 17:49:09 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 17:49:09 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 17:49:09 : ################# RUNNING MIG BATCH ###################
MIG: 17:49:09 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 17:49:09 : synp_flow:  -- synthesis_mode: Other
MIG: 17:49:09 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 17:49:09 : vivado_mode: xpg_bd
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 1
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 : isPortInterface: 0
MIG: 17:49:09 :  locked false  
MIG: 17:49:09 : HDL Language: Verilog
MIG: 17:49:09 : compInfo: false
MIG: 17:49:09 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:49:09 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:49:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:49:09 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 17:49:09 : I am in catch area
MIG: 17:49:09 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 17:49:19 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:49:19 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 17:49:19 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 17:49:19 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 17:49:19 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 17:49:19 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:49:19 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 17:49:19 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 17:49:19 : ################# RUNNING MIG BATCH ###################
MIG: 17:49:19 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 17:49:19 : synp_flow:  -- synthesis_mode: Other
MIG: 17:49:19 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 17:49:19 : vivado_mode: xpg_bd
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 1
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 : isPortInterface: 0
MIG: 17:49:19 :  locked false  
MIG: 17:49:19 : HDL Language: Verilog
MIG: 17:49:19 : compInfo: false
MIG: 17:49:19 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:49:19 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:49:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:49:19 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 17:49:19 : I am in catch area
MIG: 17:49:19 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 17:49:29 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:49:29 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 17:49:29 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 17:49:29 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 17:49:29 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 17:49:29 : Running implementation.xit
MIG: 17:49:29 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 17:49:29 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 17:49:29 : ################# RUNNING MIG BATCH ###################
MIG: 17:49:29 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 17:49:29 : synp_flow:  -- synthesis_mode: Other
MIG: 17:49:29 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 17:49:29 : vivado_mode: xpg_bd
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 1
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 : isPortInterface: 0
MIG: 17:49:29 :  locked false  
MIG: 17:49:29 : HDL Language: Verilog
MIG: 17:49:29 : compInfo: false
MIG: 17:49:29 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:49:29 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:49:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:49:29 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 17:49:29 : I am in catch area
MIG: 17:49:29 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 17:49:38 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:49:38 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 17:49:38 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 17:49:38 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 17:49:38 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 17:52:51 : xml_input_file: board.prj
MIG: 17:52:51 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:52:51 : In updateAllModelParams
MIG: 17:52:51 : XGUI hdlLanguage: Verilog
MIG: 17:52:51 : xgui vivado_mode: xpg_bd
MIG: 17:52:51 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:52:51 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 17:52:52 : 
MIG: 17:52:52 : Inside fn mem: DDR3
MIG: 17:52:52 : QDRII+ Inside fn ui: 100000000
MIG: 17:52:52 : cntrl:  memtype: DDR3
MIG: 17:52:52 : 
MIG: 17:52:52 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:52:52 : 
MIG: 17:52:52 : 
MIG: 17:52:52 : 
MIG: 17:52:52 : 
MIG: 17:52:52 :  polarity_value: 0
MIG: 17:52:52 : 
MIG: 17:52:52 : 
MIG: 17:52:52 : cntrl:  memtype: DDR3
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:52:52 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:52:52 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:52:52 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 17:52:52 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 17:52:52 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: ECC ==> OFF
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 17:52:52 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:52:52 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:52:52 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 17:52:52 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:52:52 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:52:52 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:52:52 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:52:52 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 17:52:52 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:52:52 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 17:52:52 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:52:52 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:52:52 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:52:52 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:52:52 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:52:52 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:52:52 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 17:52:52 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:52:52 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:52:52 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:52:52 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:52:52 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:52:52 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:52:52 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:52:52 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:52:52 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 17:52:52 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 17:52:52 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:52:52 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:52:52 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:52:52 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:52:52 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:52:52 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:52:52 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:52:52 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 17:52:52 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:52:52 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:52:52 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 17:52:52 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:52:52 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 17:52:52 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 17:52:52 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:52:52 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:52:52 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:52:52 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:52:52 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:52:52 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:52:52 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:52:52 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:52:52 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:52:52 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 17:52:52 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:52:52 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:52:52 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:52:52 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:52:52 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 17:52:52 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:52:52 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:52:52 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 17:52:52 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 17:52:52 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 17:52:52 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 17:52:52 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 17:52:52 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 17:52:52 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 17:52:52 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:52:52 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:52:52 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 17:52:52 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 17:52:52 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:52:52 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 17:52:52 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 17:52:52 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 17:52:52 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 17:52:52 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 17:52:52 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 17:52:52 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 17:52:52 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 17:52:52 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 17:52:52 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 17:52:52 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 17:52:52 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:52:52 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:52:52 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:52:52 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:52:52 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:52:52 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:52:52 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:52:52 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:52:52 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:52:52 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:52:52 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 17:52:52 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:52:52 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:52:52 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:52:52 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:52:52 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:52:52 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 17:52:52 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 17:52:52 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:52:52 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:52:52 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:52:52 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:52:52 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:52:52 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:52:52 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:52:52 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:52:52 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:52:52 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:52:52 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:52:52 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:52:52 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 17:52:52 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 17:52:52 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 17:52:52 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:52:52 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:52:52 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:52:52 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:52:52 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:52:52 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:52:52 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:52:52 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:52:52 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:52:52 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:52:52 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:52:52 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:52:52 : 7
MIG: 17:52:52 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 17:52:52 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:52:52 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:52:52 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:52:52 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:52:52 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:52:52 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:52:52 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:52:52 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:52:52 : 
MIG: 17:52:52 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:52:52 : 
MIG: 17:52:52 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:52:52 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 17:52:52 : 
MIG: 17:52:52 : 
MIG: 17:52:52 : 
MIG: 17:52:52 : Same Interface
MIG: 17:52:53 : xml_input_file: board.prj
MIG: 17:52:53 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:52:58 : xml_input_file: board.prj
MIG: 17:52:58 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:52:58 : In updateAllModelParams
MIG: 17:52:58 : XGUI hdlLanguage: Verilog
MIG: 17:52:58 : xgui vivado_mode: xpg_bd
MIG: 17:52:58 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:52:58 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 17:52:59 : 
MIG: 17:52:59 : Inside fn mem: DDR3
MIG: 17:52:59 : QDRII+ Inside fn ui: 100000000
MIG: 17:52:59 : cntrl:  memtype: DDR3
MIG: 17:52:59 : 
MIG: 17:52:59 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:52:59 : 
MIG: 17:52:59 : 
MIG: 17:52:59 : 
MIG: 17:52:59 : 
MIG: 17:52:59 :  polarity_value: 0
MIG: 17:52:59 : 
MIG: 17:52:59 : 
MIG: 17:52:59 : cntrl:  memtype: DDR3
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:52:59 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:52:59 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:52:59 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 17:52:59 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 17:52:59 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: ECC ==> OFF
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 17:52:59 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:52:59 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:52:59 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 17:52:59 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:52:59 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:52:59 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:52:59 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:52:59 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 17:52:59 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:52:59 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 17:52:59 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:52:59 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:52:59 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:52:59 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:52:59 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:52:59 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:52:59 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 17:52:59 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 17:52:59 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:52:59 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:52:59 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:52:59 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:52:59 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:52:59 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:52:59 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:52:59 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 17:52:59 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 17:52:59 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:52:59 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:52:59 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:52:59 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:52:59 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:52:59 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:52:59 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:52:59 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 17:52:59 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:52:59 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:52:59 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 17:52:59 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:52:59 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 17:52:59 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 17:52:59 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 17:52:59 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:52:59 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:52:59 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:52:59 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:52:59 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:52:59 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:52:59 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:52:59 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:52:59 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 17:52:59 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:52:59 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:52:59 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:52:59 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:52:59 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 17:52:59 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:52:59 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:52:59 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 17:52:59 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 17:52:59 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 17:52:59 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 17:52:59 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 17:52:59 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 17:52:59 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 17:52:59 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:52:59 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:52:59 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 17:52:59 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 17:52:59 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:52:59 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 17:52:59 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 17:52:59 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 17:52:59 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 17:52:59 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 17:52:59 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 17:52:59 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 17:52:59 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 17:52:59 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 17:52:59 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 17:52:59 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 17:52:59 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:52:59 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:52:59 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:52:59 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:52:59 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:52:59 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:52:59 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:52:59 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:52:59 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:52:59 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:52:59 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 17:52:59 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:52:59 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:52:59 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:52:59 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:52:59 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:52:59 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 17:52:59 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 17:52:59 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:52:59 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:52:59 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:52:59 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:52:59 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:52:59 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:52:59 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:52:59 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:52:59 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:52:59 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:52:59 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:52:59 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:52:59 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 17:52:59 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 17:52:59 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 17:52:59 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:52:59 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:52:59 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:52:59 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:52:59 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:52:59 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:52:59 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:52:59 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:52:59 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:52:59 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:52:59 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:52:59 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:52:59 : 3
MIG: 17:52:59 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 17:52:59 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:52:59 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:52:59 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:52:59 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:52:59 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:52:59 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:52:59 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:52:59 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:52:59 : 
MIG: 17:52:59 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:52:59 : 
MIG: 17:52:59 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:52:59 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 17:52:59 : 
MIG: 17:52:59 : 
MIG: 17:52:59 : 
MIG: 17:52:59 : Same Interface
MIG: 17:53:00 : xml_input_file: board.prj
MIG: 17:53:00 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:53:02 : ################# RUNNING MIG BATCH ###################
MIG: 17:53:02 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 17:53:02 : synp_flow:  -- synthesis_mode: Other
MIG: 17:53:02 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 17:53:02 : vivado_mode: xpg_bd
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 1
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 : isPortInterface: 0
MIG: 17:53:02 :  locked false  
MIG: 17:53:02 : HDL Language: Verilog
MIG: 17:53:02 : compInfo: false
MIG: 17:53:02 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:53:02 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:53:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:53:02 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 17:53:02 : I am in catch area
MIG: 17:53:02 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 17:53:12 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:53:12 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 17:53:12 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 17:53:12 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 17:53:12 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 17:53:12 : Running synthesis.xit
MIG: 17:53:12 : ################# RUNNING MIG BATCH ###################
MIG: 17:53:12 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 17:53:12 : synp_flow:  -- synthesis_mode: Other
MIG: 17:53:12 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 17:53:12 : vivado_mode: xpg_bd
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 1
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 : isPortInterface: 0
MIG: 17:53:12 :  locked false  
MIG: 17:53:12 : HDL Language: Verilog
MIG: 17:53:12 : compInfo: false
MIG: 17:53:12 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:53:12 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:53:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:53:12 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 17:53:12 : I am in catch area
MIG: 17:53:12 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 17:53:22 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:53:22 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 17:53:22 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 17:53:22 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 17:53:22 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 17:53:22 : Running vlog_synth_rpr.xit
MIG: 17:53:22 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 17:53:22 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 17:53:22 : ################# RUNNING MIG BATCH ###################
MIG: 17:53:22 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 17:53:22 : synp_flow:  -- synthesis_mode: Other
MIG: 17:53:22 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 17:53:22 : vivado_mode: xpg_bd
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 1
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 : isPortInterface: 0
MIG: 17:53:22 :  locked false  
MIG: 17:53:22 : HDL Language: Verilog
MIG: 17:53:22 : compInfo: false
MIG: 17:53:22 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:53:22 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:53:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:53:22 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 17:53:22 : I am in catch area
MIG: 17:53:22 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 17:53:32 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:53:32 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 17:53:32 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 17:53:32 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 17:53:32 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 17:53:32 : Running simulation.xit
MIG: 17:53:32 : ################# RUNNING MIG BATCH ###################
MIG: 17:53:32 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 17:53:32 : synp_flow:  -- synthesis_mode: Other
MIG: 17:53:32 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 17:53:32 : vivado_mode: xpg_bd
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 1
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 : isPortInterface: 0
MIG: 17:53:32 :  locked false  
MIG: 17:53:32 : HDL Language: Verilog
MIG: 17:53:32 : compInfo: false
MIG: 17:53:32 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:53:32 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:53:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:53:32 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 17:53:32 : I am in catch area
MIG: 17:53:32 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 17:53:42 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:53:42 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 17:53:42 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 17:53:42 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 17:53:42 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 17:53:42 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:53:42 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 17:53:42 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 17:53:42 : ################# RUNNING MIG BATCH ###################
MIG: 17:53:42 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 17:53:42 : synp_flow:  -- synthesis_mode: Other
MIG: 17:53:42 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 17:53:42 : vivado_mode: xpg_bd
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 1
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 : isPortInterface: 0
MIG: 17:53:42 :  locked false  
MIG: 17:53:42 : HDL Language: Verilog
MIG: 17:53:42 : compInfo: false
MIG: 17:53:42 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:53:42 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:53:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:53:42 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 17:53:42 : I am in catch area
MIG: 17:53:42 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 17:53:51 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:53:51 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 17:53:51 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 17:53:51 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 17:53:51 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 17:53:51 : Running implementation.xit
MIG: 17:53:51 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 17:53:51 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 17:53:51 : ################# RUNNING MIG BATCH ###################
MIG: 17:53:51 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 17:53:51 : synp_flow:  -- synthesis_mode: Other
MIG: 17:53:51 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 17:53:51 : vivado_mode: xpg_bd
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 1
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 : isPortInterface: 0
MIG: 17:53:51 :  locked false  
MIG: 17:53:51 : HDL Language: Verilog
MIG: 17:53:51 : compInfo: false
MIG: 17:53:51 : Vivado Options xc7vx485t ffg1761 -2
MIG: 17:53:51 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 17:53:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 17:53:51 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 17:53:51 : I am in catch area
MIG: 17:53:51 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 17:54:01 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 17:54:01 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 17:54:01 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 17:54:01 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 17:54:01 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 18:22:20 : xml_input_file: board.prj
MIG: 18:22:20 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 18:22:20 : In updateAllModelParams
MIG: 18:22:20 : XGUI hdlLanguage: Verilog
MIG: 18:22:20 : xgui vivado_mode: xpg_bd
MIG: 18:22:20 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:22:20 : Unreadable /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 18:22:21 : xml_input_file: board.prj
MIG: 18:22:21 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 18:22:25 : xml_input_file: board.prj
MIG: 18:22:25 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 18:22:25 : In updateAllModelParams
MIG: 18:22:25 : XGUI hdlLanguage: Verilog
MIG: 18:22:25 : xgui vivado_mode: xpg_bd
MIG: 18:22:25 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:22:25 : Unreadable /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 18:22:25 : xml_input_file: board.prj
MIG: 18:22:25 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 18:22:29 : ################# RUNNING MIG BATCH ###################
MIG: 18:22:30 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 18:22:30 : synp_flow:  -- synthesis_mode: Other
MIG: 18:22:30 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 18:22:30 : vivado_mode: xpg_bd
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 1
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 : isPortInterface: 0
MIG: 18:22:30 :  locked false  
MIG: 18:22:30 : HDL Language: Verilog
MIG: 18:22:30 : compInfo: false
MIG: 18:22:30 : Vivado Options xc7vx485t ffg1761 -2
MIG: 18:22:30 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 18:22:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:22:30 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 18:22:30 : I am in catch area
MIG: 18:22:30 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 18:22:39 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 18:22:39 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 18:22:39 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 18:22:39 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 18:22:39 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 18:22:39 : Running synthesis.xit
MIG: 18:22:39 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 18:22:39 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 18:22:39 : ################# RUNNING MIG BATCH ###################
MIG: 18:22:39 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 18:22:39 : synp_flow:  -- synthesis_mode: Other
MIG: 18:22:39 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 18:22:39 : vivado_mode: xpg_bd
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 1
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 : isPortInterface: 0
MIG: 18:22:39 :  locked false  
MIG: 18:22:39 : HDL Language: Verilog
MIG: 18:22:39 : compInfo: false
MIG: 18:22:39 : Vivado Options xc7vx485t ffg1761 -2
MIG: 18:22:39 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 18:22:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:22:39 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 18:22:39 : I am in catch area
MIG: 18:22:39 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 18:22:49 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 18:22:49 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 18:22:49 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 18:22:49 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 18:22:49 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 18:22:49 : Running vlog_synth_rpr.xit
MIG: 18:22:49 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 18:22:49 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 18:22:49 : ################# RUNNING MIG BATCH ###################
MIG: 18:22:49 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 18:22:49 : synp_flow:  -- synthesis_mode: Other
MIG: 18:22:49 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 18:22:49 : vivado_mode: xpg_bd
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 1
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 : isPortInterface: 0
MIG: 18:22:49 :  locked false  
MIG: 18:22:49 : HDL Language: Verilog
MIG: 18:22:49 : compInfo: false
MIG: 18:22:49 : Vivado Options xc7vx485t ffg1761 -2
MIG: 18:22:49 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 18:22:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:22:49 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 18:22:49 : I am in catch area
MIG: 18:22:49 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 18:22:59 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 18:22:59 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 18:22:59 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 18:22:59 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 18:22:59 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 18:22:59 : Running simulation.xit
MIG: 18:22:59 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 18:22:59 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 18:22:59 : ################# RUNNING MIG BATCH ###################
MIG: 18:22:59 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 18:22:59 : synp_flow:  -- synthesis_mode: Other
MIG: 18:22:59 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 18:22:59 : vivado_mode: xpg_bd
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 1
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 : isPortInterface: 0
MIG: 18:22:59 :  locked false  
MIG: 18:22:59 : HDL Language: Verilog
MIG: 18:22:59 : compInfo: false
MIG: 18:22:59 : Vivado Options xc7vx485t ffg1761 -2
MIG: 18:22:59 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 18:22:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:22:59 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 18:22:59 : I am in catch area
MIG: 18:22:59 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 18:23:09 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 18:23:09 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 18:23:09 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 18:23:09 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 18:23:09 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 18:23:09 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:23:09 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 18:23:09 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 18:23:09 : ################# RUNNING MIG BATCH ###################
MIG: 18:23:09 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 18:23:09 : synp_flow:  -- synthesis_mode: Other
MIG: 18:23:09 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 18:23:09 : vivado_mode: xpg_bd
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 1
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 : isPortInterface: 0
MIG: 18:23:09 :  locked false  
MIG: 18:23:09 : HDL Language: Verilog
MIG: 18:23:09 : compInfo: false
MIG: 18:23:09 : Vivado Options xc7vx485t ffg1761 -2
MIG: 18:23:09 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 18:23:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:23:09 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 18:23:09 : I am in catch area
MIG: 18:23:09 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 18:23:19 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 18:23:19 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 18:23:19 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 18:23:19 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 18:23:19 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 18:23:19 : Running implementation.xit
MIG: 18:23:19 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 18:23:19 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 18:23:19 : ################# RUNNING MIG BATCH ###################
MIG: 18:23:19 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 18:23:19 : synp_flow:  -- synthesis_mode: Other
MIG: 18:23:19 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 18:23:19 : vivado_mode: xpg_bd
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 1
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 : isPortInterface: 0
MIG: 18:23:19 :  locked false  
MIG: 18:23:19 : HDL Language: Verilog
MIG: 18:23:19 : compInfo: false
MIG: 18:23:19 : Vivado Options xc7vx485t ffg1761 -2
MIG: 18:23:19 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 18:23:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:23:19 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 18:23:19 : I am in catch area
MIG: 18:23:19 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 18:23:28 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 18:23:28 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 18:23:28 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 18:23:28 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 18:23:28 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 18:44:22 : xml_input_file: board.prj
MIG: 18:44:22 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 18:44:22 : In updateAllModelParams
MIG: 18:44:22 : XGUI hdlLanguage: Verilog
MIG: 18:44:22 : xgui vivado_mode: xpg_bd
MIG: 18:44:22 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:44:22 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 18:44:23 : 
MIG: 18:44:23 : Inside fn mem: DDR3
MIG: 18:44:23 : QDRII+ Inside fn ui: 100000000
MIG: 18:44:23 : cntrl:  memtype: DDR3
MIG: 18:44:23 : 
MIG: 18:44:23 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 18:44:23 : 
MIG: 18:44:23 : 
MIG: 18:44:23 : 
MIG: 18:44:23 : 
MIG: 18:44:23 :  polarity_value: 0
MIG: 18:44:23 : 
MIG: 18:44:23 : 
MIG: 18:44:23 : cntrl:  memtype: DDR3
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:44:23 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:44:23 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:44:23 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 18:44:23 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 18:44:23 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: ECC ==> OFF
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 18:44:23 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:44:23 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:44:23 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 18:44:23 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:44:23 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:44:23 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:44:23 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 18:44:23 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 18:44:23 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 18:44:23 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 18:44:23 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:44:23 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:44:23 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:44:23 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:44:23 :  Invalid Param: DDR3_CL ==> 6
MIG: 18:44:23 :  Invalid Param: DDR3_CWL ==> 5
MIG: 18:44:23 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 18:44:23 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 18:44:23 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:44:23 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:44:23 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:44:23 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:44:23 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 18:44:23 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 18:44:23 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:44:23 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 18:44:23 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 18:44:23 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:44:23 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:44:23 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:44:23 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 18:44:23 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 18:44:23 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:44:23 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:44:23 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 18:44:23 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:44:23 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 18:44:23 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 18:44:23 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:44:23 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 18:44:23 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 18:44:23 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 18:44:23 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:44:23 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:44:23 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:44:23 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 18:44:23 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:44:23 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:44:23 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:44:23 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 18:44:23 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 18:44:23 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:44:23 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:44:23 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 18:44:23 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 18:44:23 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 18:44:23 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:44:23 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:44:23 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 18:44:23 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 18:44:23 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 18:44:23 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 18:44:23 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 18:44:23 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 18:44:23 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 18:44:23 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:44:23 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 18:44:23 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 18:44:23 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 18:44:23 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:44:23 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 18:44:23 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 18:44:23 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 18:44:23 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 18:44:23 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 18:44:23 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 18:44:23 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 18:44:23 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 18:44:23 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 18:44:23 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 18:44:23 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 18:44:23 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:23 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:23 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:23 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:23 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:23 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:23 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:23 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:23 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:23 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:23 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 18:44:23 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:44:23 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:44:23 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:44:23 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:44:23 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:44:23 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 18:44:23 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 18:44:23 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:44:23 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:44:23 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:44:23 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:44:23 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:44:23 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:44:23 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:44:23 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:44:23 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:44:23 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:44:23 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:44:23 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:44:23 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 18:44:23 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 18:44:23 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 18:44:23 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 18:44:23 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:44:23 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 18:44:23 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:44:23 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:44:23 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:44:23 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:44:23 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:44:23 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:44:23 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:44:23 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:44:23 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:44:23 : 7
MIG: 18:44:23 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 18:44:23 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:44:23 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 18:44:23 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:44:23 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:44:23 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:44:23 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:44:23 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:44:23 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:44:23 : 
MIG: 18:44:23 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:44:23 : 
MIG: 18:44:23 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:44:23 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 18:44:23 : 
MIG: 18:44:23 : 
MIG: 18:44:23 : 
MIG: 18:44:23 : Same Interface
MIG: 18:44:24 : xml_input_file: board.prj
MIG: 18:44:24 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 18:44:29 : xml_input_file: board.prj
MIG: 18:44:29 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 18:44:29 : In updateAllModelParams
MIG: 18:44:29 : XGUI hdlLanguage: Verilog
MIG: 18:44:29 : xgui vivado_mode: xpg_bd
MIG: 18:44:29 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:44:29 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 18:44:30 : 
MIG: 18:44:30 : Inside fn mem: DDR3
MIG: 18:44:30 : QDRII+ Inside fn ui: 100000000
MIG: 18:44:30 : cntrl:  memtype: DDR3
MIG: 18:44:30 : 
MIG: 18:44:30 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 18:44:30 : 
MIG: 18:44:30 : 
MIG: 18:44:30 : 
MIG: 18:44:30 : 
MIG: 18:44:30 :  polarity_value: 0
MIG: 18:44:30 : 
MIG: 18:44:30 : 
MIG: 18:44:30 : cntrl:  memtype: DDR3
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:44:30 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:44:30 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:44:30 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 18:44:30 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 18:44:30 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: ECC ==> OFF
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 18:44:30 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:44:30 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:44:30 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 18:44:30 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:44:30 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:44:30 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:44:30 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 18:44:30 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 18:44:30 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 18:44:30 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 18:44:30 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:44:30 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:44:30 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:44:30 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:44:30 :  Invalid Param: DDR3_CL ==> 6
MIG: 18:44:30 :  Invalid Param: DDR3_CWL ==> 5
MIG: 18:44:30 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 18:44:30 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 18:44:30 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:44:30 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:44:30 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:44:30 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:44:30 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 18:44:30 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 18:44:30 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:44:30 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 18:44:30 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 18:44:30 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:44:30 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:44:30 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:44:30 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 18:44:30 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 18:44:30 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:44:30 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:44:30 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 18:44:30 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:44:30 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 18:44:30 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 18:44:30 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:44:30 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 18:44:30 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 18:44:30 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 18:44:30 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:44:30 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:44:30 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:44:30 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 18:44:30 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:44:30 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:44:30 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:44:30 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 18:44:30 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 18:44:30 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:44:30 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:44:30 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 18:44:30 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 18:44:30 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 18:44:30 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:44:30 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:44:30 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 18:44:30 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 18:44:30 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 18:44:30 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 18:44:30 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 18:44:30 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 18:44:30 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 18:44:30 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:44:30 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 18:44:30 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 18:44:30 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 18:44:30 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:44:30 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 18:44:30 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 18:44:30 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 18:44:30 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 18:44:30 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 18:44:30 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 18:44:30 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 18:44:30 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 18:44:30 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 18:44:30 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 18:44:30 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 18:44:30 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:30 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:30 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:30 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:30 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:30 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:30 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:30 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:30 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:30 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:30 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 18:44:30 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:44:30 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:44:30 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:44:30 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:44:30 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:44:30 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 18:44:30 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 18:44:30 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:44:30 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:44:30 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:44:30 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:44:30 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:44:30 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:44:30 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:44:30 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:44:30 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:44:30 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:44:30 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:44:30 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:44:30 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 18:44:30 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 18:44:30 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 18:44:30 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 18:44:30 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:44:30 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 18:44:30 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:44:30 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:44:30 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:44:30 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:44:30 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:44:30 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:44:30 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:44:30 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:44:30 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:44:30 : 3
MIG: 18:44:30 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 18:44:30 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:44:30 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 18:44:30 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:44:30 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:44:30 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:44:30 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:44:30 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:44:30 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:44:30 : 
MIG: 18:44:30 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:44:30 : 
MIG: 18:44:30 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:44:30 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 18:44:30 : 
MIG: 18:44:30 : 
MIG: 18:44:30 : 
MIG: 18:44:30 : Same Interface
MIG: 18:44:31 : xml_input_file: board.prj
MIG: 18:44:31 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 18:44:34 : ################# RUNNING MIG BATCH ###################
MIG: 18:44:34 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 18:44:34 : synp_flow:  -- synthesis_mode: Other
MIG: 18:44:34 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 18:44:34 : vivado_mode: xpg_bd
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 1
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 : isPortInterface: 0
MIG: 18:44:34 :  locked false  
MIG: 18:44:34 : HDL Language: Verilog
MIG: 18:44:34 : compInfo: false
MIG: 18:44:34 : Vivado Options xc7vx485t ffg1761 -2
MIG: 18:44:34 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 18:44:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:44:34 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 18:44:34 : I am in catch area
MIG: 18:44:34 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 18:44:43 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 18:44:43 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 18:44:43 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 18:44:43 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 18:44:43 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 18:44:44 : Running synthesis.xit
MIG: 18:44:44 : ################# RUNNING MIG BATCH ###################
MIG: 18:44:44 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 18:44:44 : synp_flow:  -- synthesis_mode: Other
MIG: 18:44:44 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 18:44:44 : vivado_mode: xpg_bd
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 1
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 : isPortInterface: 0
MIG: 18:44:44 :  locked false  
MIG: 18:44:44 : HDL Language: Verilog
MIG: 18:44:44 : compInfo: false
MIG: 18:44:44 : Vivado Options xc7vx485t ffg1761 -2
MIG: 18:44:44 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 18:44:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:44:44 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 18:44:44 : I am in catch area
MIG: 18:44:44 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 18:44:54 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 18:44:54 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 18:44:54 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 18:44:54 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 18:44:54 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 18:44:54 : Running vlog_synth_rpr.xit
MIG: 18:44:54 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 18:44:54 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 18:44:54 : ################# RUNNING MIG BATCH ###################
MIG: 18:44:54 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 18:44:54 : synp_flow:  -- synthesis_mode: Other
MIG: 18:44:54 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 18:44:54 : vivado_mode: xpg_bd
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 1
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 : isPortInterface: 0
MIG: 18:44:54 :  locked false  
MIG: 18:44:54 : HDL Language: Verilog
MIG: 18:44:54 : compInfo: false
MIG: 18:44:54 : Vivado Options xc7vx485t ffg1761 -2
MIG: 18:44:54 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 18:44:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:44:54 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 18:44:54 : I am in catch area
MIG: 18:44:54 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 18:45:04 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 18:45:04 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 18:45:04 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 18:45:04 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 18:45:04 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 18:45:04 : Running simulation.xit
MIG: 18:45:04 : ################# RUNNING MIG BATCH ###################
MIG: 18:45:04 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 18:45:04 : synp_flow:  -- synthesis_mode: Other
MIG: 18:45:04 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 18:45:04 : vivado_mode: xpg_bd
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 1
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 : isPortInterface: 0
MIG: 18:45:04 :  locked false  
MIG: 18:45:04 : HDL Language: Verilog
MIG: 18:45:04 : compInfo: false
MIG: 18:45:04 : Vivado Options xc7vx485t ffg1761 -2
MIG: 18:45:04 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 18:45:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:45:04 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 18:45:04 : I am in catch area
MIG: 18:45:04 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 18:45:13 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 18:45:13 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 18:45:13 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 18:45:13 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 18:45:13 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 18:45:14 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:45:14 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 18:45:14 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 18:45:14 : ################# RUNNING MIG BATCH ###################
MIG: 18:45:14 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 18:45:14 : synp_flow:  -- synthesis_mode: Other
MIG: 18:45:14 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 18:45:14 : vivado_mode: xpg_bd
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 1
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 : isPortInterface: 0
MIG: 18:45:14 :  locked false  
MIG: 18:45:14 : HDL Language: Verilog
MIG: 18:45:14 : compInfo: false
MIG: 18:45:14 : Vivado Options xc7vx485t ffg1761 -2
MIG: 18:45:14 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 18:45:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:45:14 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 18:45:14 : I am in catch area
MIG: 18:45:14 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 18:45:23 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 18:45:23 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 18:45:23 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 18:45:23 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 18:45:23 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 18:45:23 : Running implementation.xit
MIG: 18:45:23 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 18:45:23 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 18:45:23 : ################# RUNNING MIG BATCH ###################
MIG: 18:45:23 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 18:45:23 : synp_flow:  -- synthesis_mode: Other
MIG: 18:45:23 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 18:45:23 : vivado_mode: xpg_bd
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 1
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 : isPortInterface: 0
MIG: 18:45:23 :  locked false  
MIG: 18:45:23 : HDL Language: Verilog
MIG: 18:45:23 : compInfo: false
MIG: 18:45:23 : Vivado Options xc7vx485t ffg1761 -2
MIG: 18:45:23 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 18:45:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 18:45:23 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 18:45:23 : I am in catch area
MIG: 18:45:23 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 18:45:33 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 18:45:33 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 18:45:33 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 18:45:33 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 18:45:33 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 19:06:01 : xml_input_file: board.prj
MIG: 19:06:01 : Absolute path of xml_input_file: board.prj
MIG: 19:06:01 : xml_input_file: board.prj
MIG: 19:06:01 : Absolute path of xml_input_file: board.prj
MIG: 19:06:01 : xml_input_file: board.prj
MIG: 19:06:01 : Absolute path of xml_input_file: board.prj
MIG: 19:06:01 : xml_input_file: ../../../../dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:06:01 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:06:01 : xml_input_file: ../../../../dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:06:01 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:06:01 : In updateAllModelParams
MIG: 19:06:01 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 19:06:01 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 19:06:01 : ################# RUNNING MIG BATCH ###################
MIG: 19:06:01 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 19:06:01 : synp_flow:  -- synthesis_mode: Other
MIG: 19:06:01 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 19:06:01 : vivado_mode: xpg_bd
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 1
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 : isPortInterface: 0
MIG: 19:06:01 :  locked false  
MIG: 19:06:01 : HDL Language: Verilog
MIG: 19:06:01 : compInfo: true
MIG: 19:06:01 : Vivado Options xc7vx485t ffg1761 -2
MIG: 19:06:01 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 19:06:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 19:06:01 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 19:06:01 : I am in catch area
MIG: 19:06:01 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 19:06:11 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:06:11 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 19:06:11 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 19:06:11 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 19:06:11 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 19:06:11 : XGUI hdlLanguage: Verilog
MIG: 19:06:11 : xgui vivado_mode: xpg_bd
MIG: 19:06:11 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:06:11 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 19:06:12 : 
MIG: 19:06:12 : Inside fn mem: DDR3
MIG: 19:06:12 : QDRII+ Inside fn ui: 100000000
MIG: 19:06:12 : cntrl:  memtype: DDR3
MIG: 19:06:12 : 
MIG: 19:06:12 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 19:06:12 : 
MIG: 19:06:12 : 
MIG: 19:06:12 : 
MIG: 19:06:12 : 
MIG: 19:06:12 :  polarity_value: 0
MIG: 19:06:12 : 
MIG: 19:06:12 : 
MIG: 19:06:12 : cntrl:  memtype: DDR3
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 19:06:12 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 19:06:12 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:06:12 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 19:06:12 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 19:06:12 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: ECC ==> OFF
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 19:06:12 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:06:12 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:06:12 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 19:06:12 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 19:06:12 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 19:06:12 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 19:06:12 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 19:06:12 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 19:06:12 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 19:06:12 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 19:06:12 :  Invalid Param: DDR3_AL ==> "0"
MIG: 19:06:12 :  Invalid Param: DDR3_nAL ==> 0
MIG: 19:06:12 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 19:06:12 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 19:06:12 :  Invalid Param: DDR3_CL ==> 6
MIG: 19:06:12 :  Invalid Param: DDR3_CWL ==> 5
MIG: 19:06:12 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 19:06:12 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 19:06:12 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 19:06:12 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 19:06:12 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 19:06:12 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 19:06:12 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 19:06:12 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 19:06:12 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 19:06:12 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 19:06:12 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 19:06:12 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 19:06:12 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 19:06:12 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 19:06:12 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 19:06:12 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 19:06:12 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:06:12 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 19:06:12 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 19:06:12 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 19:06:12 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 19:06:12 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 19:06:12 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 19:06:12 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 19:06:12 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 19:06:12 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 19:06:12 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 19:06:12 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 19:06:12 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 19:06:12 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 19:06:12 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:06:12 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 19:06:12 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:06:12 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 19:06:12 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 19:06:12 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:06:12 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:06:12 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 19:06:12 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 19:06:12 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 19:06:12 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 19:06:12 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 19:06:12 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 19:06:12 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 19:06:12 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 19:06:12 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 19:06:12 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 19:06:12 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 19:06:12 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 19:06:12 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:06:12 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 19:06:12 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 19:06:12 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 19:06:12 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 19:06:12 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 19:06:12 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 19:06:12 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 19:06:12 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 19:06:12 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 19:06:12 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 19:06:12 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 19:06:12 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 19:06:12 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 19:06:12 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 19:06:12 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 19:06:12 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:06:12 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:06:12 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:06:12 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:06:12 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:06:12 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:06:12 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:06:12 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:06:12 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:06:12 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:06:12 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 19:06:12 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:06:12 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:06:12 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:06:12 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:06:12 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:06:12 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 19:06:12 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 19:06:12 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 19:06:12 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 19:06:12 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 19:06:12 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 19:06:12 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:06:12 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 19:06:12 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 19:06:12 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 19:06:12 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 19:06:12 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 19:06:12 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 19:06:12 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 19:06:12 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 19:06:12 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 19:06:12 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 19:06:12 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 19:06:12 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 19:06:12 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 19:06:12 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:06:12 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 19:06:12 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 19:06:12 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 19:06:12 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 19:06:12 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 19:06:12 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:06:12 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 19:06:12 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 19:06:12 : 1
MIG: 19:06:12 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 19:06:12 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 19:06:12 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:06:12 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:06:12 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:06:12 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:06:12 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:06:12 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:06:12 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:06:12 : 
MIG: 19:06:12 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 19:06:12 : 
MIG: 19:06:12 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:06:12 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 19:06:12 : 
MIG: 19:06:12 : 
MIG: 19:06:12 : 
MIG: 19:06:12 : Same Interface
MIG: 19:12:07 : xml_input_file: board.prj
MIG: 19:12:07 : Absolute path of xml_input_file: board.prj
MIG: 19:12:07 : xml_input_file: board.prj
MIG: 19:12:07 : Absolute path of xml_input_file: board.prj
MIG: 19:12:07 : xml_input_file: board.prj
MIG: 19:12:07 : Absolute path of xml_input_file: board.prj
MIG: 19:12:07 : xml_input_file: ../../../../dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:12:07 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:12:07 : xml_input_file: ../../../../dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:12:07 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:12:07 : In updateAllModelParams
MIG: 19:12:07 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 19:12:07 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 19:12:07 : ################# RUNNING MIG BATCH ###################
MIG: 19:12:07 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 19:12:07 : synp_flow:  -- synthesis_mode: Other
MIG: 19:12:07 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 19:12:07 : vivado_mode: xpg_bd
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 1
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 : isPortInterface: 0
MIG: 19:12:07 :  locked false  
MIG: 19:12:07 : HDL Language: Verilog
MIG: 19:12:07 : compInfo: true
MIG: 19:12:07 : Vivado Options xc7vx485t ffg1761 -2
MIG: 19:12:07 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 19:12:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 19:12:07 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 19:12:07 : I am in catch area
MIG: 19:12:07 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 19:12:17 : xml_input_file: board.prj
MIG: 19:12:17 : Absolute path of xml_input_file: board.prj
MIG: 19:12:17 : xml_input_file: board.prj
MIG: 19:12:17 : Absolute path of xml_input_file: board.prj
MIG: 19:17:09 : xml_input_file: board.prj
MIG: 19:17:09 : Absolute path of xml_input_file: board.prj
MIG: 19:17:09 : xml_input_file: board.prj
MIG: 19:17:09 : Absolute path of xml_input_file: board.prj
MIG: 19:17:09 : xml_input_file: board.prj
MIG: 19:17:09 : Absolute path of xml_input_file: board.prj
MIG: 19:17:09 : xml_input_file: ../../../../dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:17:09 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:17:09 : xml_input_file: ../../../../dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:17:09 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:17:09 : In updateAllModelParams
MIG: 19:17:09 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 19:17:09 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 19:17:09 : ################# RUNNING MIG BATCH ###################
MIG: 19:17:09 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 19:17:09 : synp_flow:  -- synthesis_mode: Other
MIG: 19:17:09 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 19:17:09 : vivado_mode: xpg_bd
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 1
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 : isPortInterface: 0
MIG: 19:17:09 :  locked false  
MIG: 19:17:09 : HDL Language: Verilog
MIG: 19:17:09 : compInfo: true
MIG: 19:17:09 : Vivado Options xc7vx485t ffg1761 -2
MIG: 19:17:09 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 19:17:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 19:17:09 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 19:17:09 : I am in catch area
MIG: 19:17:09 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 19:17:19 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:17:19 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 19:17:19 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 19:17:19 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 19:17:19 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 19:17:19 : XGUI hdlLanguage: Verilog
MIG: 19:17:19 : xgui vivado_mode: xpg_bd
MIG: 19:17:19 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:17:19 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 19:17:20 : 
MIG: 19:17:20 : Inside fn mem: DDR3
MIG: 19:17:20 : QDRII+ Inside fn ui: 100000000
MIG: 19:17:20 : cntrl:  memtype: DDR3
MIG: 19:17:20 : 
MIG: 19:17:20 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 19:17:20 : 
MIG: 19:17:20 : 
MIG: 19:17:20 : 
MIG: 19:17:20 : 
MIG: 19:17:20 :  polarity_value: 0
MIG: 19:17:20 : 
MIG: 19:17:20 : 
MIG: 19:17:20 : cntrl:  memtype: DDR3
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 19:17:20 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 19:17:20 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:17:20 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 19:17:20 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 19:17:20 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: ECC ==> OFF
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 19:17:20 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:17:20 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:17:20 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 19:17:20 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 19:17:20 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 19:17:20 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 19:17:20 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 19:17:20 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 19:17:20 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 19:17:20 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 19:17:20 :  Invalid Param: DDR3_AL ==> "0"
MIG: 19:17:20 :  Invalid Param: DDR3_nAL ==> 0
MIG: 19:17:20 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 19:17:20 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 19:17:20 :  Invalid Param: DDR3_CL ==> 6
MIG: 19:17:20 :  Invalid Param: DDR3_CWL ==> 5
MIG: 19:17:20 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 19:17:20 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 19:17:20 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 19:17:20 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 19:17:20 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 19:17:20 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 19:17:20 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 19:17:20 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 19:17:20 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 19:17:20 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 19:17:20 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 19:17:20 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 19:17:20 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 19:17:20 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 19:17:20 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 19:17:20 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 19:17:20 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:17:20 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 19:17:20 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 19:17:20 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 19:17:20 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 19:17:20 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 19:17:20 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 19:17:20 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 19:17:20 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 19:17:20 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 19:17:20 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 19:17:20 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 19:17:20 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 19:17:20 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 19:17:20 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:17:20 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 19:17:20 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:17:20 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 19:17:20 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 19:17:20 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:17:20 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:17:20 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 19:17:20 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 19:17:20 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 19:17:20 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 19:17:20 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 19:17:20 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 19:17:20 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 19:17:20 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 19:17:20 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 19:17:20 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 19:17:20 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 19:17:20 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 19:17:20 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:17:20 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 19:17:20 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 19:17:20 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 19:17:20 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 19:17:20 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 19:17:20 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 19:17:20 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 19:17:20 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 19:17:20 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 19:17:20 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 19:17:20 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 19:17:20 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 19:17:20 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 19:17:20 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 19:17:20 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 19:17:20 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:17:20 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:17:20 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:17:20 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:17:20 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:17:20 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:17:20 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:17:20 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:17:20 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:17:20 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:17:20 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 19:17:20 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:17:20 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:17:20 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:17:20 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:17:20 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:17:20 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 19:17:20 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 19:17:20 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 19:17:20 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 19:17:20 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 19:17:20 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 19:17:20 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:17:20 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 19:17:20 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 19:17:20 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 19:17:20 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 19:17:20 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 19:17:20 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 19:17:20 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 19:17:20 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 19:17:20 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 19:17:20 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 19:17:20 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 19:17:20 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 19:17:20 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 19:17:20 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:17:20 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 19:17:20 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 19:17:20 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 19:17:20 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 19:17:20 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 19:17:20 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:17:20 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 19:17:20 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 19:17:20 : 1
MIG: 19:17:20 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 19:17:20 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 19:17:20 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:17:20 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:17:20 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:17:20 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:17:20 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:17:20 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:17:20 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:17:20 : 
MIG: 19:17:20 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 19:17:20 : 
MIG: 19:17:20 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:17:20 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 19:17:20 : 
MIG: 19:17:20 : 
MIG: 19:17:20 : 
MIG: 19:17:20 : Same Interface
MIG: 19:18:37 : xml_input_file: board.prj
MIG: 19:18:37 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:18:37 : In updateAllModelParams
MIG: 19:18:37 : XGUI hdlLanguage: Verilog
MIG: 19:18:37 : xgui vivado_mode: xpg_bd
MIG: 19:18:37 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:18:37 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 19:18:38 : 
MIG: 19:18:38 : Inside fn mem: DDR3
MIG: 19:18:38 : QDRII+ Inside fn ui: 100000000
MIG: 19:18:38 : cntrl:  memtype: DDR3
MIG: 19:18:38 : 
MIG: 19:18:38 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 19:18:38 : 
MIG: 19:18:38 : 
MIG: 19:18:38 : 
MIG: 19:18:38 : 
MIG: 19:18:38 :  polarity_value: 0
MIG: 19:18:38 : 
MIG: 19:18:38 : 
MIG: 19:18:38 : cntrl:  memtype: DDR3
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 19:18:38 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 19:18:38 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:18:38 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 19:18:38 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 19:18:38 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: ECC ==> OFF
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 19:18:38 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:18:38 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:18:38 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 19:18:38 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 19:18:38 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 19:18:38 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 19:18:38 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 19:18:38 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 19:18:38 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 19:18:38 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 19:18:38 :  Invalid Param: DDR3_AL ==> "0"
MIG: 19:18:38 :  Invalid Param: DDR3_nAL ==> 0
MIG: 19:18:38 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 19:18:38 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 19:18:38 :  Invalid Param: DDR3_CL ==> 6
MIG: 19:18:38 :  Invalid Param: DDR3_CWL ==> 5
MIG: 19:18:38 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 19:18:38 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 19:18:38 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 19:18:38 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 19:18:38 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 19:18:38 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 19:18:38 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 19:18:38 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 19:18:38 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 19:18:38 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 19:18:38 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 19:18:38 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 19:18:38 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 19:18:38 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 19:18:38 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 19:18:38 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 19:18:38 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:18:38 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 19:18:38 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 19:18:38 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 19:18:38 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 19:18:38 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 19:18:38 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 19:18:38 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 19:18:38 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 19:18:38 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 19:18:38 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 19:18:38 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 19:18:38 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 19:18:38 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 19:18:38 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:18:38 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 19:18:38 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:18:38 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 19:18:38 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 19:18:38 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:18:38 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:18:38 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 19:18:38 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 19:18:38 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 19:18:38 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 19:18:38 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 19:18:38 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 19:18:38 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 19:18:38 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 19:18:38 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 19:18:38 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 19:18:38 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 19:18:38 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 19:18:38 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:18:38 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 19:18:38 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 19:18:38 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 19:18:38 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 19:18:38 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 19:18:38 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 19:18:38 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 19:18:38 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 19:18:38 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 19:18:38 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 19:18:38 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 19:18:38 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 19:18:38 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 19:18:38 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 19:18:38 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 19:18:38 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:38 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:38 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:38 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:38 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:38 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:38 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:38 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:38 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:38 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:38 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 19:18:38 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:18:38 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:18:38 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:18:38 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:18:38 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:18:38 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 19:18:38 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 19:18:38 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 19:18:38 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 19:18:38 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 19:18:38 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 19:18:38 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:18:38 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 19:18:38 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 19:18:38 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 19:18:38 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 19:18:38 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 19:18:38 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 19:18:38 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 19:18:38 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 19:18:38 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 19:18:38 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 19:18:38 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 19:18:38 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 19:18:38 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 19:18:38 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:18:38 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 19:18:38 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 19:18:38 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 19:18:38 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 19:18:38 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 19:18:38 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:18:38 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 19:18:38 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 19:18:38 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 19:18:38 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:18:38 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:18:38 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:18:38 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:18:38 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:18:38 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:18:38 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:18:38 : 
MIG: 19:18:38 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 19:18:38 : 
MIG: 19:18:38 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:18:38 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 19:18:38 : 
MIG: 19:18:38 : 
MIG: 19:18:38 : 
MIG: 19:18:38 : Same Interface
MIG: 19:18:38 : xml_input_file: board.prj
MIG: 19:18:38 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:18:42 : xml_input_file: board.prj
MIG: 19:18:42 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:18:42 : In updateAllModelParams
MIG: 19:18:42 : XGUI hdlLanguage: Verilog
MIG: 19:18:42 : xgui vivado_mode: xpg_bd
MIG: 19:18:42 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:18:42 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 19:18:43 : 
MIG: 19:18:43 : Inside fn mem: DDR3
MIG: 19:18:43 : QDRII+ Inside fn ui: 100000000
MIG: 19:18:43 : cntrl:  memtype: DDR3
MIG: 19:18:43 : 
MIG: 19:18:43 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 19:18:43 : 
MIG: 19:18:43 : 
MIG: 19:18:43 : 
MIG: 19:18:43 : 
MIG: 19:18:43 :  polarity_value: 0
MIG: 19:18:43 : 
MIG: 19:18:43 : 
MIG: 19:18:43 : cntrl:  memtype: DDR3
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 19:18:43 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 19:18:43 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:18:43 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 19:18:43 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 19:18:43 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: ECC ==> OFF
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 19:18:43 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:18:43 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:18:43 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 19:18:43 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 19:18:43 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 19:18:43 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 19:18:43 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 19:18:43 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 19:18:43 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 19:18:43 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 19:18:43 :  Invalid Param: DDR3_AL ==> "0"
MIG: 19:18:43 :  Invalid Param: DDR3_nAL ==> 0
MIG: 19:18:43 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 19:18:43 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 19:18:43 :  Invalid Param: DDR3_CL ==> 6
MIG: 19:18:43 :  Invalid Param: DDR3_CWL ==> 5
MIG: 19:18:43 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 19:18:43 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 19:18:43 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 19:18:43 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 19:18:43 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 19:18:43 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 19:18:43 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 19:18:43 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 19:18:43 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 19:18:43 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 19:18:43 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 19:18:43 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 19:18:43 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 19:18:43 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 19:18:43 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 19:18:43 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 19:18:43 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:18:43 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 19:18:43 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 19:18:43 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 19:18:43 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 19:18:43 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 19:18:43 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 19:18:43 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 19:18:43 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 19:18:43 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 19:18:43 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 19:18:43 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 19:18:43 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 19:18:43 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 19:18:43 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:18:43 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 19:18:43 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:18:43 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 19:18:43 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 19:18:43 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:18:43 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:18:43 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 19:18:43 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 19:18:43 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 19:18:43 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 19:18:43 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 19:18:43 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 19:18:43 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 19:18:43 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 19:18:43 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 19:18:43 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 19:18:43 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 19:18:43 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 19:18:43 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:18:43 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 19:18:43 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 19:18:43 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 19:18:43 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 19:18:43 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 19:18:43 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 19:18:43 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 19:18:43 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 19:18:43 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 19:18:43 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 19:18:43 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 19:18:43 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 19:18:43 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 19:18:43 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 19:18:43 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 19:18:43 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:43 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:43 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:43 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:43 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:43 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:43 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:43 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:43 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:43 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:43 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 19:18:43 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:18:43 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:18:43 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:18:43 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:18:43 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:18:43 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 19:18:43 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 19:18:43 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 19:18:43 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 19:18:43 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 19:18:43 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 19:18:43 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:18:43 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 19:18:43 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 19:18:43 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 19:18:43 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 19:18:43 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 19:18:43 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 19:18:43 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 19:18:43 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 19:18:43 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 19:18:43 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 19:18:43 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 19:18:43 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 19:18:43 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 19:18:43 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:18:43 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 19:18:43 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 19:18:43 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 19:18:43 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 19:18:43 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 19:18:43 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:18:43 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 19:18:43 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 19:18:43 : 7
MIG: 19:18:43 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 19:18:43 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 19:18:43 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:18:43 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:18:43 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:18:43 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:18:43 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:18:43 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:18:43 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:18:43 : 
MIG: 19:18:43 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 19:18:43 : 
MIG: 19:18:43 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:18:43 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 19:18:43 : 
MIG: 19:18:43 : 
MIG: 19:18:43 : 
MIG: 19:18:43 : Same Interface
MIG: 19:18:44 : xml_input_file: board.prj
MIG: 19:18:44 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:18:49 : xml_input_file: board.prj
MIG: 19:18:49 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:18:49 : In updateAllModelParams
MIG: 19:18:49 : XGUI hdlLanguage: Verilog
MIG: 19:18:49 : xgui vivado_mode: xpg_bd
MIG: 19:18:49 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:18:49 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 19:18:50 : 
MIG: 19:18:50 : Inside fn mem: DDR3
MIG: 19:18:50 : QDRII+ Inside fn ui: 100000000
MIG: 19:18:50 : cntrl:  memtype: DDR3
MIG: 19:18:50 : 
MIG: 19:18:50 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 19:18:50 : 
MIG: 19:18:50 : 
MIG: 19:18:50 : 
MIG: 19:18:50 : 
MIG: 19:18:50 :  polarity_value: 0
MIG: 19:18:50 : 
MIG: 19:18:50 : 
MIG: 19:18:50 : cntrl:  memtype: DDR3
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 19:18:50 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 19:18:50 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:18:50 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 19:18:50 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 19:18:50 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: ECC ==> OFF
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 19:18:50 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:18:50 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:18:50 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 19:18:50 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 19:18:50 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 19:18:50 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 19:18:50 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 19:18:50 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 19:18:50 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 19:18:50 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 19:18:50 :  Invalid Param: DDR3_AL ==> "0"
MIG: 19:18:50 :  Invalid Param: DDR3_nAL ==> 0
MIG: 19:18:50 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 19:18:50 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 19:18:50 :  Invalid Param: DDR3_CL ==> 6
MIG: 19:18:50 :  Invalid Param: DDR3_CWL ==> 5
MIG: 19:18:50 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 19:18:50 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 19:18:50 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 19:18:50 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 19:18:50 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 19:18:50 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 19:18:50 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 19:18:50 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 19:18:50 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 19:18:50 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 19:18:50 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 19:18:50 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 19:18:50 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 19:18:50 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 19:18:50 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 19:18:50 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 19:18:50 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:18:50 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 19:18:50 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 19:18:50 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 19:18:50 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 19:18:50 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 19:18:50 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 19:18:50 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 19:18:50 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 19:18:50 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 19:18:50 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 19:18:50 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 19:18:50 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 19:18:50 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 19:18:50 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:18:50 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 19:18:50 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:18:50 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 19:18:50 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 19:18:50 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:18:50 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:18:50 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 19:18:50 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 19:18:50 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 19:18:50 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 19:18:50 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 19:18:50 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 19:18:50 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 19:18:50 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 19:18:50 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 19:18:50 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 19:18:50 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 19:18:50 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 19:18:50 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:18:50 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 19:18:50 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 19:18:50 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 19:18:50 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 19:18:50 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 19:18:50 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 19:18:50 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 19:18:50 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 19:18:50 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 19:18:50 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 19:18:50 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 19:18:50 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 19:18:50 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 19:18:50 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 19:18:50 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 19:18:50 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:50 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:50 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:50 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:50 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:50 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:50 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:50 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:50 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:50 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:18:50 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 19:18:50 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:18:50 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:18:50 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:18:50 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:18:50 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:18:50 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 19:18:50 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 19:18:50 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 19:18:50 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 19:18:50 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 19:18:50 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 19:18:50 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:18:50 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 19:18:50 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 19:18:50 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 19:18:50 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 19:18:50 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 19:18:50 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 19:18:50 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 19:18:50 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 19:18:50 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 19:18:50 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 19:18:50 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 19:18:50 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 19:18:50 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 19:18:50 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:18:50 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 19:18:50 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 19:18:50 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 19:18:50 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 19:18:50 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 19:18:50 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:18:50 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 19:18:50 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 19:18:50 : 3
MIG: 19:18:50 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 19:18:50 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 19:18:50 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:18:50 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:18:50 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:18:50 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:18:50 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:18:50 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:18:50 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:18:50 : 
MIG: 19:18:50 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 19:18:50 : 
MIG: 19:18:50 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:18:50 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 19:18:50 : 
MIG: 19:18:50 : 
MIG: 19:18:50 : 
MIG: 19:18:50 : Same Interface
MIG: 19:18:50 : xml_input_file: board.prj
MIG: 19:18:50 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:23:24 : xml_input_file: board.prj
MIG: 19:23:24 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:23:24 : In updateAllModelParams
MIG: 19:23:24 : XGUI hdlLanguage: Verilog
MIG: 19:23:24 : xgui vivado_mode: xpg_bd
MIG: 19:23:24 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:23:24 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 19:23:25 : 
MIG: 19:23:25 : Inside fn mem: DDR3
MIG: 19:23:25 : QDRII+ Inside fn ui: 100000000
MIG: 19:23:25 : cntrl:  memtype: DDR3
MIG: 19:23:25 : 
MIG: 19:23:25 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 19:23:25 : 
MIG: 19:23:25 : 
MIG: 19:23:25 : 
MIG: 19:23:25 : 
MIG: 19:23:25 :  polarity_value: 0
MIG: 19:23:25 : 
MIG: 19:23:25 : 
MIG: 19:23:25 : cntrl:  memtype: DDR3
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 19:23:25 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 19:23:25 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:23:25 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 19:23:25 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 19:23:25 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: ECC ==> OFF
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 19:23:25 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:23:25 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:23:25 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 19:23:25 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 19:23:25 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 19:23:25 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 19:23:25 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 19:23:25 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 19:23:25 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 19:23:25 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 19:23:25 :  Invalid Param: DDR3_AL ==> "0"
MIG: 19:23:25 :  Invalid Param: DDR3_nAL ==> 0
MIG: 19:23:25 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 19:23:25 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 19:23:25 :  Invalid Param: DDR3_CL ==> 6
MIG: 19:23:25 :  Invalid Param: DDR3_CWL ==> 5
MIG: 19:23:25 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 19:23:25 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 19:23:25 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 19:23:25 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 19:23:25 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 19:23:25 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 19:23:25 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 19:23:25 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 19:23:25 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 19:23:25 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 19:23:25 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 19:23:25 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 19:23:25 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 19:23:25 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 19:23:25 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 19:23:25 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 19:23:25 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:23:25 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 19:23:25 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 19:23:25 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 19:23:25 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 19:23:25 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 19:23:25 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 19:23:25 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 19:23:25 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 19:23:25 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 19:23:25 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 19:23:25 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 19:23:25 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 19:23:25 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 19:23:25 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:23:25 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 19:23:25 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:23:25 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 19:23:25 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 19:23:25 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:23:25 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:23:25 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 19:23:25 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 19:23:25 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 19:23:25 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 19:23:25 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 19:23:25 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 19:23:25 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 19:23:25 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 19:23:25 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 19:23:25 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 19:23:25 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 19:23:25 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 19:23:25 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:23:25 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 19:23:25 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 19:23:25 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 19:23:25 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 19:23:25 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 19:23:25 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 19:23:25 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 19:23:25 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 19:23:25 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 19:23:25 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 19:23:25 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 19:23:25 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 19:23:25 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 19:23:25 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 19:23:25 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 19:23:25 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:23:25 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:23:25 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:23:25 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:23:25 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:23:25 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:23:25 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:23:25 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:23:25 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:23:25 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:23:25 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 19:23:25 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:23:25 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:23:25 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:23:25 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:23:25 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:23:25 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 19:23:25 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 19:23:25 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 19:23:25 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 19:23:25 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 19:23:25 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 19:23:25 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:23:25 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 19:23:25 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 19:23:25 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 19:23:25 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 19:23:25 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 19:23:25 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 19:23:25 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 19:23:25 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 19:23:25 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 19:23:25 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 19:23:25 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 19:23:25 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 19:23:25 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 19:23:25 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:23:25 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 19:23:25 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 19:23:25 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 19:23:25 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 19:23:25 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 19:23:25 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:23:25 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 19:23:25 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 19:23:25 : 7
MIG: 19:23:25 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 19:23:25 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 19:23:25 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:23:25 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:23:25 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:23:25 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:23:25 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:23:25 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:23:25 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:23:25 : 
MIG: 19:23:25 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 19:23:25 : 
MIG: 19:23:25 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:23:25 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 19:23:25 : 
MIG: 19:23:25 : 
MIG: 19:23:25 : 
MIG: 19:23:25 : Same Interface
MIG: 19:23:25 : xml_input_file: board.prj
MIG: 19:23:25 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:23:30 : xml_input_file: board.prj
MIG: 19:23:30 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:23:30 : In updateAllModelParams
MIG: 19:23:30 : XGUI hdlLanguage: Verilog
MIG: 19:23:30 : xgui vivado_mode: xpg_bd
MIG: 19:23:30 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:23:30 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 19:23:31 : 
MIG: 19:23:31 : Inside fn mem: DDR3
MIG: 19:23:31 : QDRII+ Inside fn ui: 100000000
MIG: 19:23:31 : cntrl:  memtype: DDR3
MIG: 19:23:31 : 
MIG: 19:23:31 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 19:23:31 : 
MIG: 19:23:31 : 
MIG: 19:23:31 : 
MIG: 19:23:31 : 
MIG: 19:23:31 :  polarity_value: 0
MIG: 19:23:31 : 
MIG: 19:23:31 : 
MIG: 19:23:31 : cntrl:  memtype: DDR3
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 19:23:31 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 19:23:31 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:23:31 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 19:23:31 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 19:23:31 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: ECC ==> OFF
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 19:23:31 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:23:31 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:23:31 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 19:23:31 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 19:23:31 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 19:23:31 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 19:23:31 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 19:23:31 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 19:23:31 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 19:23:31 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 19:23:31 :  Invalid Param: DDR3_AL ==> "0"
MIG: 19:23:31 :  Invalid Param: DDR3_nAL ==> 0
MIG: 19:23:31 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 19:23:31 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 19:23:31 :  Invalid Param: DDR3_CL ==> 6
MIG: 19:23:31 :  Invalid Param: DDR3_CWL ==> 5
MIG: 19:23:31 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 19:23:31 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 19:23:31 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 19:23:31 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 19:23:31 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 19:23:31 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 19:23:31 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 19:23:31 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 19:23:31 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 19:23:31 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 19:23:31 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 19:23:31 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 19:23:31 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 19:23:31 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 19:23:31 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 19:23:31 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 19:23:31 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:23:31 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 19:23:31 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 19:23:31 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 19:23:31 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 19:23:31 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 19:23:31 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 19:23:31 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 19:23:31 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 19:23:31 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 19:23:31 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 19:23:31 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 19:23:31 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 19:23:31 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 19:23:31 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:23:31 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 19:23:31 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:23:31 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 19:23:31 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 19:23:31 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:23:31 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:23:31 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 19:23:31 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 19:23:31 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 19:23:31 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 19:23:31 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 19:23:31 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 19:23:31 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 19:23:31 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 19:23:31 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 19:23:31 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 19:23:31 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 19:23:31 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 19:23:31 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:23:31 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 19:23:31 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 19:23:31 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 19:23:31 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 19:23:31 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 19:23:31 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 19:23:31 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 19:23:31 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 19:23:31 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 19:23:31 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 19:23:31 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 19:23:31 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 19:23:31 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 19:23:31 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 19:23:31 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 19:23:31 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:23:31 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:23:31 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:23:31 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:23:31 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:23:31 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:23:31 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:23:31 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:23:31 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:23:31 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:23:31 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 19:23:31 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:23:31 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:23:31 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:23:31 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:23:31 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:23:31 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 19:23:31 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 19:23:31 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 19:23:31 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 19:23:31 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 19:23:31 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 19:23:31 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:23:31 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 19:23:31 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 19:23:31 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 19:23:31 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 19:23:31 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 19:23:31 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 19:23:31 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 19:23:31 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 19:23:31 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 19:23:31 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 19:23:31 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 19:23:31 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 19:23:31 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 19:23:31 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:23:31 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 19:23:31 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 19:23:31 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 19:23:31 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 19:23:31 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 19:23:31 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:23:31 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 19:23:31 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 19:23:31 : 3
MIG: 19:23:31 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 19:23:31 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 19:23:31 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:23:31 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:23:31 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:23:31 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:23:31 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:23:31 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:23:31 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:23:31 : 
MIG: 19:23:31 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 19:23:31 : 
MIG: 19:23:31 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:23:31 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 19:23:31 : 
MIG: 19:23:31 : 
MIG: 19:23:31 : 
MIG: 19:23:31 : Same Interface
MIG: 19:23:32 : xml_input_file: board.prj
MIG: 19:23:32 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:26:56 : xml_input_file: board.prj
MIG: 19:26:56 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:26:56 : In updateAllModelParams
MIG: 19:26:56 : XGUI hdlLanguage: Verilog
MIG: 19:26:56 : xgui vivado_mode: xpg_bd
MIG: 19:26:56 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:26:56 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 19:26:57 : 
MIG: 19:26:57 : Inside fn mem: DDR3
MIG: 19:26:57 : QDRII+ Inside fn ui: 100000000
MIG: 19:26:57 : cntrl:  memtype: DDR3
MIG: 19:26:57 : 
MIG: 19:26:57 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 19:26:57 : 
MIG: 19:26:57 : 
MIG: 19:26:57 : 
MIG: 19:26:57 : 
MIG: 19:26:57 :  polarity_value: 0
MIG: 19:26:57 : 
MIG: 19:26:57 : 
MIG: 19:26:57 : cntrl:  memtype: DDR3
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 19:26:57 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 19:26:57 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:26:57 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 19:26:57 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 19:26:57 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: ECC ==> OFF
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 19:26:57 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:26:57 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:26:57 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 19:26:57 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 19:26:57 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 19:26:57 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 19:26:57 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 19:26:57 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 19:26:57 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 19:26:57 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 19:26:57 :  Invalid Param: DDR3_AL ==> "0"
MIG: 19:26:57 :  Invalid Param: DDR3_nAL ==> 0
MIG: 19:26:57 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 19:26:57 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 19:26:57 :  Invalid Param: DDR3_CL ==> 6
MIG: 19:26:57 :  Invalid Param: DDR3_CWL ==> 5
MIG: 19:26:57 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 19:26:57 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 19:26:57 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 19:26:57 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 19:26:57 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 19:26:57 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 19:26:57 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 19:26:57 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 19:26:57 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 19:26:57 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 19:26:57 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 19:26:57 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 19:26:57 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 19:26:57 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 19:26:57 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 19:26:57 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 19:26:57 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:26:57 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 19:26:57 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 19:26:57 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 19:26:57 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 19:26:57 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 19:26:57 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 19:26:57 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 19:26:57 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 19:26:57 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 19:26:57 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 19:26:57 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 19:26:57 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 19:26:57 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 19:26:57 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:26:57 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 19:26:57 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:26:57 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 19:26:57 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 19:26:57 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:26:57 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:26:57 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 19:26:57 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 19:26:57 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 19:26:57 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 19:26:57 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 19:26:57 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 19:26:57 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 19:26:57 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 19:26:57 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 19:26:57 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 19:26:57 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 19:26:57 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 19:26:57 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:26:57 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 19:26:57 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 19:26:57 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 19:26:57 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 19:26:57 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 19:26:57 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 19:26:57 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 19:26:57 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 19:26:57 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 19:26:57 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 19:26:57 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 19:26:57 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 19:26:57 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 19:26:57 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 19:26:57 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 19:26:57 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:26:57 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:26:57 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:26:57 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:26:57 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:26:57 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:26:57 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:26:57 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:26:57 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:26:57 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:26:57 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 19:26:57 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:26:57 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:26:57 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:26:57 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:26:57 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:26:57 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 19:26:57 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 19:26:57 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 19:26:57 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 19:26:57 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 19:26:57 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 19:26:57 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:26:57 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 19:26:57 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 19:26:57 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 19:26:57 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 19:26:57 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 19:26:57 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 19:26:57 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 19:26:57 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 19:26:57 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 19:26:57 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 19:26:57 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 19:26:57 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 19:26:57 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 19:26:57 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:26:57 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 19:26:57 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 19:26:57 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 19:26:57 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 19:26:57 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 19:26:57 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:26:57 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 19:26:57 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 19:26:57 : 7
MIG: 19:26:57 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 19:26:57 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 19:26:57 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:26:57 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:26:57 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:26:57 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:26:57 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:26:57 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:26:57 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:26:57 : 
MIG: 19:26:57 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 19:26:57 : 
MIG: 19:26:57 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:26:57 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 19:26:57 : 
MIG: 19:26:57 : 
MIG: 19:26:57 : 
MIG: 19:26:57 : Same Interface
MIG: 19:26:58 : xml_input_file: board.prj
MIG: 19:26:58 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:27:02 : xml_input_file: board.prj
MIG: 19:27:02 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:27:03 : In updateAllModelParams
MIG: 19:27:03 : XGUI hdlLanguage: Verilog
MIG: 19:27:03 : xgui vivado_mode: xpg_bd
MIG: 19:27:03 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:27:03 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 19:27:04 : 
MIG: 19:27:04 : Inside fn mem: DDR3
MIG: 19:27:04 : QDRII+ Inside fn ui: 100000000
MIG: 19:27:04 : cntrl:  memtype: DDR3
MIG: 19:27:04 : 
MIG: 19:27:04 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 19:27:04 : 
MIG: 19:27:04 : 
MIG: 19:27:04 : 
MIG: 19:27:04 : 
MIG: 19:27:04 :  polarity_value: 0
MIG: 19:27:04 : 
MIG: 19:27:04 : 
MIG: 19:27:04 : cntrl:  memtype: DDR3
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 19:27:04 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 19:27:04 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:27:04 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 19:27:04 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 19:27:04 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: ECC ==> OFF
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 19:27:04 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:27:04 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:27:04 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 19:27:04 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 19:27:04 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 19:27:04 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 19:27:04 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 19:27:04 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 19:27:04 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 19:27:04 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 19:27:04 :  Invalid Param: DDR3_AL ==> "0"
MIG: 19:27:04 :  Invalid Param: DDR3_nAL ==> 0
MIG: 19:27:04 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 19:27:04 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 19:27:04 :  Invalid Param: DDR3_CL ==> 6
MIG: 19:27:04 :  Invalid Param: DDR3_CWL ==> 5
MIG: 19:27:04 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 19:27:04 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 19:27:04 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 19:27:04 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 19:27:04 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 19:27:04 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 19:27:04 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 19:27:04 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 19:27:04 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 19:27:04 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 19:27:04 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 19:27:04 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 19:27:04 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 19:27:04 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 19:27:04 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 19:27:04 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 19:27:04 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:27:04 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 19:27:04 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 19:27:04 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 19:27:04 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 19:27:04 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 19:27:04 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 19:27:04 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 19:27:04 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 19:27:04 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 19:27:04 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 19:27:04 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 19:27:04 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 19:27:04 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 19:27:04 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:27:04 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 19:27:04 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:27:04 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 19:27:04 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 19:27:04 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:27:04 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:27:04 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 19:27:04 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 19:27:04 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 19:27:04 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 19:27:04 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 19:27:04 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 19:27:04 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 19:27:04 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 19:27:04 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 19:27:04 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 19:27:04 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 19:27:04 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 19:27:04 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:27:04 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 19:27:04 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 19:27:04 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 19:27:04 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 19:27:04 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 19:27:04 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 19:27:04 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 19:27:04 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 19:27:04 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 19:27:04 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 19:27:04 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 19:27:04 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 19:27:04 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 19:27:04 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 19:27:04 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 19:27:04 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:27:04 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:27:04 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:27:04 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:27:04 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:27:04 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:27:04 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:27:04 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:27:04 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:27:04 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:27:04 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 19:27:04 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:27:04 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:27:04 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:27:04 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:27:04 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:27:04 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 19:27:04 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 19:27:04 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 19:27:04 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 19:27:04 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 19:27:04 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 19:27:04 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:27:04 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 19:27:04 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 19:27:04 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 19:27:04 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 19:27:04 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 19:27:04 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 19:27:04 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 19:27:04 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 19:27:04 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 19:27:04 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 19:27:04 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 19:27:04 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 19:27:04 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 19:27:04 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:27:04 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 19:27:04 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 19:27:04 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 19:27:04 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 19:27:04 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 19:27:04 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:27:04 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 19:27:04 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 19:27:04 : 3
MIG: 19:27:04 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 19:27:04 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 19:27:04 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:27:04 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:27:04 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:27:04 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:27:04 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:27:04 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:27:04 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:27:04 : 
MIG: 19:27:04 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 19:27:04 : 
MIG: 19:27:04 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:27:04 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 19:27:04 : 
MIG: 19:27:04 : 
MIG: 19:27:04 : 
MIG: 19:27:04 : Same Interface
MIG: 19:27:04 : xml_input_file: board.prj
MIG: 19:27:04 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:27:59 : xml_input_file: board.prj
MIG: 19:27:59 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:27:59 : In updateAllModelParams
MIG: 19:27:59 : XGUI hdlLanguage: Verilog
MIG: 19:27:59 : xgui vivado_mode: xpg_bd
MIG: 19:27:59 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:27:59 : Unreadable /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 19:28:00 : xml_input_file: board.prj
MIG: 19:28:00 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:28:04 : xml_input_file: board.prj
MIG: 19:28:04 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:28:04 : In updateAllModelParams
MIG: 19:28:04 : XGUI hdlLanguage: Verilog
MIG: 19:28:04 : xgui vivado_mode: xpg_bd
MIG: 19:28:04 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:28:04 : Unreadable /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 19:28:04 : xml_input_file: board.prj
MIG: 19:28:04 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:28:07 : ################# RUNNING MIG BATCH ###################
MIG: 19:28:07 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 19:28:07 : synp_flow:  -- synthesis_mode: Other
MIG: 19:28:07 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 19:28:07 : vivado_mode: xpg_bd
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 1
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 : isPortInterface: 0
MIG: 19:28:07 :  locked false  
MIG: 19:28:07 : HDL Language: Verilog
MIG: 19:28:07 : compInfo: false
MIG: 19:28:07 : Vivado Options xc7vx485t ffg1761 -2
MIG: 19:28:07 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 19:28:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 19:28:07 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 19:28:07 : I am in catch area
MIG: 19:28:07 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 19:28:17 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:28:17 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 19:28:17 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 19:28:17 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 19:28:17 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 19:28:17 : Running synthesis.xit
MIG: 19:28:17 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 19:28:17 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 19:28:17 : ################# RUNNING MIG BATCH ###################
MIG: 19:28:17 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 19:28:17 : synp_flow:  -- synthesis_mode: Other
MIG: 19:28:17 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 19:28:17 : vivado_mode: xpg_bd
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 1
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 : isPortInterface: 0
MIG: 19:28:17 :  locked false  
MIG: 19:28:17 : HDL Language: Verilog
MIG: 19:28:17 : compInfo: false
MIG: 19:28:17 : Vivado Options xc7vx485t ffg1761 -2
MIG: 19:28:17 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 19:28:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 19:28:17 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 19:28:17 : I am in catch area
MIG: 19:28:17 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 19:28:27 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:28:27 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 19:28:27 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 19:28:27 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 19:28:27 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 19:28:27 : Running vlog_synth_rpr.xit
MIG: 19:28:27 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 19:28:27 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 19:28:27 : ################# RUNNING MIG BATCH ###################
MIG: 19:28:27 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 19:28:27 : synp_flow:  -- synthesis_mode: Other
MIG: 19:28:27 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 19:28:27 : vivado_mode: xpg_bd
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 1
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 : isPortInterface: 0
MIG: 19:28:27 :  locked false  
MIG: 19:28:27 : HDL Language: Verilog
MIG: 19:28:27 : compInfo: false
MIG: 19:28:27 : Vivado Options xc7vx485t ffg1761 -2
MIG: 19:28:27 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 19:28:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 19:28:27 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 19:28:27 : I am in catch area
MIG: 19:28:27 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 19:28:37 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:28:37 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 19:28:37 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 19:28:37 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 19:28:37 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 19:28:37 : Running simulation.xit
MIG: 19:28:37 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 19:28:37 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 19:28:37 : ################# RUNNING MIG BATCH ###################
MIG: 19:28:37 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 19:28:37 : synp_flow:  -- synthesis_mode: Other
MIG: 19:28:37 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 19:28:37 : vivado_mode: xpg_bd
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 1
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 : isPortInterface: 0
MIG: 19:28:37 :  locked false  
MIG: 19:28:37 : HDL Language: Verilog
MIG: 19:28:37 : compInfo: false
MIG: 19:28:37 : Vivado Options xc7vx485t ffg1761 -2
MIG: 19:28:37 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 19:28:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 19:28:37 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 19:28:37 : I am in catch area
MIG: 19:28:37 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 19:28:46 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:28:46 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 19:28:46 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 19:28:46 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 19:28:46 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 19:28:46 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:28:46 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 19:28:46 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 19:28:46 : ################# RUNNING MIG BATCH ###################
MIG: 19:28:46 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 19:28:46 : synp_flow:  -- synthesis_mode: Other
MIG: 19:28:46 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 19:28:46 : vivado_mode: xpg_bd
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:46 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 1
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 : isPortInterface: 0
MIG: 19:28:47 :  locked false  
MIG: 19:28:47 : HDL Language: Verilog
MIG: 19:28:47 : compInfo: false
MIG: 19:28:47 : Vivado Options xc7vx485t ffg1761 -2
MIG: 19:28:47 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 19:28:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 19:28:47 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 19:28:47 : I am in catch area
MIG: 19:28:47 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 19:28:56 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:28:56 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 19:28:56 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 19:28:56 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 19:28:56 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 19:28:56 : Running implementation.xit
MIG: 19:28:56 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 19:28:56 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 19:28:56 : ################# RUNNING MIG BATCH ###################
MIG: 19:28:56 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 19:28:56 : synp_flow:  -- synthesis_mode: Other
MIG: 19:28:56 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 19:28:56 : vivado_mode: xpg_bd
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 1
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 : isPortInterface: 0
MIG: 19:28:56 :  locked false  
MIG: 19:28:56 : HDL Language: Verilog
MIG: 19:28:56 : compInfo: false
MIG: 19:28:56 : Vivado Options xc7vx485t ffg1761 -2
MIG: 19:28:56 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 19:28:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 19:28:56 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 19:28:56 : I am in catch area
MIG: 19:28:56 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 19:29:06 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 19:29:06 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 19:29:06 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 19:29:06 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 19:29:06 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 16:23:05 : xml_input_file: board.prj
MIG: 16:23:05 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:23:05 : xml_input_file: board.prj
MIG: 16:23:05 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:23:05 : xml_input_file: board.prj
MIG: 16:23:05 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:23:05 : xml_input_file: board.prj
MIG: 16:23:05 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:23:05 : In updateAllModelParams
MIG: 16:23:05 : XGUI hdlLanguage: Verilog
MIG: 16:23:05 : xgui vivado_mode: xpg_bd
MIG: 16:23:05 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:23:05 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 16:23:06 : 
MIG: 16:23:06 : Inside fn mem: DDR3
MIG: 16:23:06 : QDRII+ Inside fn ui: 100000000
MIG: 16:23:06 : cntrl:  memtype: DDR3
MIG: 16:23:06 : 
MIG: 16:23:06 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:23:06 : 
MIG: 16:23:06 : 
MIG: 16:23:06 : 
MIG: 16:23:06 : 
MIG: 16:23:06 :  polarity_value: 0
MIG: 16:23:06 : 
MIG: 16:23:06 : 
MIG: 16:23:06 : cntrl:  memtype: DDR3
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:23:06 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:23:06 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:23:06 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 16:23:06 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 16:23:06 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: ECC ==> OFF
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 16:23:06 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:23:06 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:23:06 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 16:23:06 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:23:06 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:23:06 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:23:06 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:23:06 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 16:23:06 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:23:06 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 16:23:06 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:23:06 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:23:06 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:23:06 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:23:06 :  Invalid Param: DDR3_CL ==> 6
MIG: 16:23:06 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:23:06 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 16:23:06 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 16:23:06 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:23:06 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:23:06 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:23:06 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:23:06 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:23:06 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 16:23:06 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:23:06 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 16:23:06 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 16:23:06 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:23:06 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:23:06 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:23:06 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:23:06 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:23:06 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:23:06 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:23:06 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 16:23:06 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:23:06 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:23:06 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 16:23:06 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:23:06 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 16:23:06 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 16:23:06 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:23:06 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:23:06 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:23:06 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:23:06 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:23:06 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:23:06 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:23:06 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:23:06 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 16:23:06 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 16:23:06 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:23:06 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:23:06 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:23:06 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:23:06 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 16:23:06 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:23:06 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:23:06 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 16:23:06 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 16:23:06 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 16:23:06 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 16:23:06 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 16:23:06 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 16:23:06 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 16:23:06 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:23:06 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 16:23:06 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 16:23:06 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 16:23:06 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:23:06 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 16:23:06 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 16:23:06 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 16:23:06 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 16:23:06 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 16:23:06 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 16:23:06 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 16:23:06 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 16:23:06 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 16:23:06 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 16:23:06 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 16:23:06 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:06 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:06 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:06 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:06 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:06 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:06 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:06 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:06 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:06 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:06 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 16:23:06 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:23:06 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:23:06 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:23:06 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:23:06 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:23:06 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 16:23:06 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 16:23:06 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:23:06 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:23:06 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:23:06 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:23:06 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:23:06 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:23:06 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:23:06 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:23:06 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:23:06 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:23:06 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:23:06 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:23:06 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 16:23:06 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 16:23:06 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 16:23:06 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:23:06 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:23:06 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 16:23:06 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:23:06 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:23:06 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:23:06 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:23:06 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:23:06 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:23:06 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:23:06 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:23:06 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:23:06 : 1
MIG: 16:23:06 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 16:23:06 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:23:06 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:23:06 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:23:06 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:23:06 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:23:06 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:23:06 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:23:06 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:23:06 : 
MIG: 16:23:06 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:23:06 : 
MIG: 16:23:06 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:23:06 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 16:23:06 : 
MIG: 16:23:06 : 
MIG: 16:23:06 : 
MIG: 16:23:06 : Same Interface
MIG: 16:23:07 : xml_input_file: board.prj
MIG: 16:23:07 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:23:08 : xml_input_file: board.prj
MIG: 16:23:08 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:23:08 : In updateAllModelParams
MIG: 16:23:08 : XGUI hdlLanguage: Verilog
MIG: 16:23:08 : xgui vivado_mode: xpg_bd
MIG: 16:23:08 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:23:08 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 16:23:09 : 
MIG: 16:23:09 : Inside fn mem: DDR3
MIG: 16:23:09 : QDRII+ Inside fn ui: 100000000
MIG: 16:23:09 : cntrl:  memtype: DDR3
MIG: 16:23:09 : 
MIG: 16:23:09 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:23:09 : 
MIG: 16:23:09 : 
MIG: 16:23:09 : 
MIG: 16:23:09 : 
MIG: 16:23:09 :  polarity_value: 0
MIG: 16:23:09 : 
MIG: 16:23:09 : 
MIG: 16:23:09 : cntrl:  memtype: DDR3
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:23:09 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:23:09 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:23:09 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 16:23:09 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 16:23:09 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: ECC ==> OFF
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 16:23:09 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:23:09 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:23:09 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 16:23:09 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:23:09 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:23:09 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:23:09 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:23:09 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 16:23:09 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:23:09 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 16:23:09 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:23:09 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:23:09 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:23:09 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:23:09 :  Invalid Param: DDR3_CL ==> 6
MIG: 16:23:09 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:23:09 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 16:23:09 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 16:23:09 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:23:09 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:23:09 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:23:09 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:23:09 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:23:09 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 16:23:09 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:23:09 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 16:23:09 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 16:23:09 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:23:09 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:23:09 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:23:09 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:23:09 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:23:09 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:23:09 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:23:09 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 16:23:09 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:23:09 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:23:09 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 16:23:09 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:23:09 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 16:23:09 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 16:23:09 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:23:09 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:23:09 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:23:09 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:23:09 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:23:09 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:23:09 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:23:09 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:23:09 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 16:23:09 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 16:23:09 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:23:09 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:23:09 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:23:09 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:23:09 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 16:23:09 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:23:09 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:23:09 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 16:23:09 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 16:23:09 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 16:23:09 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 16:23:09 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 16:23:09 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 16:23:09 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 16:23:09 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:23:09 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 16:23:09 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 16:23:09 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 16:23:09 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:23:09 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 16:23:09 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 16:23:09 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 16:23:09 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 16:23:09 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 16:23:09 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 16:23:09 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 16:23:09 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 16:23:09 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 16:23:09 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 16:23:09 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 16:23:09 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:09 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:09 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:09 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:09 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:09 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:09 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:09 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:09 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:09 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:09 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 16:23:09 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:23:09 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:23:09 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:23:09 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:23:09 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:23:09 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 16:23:09 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 16:23:09 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:23:09 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:23:09 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:23:09 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:23:09 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:23:09 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:23:09 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:23:09 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:23:09 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:23:09 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:23:09 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:23:09 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:23:09 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 16:23:09 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 16:23:09 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 16:23:09 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:23:09 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:23:09 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 16:23:09 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:23:09 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:23:09 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:23:09 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:23:09 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:23:09 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:23:09 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:23:09 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:23:09 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:23:09 : 7
MIG: 16:23:09 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 16:23:09 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:23:09 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:23:09 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:23:09 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:23:09 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:23:09 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:23:09 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:23:09 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:23:09 : 
MIG: 16:23:09 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:23:09 : 
MIG: 16:23:09 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:23:09 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 16:23:09 : 
MIG: 16:23:09 : 
MIG: 16:23:09 : 
MIG: 16:23:09 : Same Interface
MIG: 16:23:09 : xml_input_file: board.prj
MIG: 16:23:09 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:23:14 : xml_input_file: board.prj
MIG: 16:23:14 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:23:14 : In updateAllModelParams
MIG: 16:23:14 : XGUI hdlLanguage: Verilog
MIG: 16:23:14 : xgui vivado_mode: xpg_bd
MIG: 16:23:14 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:23:14 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 16:23:15 : 
MIG: 16:23:15 : Inside fn mem: DDR3
MIG: 16:23:15 : QDRII+ Inside fn ui: 100000000
MIG: 16:23:15 : cntrl:  memtype: DDR3
MIG: 16:23:15 : 
MIG: 16:23:15 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:23:15 : 
MIG: 16:23:15 : 
MIG: 16:23:15 : 
MIG: 16:23:15 : 
MIG: 16:23:15 :  polarity_value: 0
MIG: 16:23:15 : 
MIG: 16:23:15 : 
MIG: 16:23:15 : cntrl:  memtype: DDR3
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:23:15 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:23:15 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:23:15 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 16:23:15 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 16:23:15 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: ECC ==> OFF
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 16:23:15 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:23:15 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:23:15 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 16:23:15 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:23:15 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:23:15 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:23:15 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:23:15 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 16:23:15 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:23:15 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 16:23:15 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:23:15 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:23:15 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:23:15 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:23:15 :  Invalid Param: DDR3_CL ==> 6
MIG: 16:23:15 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:23:15 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 16:23:15 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 16:23:15 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:23:15 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:23:15 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:23:15 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:23:15 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:23:15 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 16:23:15 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:23:15 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 16:23:15 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 16:23:15 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:23:15 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:23:15 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:23:15 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:23:15 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:23:15 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:23:15 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:23:15 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 16:23:15 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:23:15 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:23:15 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 16:23:15 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:23:15 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 16:23:15 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 16:23:15 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:23:15 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:23:15 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:23:15 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:23:15 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:23:15 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:23:15 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:23:15 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:23:15 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 16:23:15 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 16:23:15 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:23:15 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:23:15 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:23:15 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:23:15 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 16:23:15 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:23:15 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:23:15 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 16:23:15 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 16:23:15 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 16:23:15 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 16:23:15 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 16:23:15 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 16:23:15 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 16:23:15 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:23:15 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 16:23:15 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 16:23:15 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 16:23:15 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:23:15 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 16:23:15 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 16:23:15 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 16:23:15 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 16:23:15 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 16:23:15 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 16:23:15 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 16:23:15 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 16:23:15 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 16:23:15 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 16:23:15 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 16:23:15 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:15 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:15 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:15 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:15 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:15 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:15 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:15 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:15 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:15 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:15 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 16:23:15 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:23:15 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:23:15 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:23:15 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:23:15 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:23:15 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 16:23:15 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 16:23:15 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:23:15 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:23:15 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:23:15 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:23:15 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:23:15 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:23:15 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:23:15 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:23:15 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:23:15 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:23:15 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:23:15 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:23:15 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 16:23:15 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 16:23:15 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 16:23:15 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:23:15 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:23:15 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 16:23:15 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:23:15 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:23:15 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:23:15 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:23:15 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:23:15 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:23:15 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:23:15 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:23:15 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:23:15 : 3
MIG: 16:23:15 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 16:23:15 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:23:15 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:23:15 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:23:15 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:23:15 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:23:15 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:23:15 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:23:15 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:23:15 : 
MIG: 16:23:15 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:23:15 : 
MIG: 16:23:15 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:23:15 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 16:23:15 : 
MIG: 16:23:15 : 
MIG: 16:23:15 : 
MIG: 16:23:15 : Same Interface
MIG: 16:23:16 : xml_input_file: board.prj
MIG: 16:23:16 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:23:37 : xml_input_file: board.prj
MIG: 16:23:37 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:23:37 : In updateAllModelParams
MIG: 16:23:37 : XGUI hdlLanguage: Verilog
MIG: 16:23:37 : xgui vivado_mode: xpg_bd
MIG: 16:23:37 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:23:37 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 16:23:38 : 
MIG: 16:23:38 : Inside fn mem: DDR3
MIG: 16:23:38 : QDRII+ Inside fn ui: 100000000
MIG: 16:23:38 : cntrl:  memtype: DDR3
MIG: 16:23:38 : 
MIG: 16:23:38 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:23:38 : 
MIG: 16:23:38 : 
MIG: 16:23:38 : 
MIG: 16:23:38 : 
MIG: 16:23:38 :  polarity_value: 0
MIG: 16:23:38 : 
MIG: 16:23:38 : 
MIG: 16:23:38 : cntrl:  memtype: DDR3
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:23:38 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:23:38 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:23:38 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 16:23:38 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 16:23:38 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: ECC ==> OFF
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 16:23:38 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:23:38 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:23:38 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 16:23:38 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:23:38 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:23:38 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:23:38 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:23:38 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 16:23:38 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:23:38 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 16:23:38 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:23:38 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:23:38 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:23:38 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:23:38 :  Invalid Param: DDR3_CL ==> 6
MIG: 16:23:38 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:23:38 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 16:23:38 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 16:23:38 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:23:38 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:23:38 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:23:38 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:23:38 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:23:38 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 16:23:38 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:23:38 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 16:23:38 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 16:23:38 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:23:38 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:23:38 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:23:38 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:23:38 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:23:38 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:23:38 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:23:38 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 16:23:38 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:23:38 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:23:38 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 16:23:38 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:23:38 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 16:23:38 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 16:23:38 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:23:38 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:23:38 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:23:38 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:23:38 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:23:38 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:23:38 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:23:38 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:23:38 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 16:23:38 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 16:23:38 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:23:38 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:23:38 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:23:38 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:23:38 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 16:23:38 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:23:38 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:23:38 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 16:23:38 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 16:23:38 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 16:23:38 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 16:23:38 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 16:23:38 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 16:23:38 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 16:23:38 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:23:38 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 16:23:38 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 16:23:38 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 16:23:38 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:23:38 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 16:23:38 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 16:23:38 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 16:23:38 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 16:23:38 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 16:23:38 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 16:23:38 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 16:23:38 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 16:23:38 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 16:23:38 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 16:23:38 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 16:23:38 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:38 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:38 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:38 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:38 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:38 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:38 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:38 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:38 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:38 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:38 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 16:23:38 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:23:38 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:23:38 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:23:38 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:23:38 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:23:38 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 16:23:38 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 16:23:38 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:23:38 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:23:38 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:23:38 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:23:38 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:23:38 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:23:38 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:23:38 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:23:38 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:23:38 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:23:38 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:23:38 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:23:38 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 16:23:38 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 16:23:38 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 16:23:38 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:23:38 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:23:38 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 16:23:38 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:23:38 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:23:38 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:23:38 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:23:38 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:23:38 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:23:38 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:23:38 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:23:38 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:23:38 : 7
MIG: 16:23:38 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 16:23:38 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:23:38 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:23:38 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:23:38 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:23:38 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:23:38 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:23:38 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:23:38 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:23:38 : 
MIG: 16:23:38 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:23:38 : 
MIG: 16:23:38 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:23:38 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 16:23:38 : 
MIG: 16:23:38 : 
MIG: 16:23:38 : 
MIG: 16:23:38 : Same Interface
MIG: 16:23:39 : xml_input_file: board.prj
MIG: 16:23:39 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:23:43 : xml_input_file: board.prj
MIG: 16:23:43 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:23:43 : In updateAllModelParams
MIG: 16:23:43 : XGUI hdlLanguage: Verilog
MIG: 16:23:43 : xgui vivado_mode: xpg_bd
MIG: 16:23:43 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:23:43 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 16:23:44 : 
MIG: 16:23:44 : Inside fn mem: DDR3
MIG: 16:23:44 : QDRII+ Inside fn ui: 100000000
MIG: 16:23:44 : cntrl:  memtype: DDR3
MIG: 16:23:44 : 
MIG: 16:23:44 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:23:44 : 
MIG: 16:23:44 : 
MIG: 16:23:44 : 
MIG: 16:23:44 : 
MIG: 16:23:44 :  polarity_value: 0
MIG: 16:23:44 : 
MIG: 16:23:44 : 
MIG: 16:23:44 : cntrl:  memtype: DDR3
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:23:44 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:23:44 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:23:44 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 16:23:44 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 16:23:44 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: ECC ==> OFF
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 16:23:44 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:23:44 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:23:44 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 16:23:44 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:23:44 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:23:44 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:23:44 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:23:44 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 16:23:44 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:23:44 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 16:23:44 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:23:44 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:23:44 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:23:44 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:23:44 :  Invalid Param: DDR3_CL ==> 6
MIG: 16:23:44 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:23:44 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 16:23:44 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 16:23:44 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:23:44 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:23:44 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:23:44 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:23:44 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:23:44 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 16:23:44 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:23:44 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 16:23:44 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 16:23:44 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:23:44 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:23:44 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:23:44 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:23:44 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:23:44 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:23:44 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:23:44 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 16:23:44 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:23:44 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:23:44 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 16:23:44 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:23:44 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 16:23:44 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 16:23:44 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:23:44 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:23:44 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:23:44 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:23:44 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:23:44 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:23:44 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:23:44 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:23:44 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 16:23:44 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 16:23:44 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:23:44 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:23:44 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:23:44 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:23:44 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 16:23:44 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:23:44 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:23:44 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 16:23:44 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 16:23:44 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 16:23:44 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 16:23:44 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 16:23:44 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 16:23:44 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 16:23:44 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:23:44 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 16:23:44 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 16:23:44 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 16:23:44 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:23:44 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 16:23:44 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 16:23:44 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 16:23:44 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 16:23:44 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 16:23:44 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 16:23:44 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 16:23:44 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 16:23:44 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 16:23:44 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 16:23:44 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 16:23:44 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:44 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:44 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:44 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:44 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:44 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:44 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:44 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:44 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:44 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:44 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 16:23:44 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:23:44 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:23:44 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:23:44 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:23:44 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:23:44 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 16:23:44 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 16:23:44 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:23:44 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:23:44 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:23:44 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:23:44 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:23:44 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:23:44 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:23:44 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:23:44 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:23:44 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:23:44 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:23:44 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:23:44 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 16:23:44 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 16:23:44 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 16:23:44 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:23:44 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:23:44 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 16:23:44 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:23:44 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:23:44 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:23:44 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:23:44 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:23:44 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:23:44 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:23:44 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:23:44 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:23:44 : 3
MIG: 16:23:44 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 16:23:44 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:23:44 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:23:44 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:23:44 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:23:44 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:23:44 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:23:44 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:23:44 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:23:44 : 
MIG: 16:23:44 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:23:44 : 
MIG: 16:23:44 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:23:44 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 16:23:44 : 
MIG: 16:23:44 : 
MIG: 16:23:44 : 
MIG: 16:23:44 : Same Interface
MIG: 16:23:45 : xml_input_file: board.prj
MIG: 16:23:45 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:23:57 : xml_input_file: board.prj
MIG: 16:23:57 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:23:57 : In updateAllModelParams
MIG: 16:23:57 : XGUI hdlLanguage: Verilog
MIG: 16:23:57 : xgui vivado_mode: xpg_bd
MIG: 16:23:57 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:23:57 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 16:23:58 : 
MIG: 16:23:58 : Inside fn mem: DDR3
MIG: 16:23:58 : QDRII+ Inside fn ui: 100000000
MIG: 16:23:58 : cntrl:  memtype: DDR3
MIG: 16:23:58 : 
MIG: 16:23:58 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:23:58 : 
MIG: 16:23:58 : 
MIG: 16:23:58 : 
MIG: 16:23:58 : 
MIG: 16:23:58 :  polarity_value: 0
MIG: 16:23:58 : 
MIG: 16:23:58 : 
MIG: 16:23:58 : cntrl:  memtype: DDR3
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:23:58 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:23:58 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:23:58 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 16:23:58 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 16:23:58 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: ECC ==> OFF
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 16:23:58 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:23:58 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:23:58 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 16:23:58 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:23:58 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:23:58 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:23:58 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:23:58 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 16:23:58 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:23:58 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 16:23:58 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:23:58 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:23:58 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:23:58 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:23:58 :  Invalid Param: DDR3_CL ==> 6
MIG: 16:23:58 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:23:58 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 16:23:58 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 16:23:58 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:23:58 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:23:58 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:23:58 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:23:58 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:23:58 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 16:23:58 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:23:58 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 16:23:58 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 16:23:58 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:23:58 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:23:58 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:23:58 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:23:58 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:23:58 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:23:58 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:23:58 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 16:23:58 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:23:58 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:23:58 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 16:23:58 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:23:58 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 16:23:58 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 16:23:58 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:23:58 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:23:58 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:23:58 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:23:58 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:23:58 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:23:58 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:23:58 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:23:58 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 16:23:58 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 16:23:58 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:23:58 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:23:58 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:23:58 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:23:58 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 16:23:58 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:23:58 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:23:58 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 16:23:58 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 16:23:58 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 16:23:58 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 16:23:58 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 16:23:58 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 16:23:58 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 16:23:58 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:23:58 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 16:23:58 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 16:23:58 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 16:23:58 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:23:58 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 16:23:58 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 16:23:58 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 16:23:58 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 16:23:58 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 16:23:58 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 16:23:58 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 16:23:58 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 16:23:58 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 16:23:58 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 16:23:58 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 16:23:58 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:58 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:58 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:58 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:58 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:58 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:58 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:58 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:58 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:58 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:23:58 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 16:23:58 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:23:58 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:23:58 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:23:58 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:23:58 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:23:58 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 16:23:58 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 16:23:58 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:23:58 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:23:58 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:23:58 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:23:58 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:23:58 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:23:58 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:23:58 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:23:58 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:23:58 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:23:58 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:23:58 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:23:58 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 16:23:58 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 16:23:58 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 16:23:58 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:23:58 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:23:58 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 16:23:58 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:23:58 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:23:58 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:23:58 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:23:58 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:23:58 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:23:58 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:23:58 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:23:58 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:23:58 : 7
MIG: 16:23:58 :  Valid Param: C_S_AXI_ID_WIDTH ==> 7
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 16:23:58 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:23:58 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:23:58 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:23:58 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:23:58 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:23:58 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:23:58 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:23:58 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:23:58 : 
MIG: 16:23:58 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:23:58 : 
MIG: 16:23:58 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:23:58 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 16:23:58 : 
MIG: 16:23:58 : 
MIG: 16:23:58 : 
MIG: 16:23:58 : Same Interface
MIG: 16:23:59 : xml_input_file: board.prj
MIG: 16:23:59 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:24:03 : xml_input_file: board.prj
MIG: 16:24:03 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:24:03 : In updateAllModelParams
MIG: 16:24:03 : XGUI hdlLanguage: Verilog
MIG: 16:24:03 : xgui vivado_mode: xpg_bd
MIG: 16:24:03 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:24:03 : Reading /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 16:24:04 : 
MIG: 16:24:04 : Inside fn mem: DDR3
MIG: 16:24:04 : QDRII+ Inside fn ui: 100000000
MIG: 16:24:04 : cntrl:  memtype: DDR3
MIG: 16:24:04 : 
MIG: 16:24:04 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:24:04 : 
MIG: 16:24:04 : 
MIG: 16:24:04 : 
MIG: 16:24:04 : 
MIG: 16:24:04 :  polarity_value: 0
MIG: 16:24:04 : 
MIG: 16:24:04 : 
MIG: 16:24:04 : cntrl:  memtype: DDR3
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:24:04 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:24:04 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:24:04 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 16:24:04 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 16:24:04 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: ECC ==> OFF
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 16:24:04 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:24:04 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:24:04 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 16:24:04 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:24:04 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:24:04 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:24:04 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:24:04 :  Invalid Param: DDR3_MEM_DENSITY ==> "1Gb"
MIG: 16:24:04 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:24:04 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 16:24:04 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:24:04 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:24:04 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:24:04 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:24:04 :  Invalid Param: DDR3_CL ==> 6
MIG: 16:24:04 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:24:04 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 16:24:04 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 16:24:04 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:24:04 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:24:04 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:24:04 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:24:04 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:24:04 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 16:24:04 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:24:04 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 16:24:04 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 16:24:04 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:24:04 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:24:04 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:24:04 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:24:04 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:24:04 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:24:04 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:24:04 :  Invalid Param: DDR3_tFAW ==> 30000
MIG: 16:24:04 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:24:04 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:24:04 :  Invalid Param: DDR3_tRCD ==> 13125
MIG: 16:24:04 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:24:04 :  Invalid Param: DDR3_tRFC ==> 110000
MIG: 16:24:04 :  Invalid Param: DDR3_tRP ==> 13125
MIG: 16:24:04 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 16:24:04 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:24:04 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:24:04 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:24:04 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:24:04 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:24:04 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:24:04 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:24:04 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 16:24:04 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 16:24:04 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:24:04 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:24:04 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 16:24:04 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:24:04 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 16:24:04 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:24:04 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:24:04 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 16:24:04 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_F30_CB4_000
MIG: 16:24:04 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 16:24:04 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_11
MIG: 16:24:04 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 16:24:04 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 16:24:04 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 16:24:04 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:24:04 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 16:24:04 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 16:24:04 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 16:24:04 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:24:04 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 16:24:04 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 16:24:04 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 16:24:04 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 16:24:04 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 16:24:04 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 16:24:04 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 16:24:04 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 16:24:04 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 16:24:04 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 16:24:04 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 16:24:04 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:04 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:04 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:04 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:04 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:04 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:04 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:04 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:04 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:04 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:24:04 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 16:24:04 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:24:04 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:24:04 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:24:04 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:24:04 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:24:04 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 16:24:04 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 16:24:04 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:24:04 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:24:04 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:24:04 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:24:04 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:24:04 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:24:04 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:24:04 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:24:04 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:24:04 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:24:04 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:24:04 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:24:04 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG0"
MIG: 16:24:04 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DYRACT_SYS_MIG_7SERIES_0_3_IODELAY_MIG1"
MIG: 16:24:04 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 16:24:04 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:24:04 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:24:04 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 16:24:04 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:24:04 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:24:04 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:24:04 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:24:04 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:24:04 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:24:04 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:24:04 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:24:04 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:24:04 : 3
MIG: 16:24:04 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 512
MIG: 16:24:04 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:24:04 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:24:04 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:24:04 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:24:04 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:24:04 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:24:04 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:24:04 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:24:04 : 
MIG: 16:24:04 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:24:04 : 
MIG: 16:24:04 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:24:04 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 16:24:04 : 
MIG: 16:24:04 : 
MIG: 16:24:04 : 
MIG: 16:24:04 : Same Interface
MIG: 16:24:05 : xml_input_file: board.prj
MIG: 16:24:05 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:24:08 : ################# RUNNING MIG BATCH ###################
MIG: 16:24:08 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 16:24:08 : synp_flow:  -- synthesis_mode: Other
MIG: 16:24:08 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 16:24:08 : vivado_mode: xpg_bd
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 1
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 : isPortInterface: 0
MIG: 16:24:08 :  locked false  
MIG: 16:24:08 : HDL Language: Verilog
MIG: 16:24:08 : compInfo: false
MIG: 16:24:08 : Vivado Options xc7vx485t ffg1761 -2
MIG: 16:24:08 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 16:24:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 16:24:08 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 16:24:08 : I am in catch area
MIG: 16:24:08 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 16:24:18 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:24:18 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 16:24:18 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 16:24:18 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 16:24:18 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 16:24:18 : Running synthesis.xit
MIG: 16:24:18 : ################# RUNNING MIG BATCH ###################
MIG: 16:24:18 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 16:24:18 : synp_flow:  -- synthesis_mode: Other
MIG: 16:24:18 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 16:24:18 : vivado_mode: xpg_bd
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 1
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 : isPortInterface: 0
MIG: 16:24:18 :  locked false  
MIG: 16:24:18 : HDL Language: Verilog
MIG: 16:24:18 : compInfo: false
MIG: 16:24:18 : Vivado Options xc7vx485t ffg1761 -2
MIG: 16:24:18 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 16:24:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 16:24:18 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 16:24:18 : I am in catch area
MIG: 16:24:18 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 16:24:28 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:24:28 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 16:24:28 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 16:24:28 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 16:24:28 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 16:24:28 : Running vlog_synth_rpr.xit
MIG: 16:24:28 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 16:24:28 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 16:24:28 : ################# RUNNING MIG BATCH ###################
MIG: 16:24:28 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 16:24:28 : synp_flow:  -- synthesis_mode: Other
MIG: 16:24:28 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 16:24:28 : vivado_mode: xpg_bd
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 1
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 : isPortInterface: 0
MIG: 16:24:28 :  locked false  
MIG: 16:24:28 : HDL Language: Verilog
MIG: 16:24:28 : compInfo: false
MIG: 16:24:28 : Vivado Options xc7vx485t ffg1761 -2
MIG: 16:24:28 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 16:24:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 16:24:28 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 16:24:28 : I am in catch area
MIG: 16:24:28 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 16:24:37 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:24:37 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 16:24:37 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 16:24:37 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 16:24:37 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 16:24:37 : Running simulation.xit
MIG: 16:24:37 : ################# RUNNING MIG BATCH ###################
MIG: 16:24:37 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 16:24:37 : synp_flow:  -- synthesis_mode: Other
MIG: 16:24:37 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 16:24:37 : vivado_mode: xpg_bd
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 1
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 : isPortInterface: 0
MIG: 16:24:37 :  locked false  
MIG: 16:24:37 : HDL Language: Verilog
MIG: 16:24:37 : compInfo: false
MIG: 16:24:37 : Vivado Options xc7vx485t ffg1761 -2
MIG: 16:24:37 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 16:24:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 16:24:37 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 16:24:37 : I am in catch area
MIG: 16:24:37 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 16:24:47 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:24:47 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 16:24:47 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 16:24:47 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 16:24:47 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 16:24:47 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:24:47 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 16:24:47 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 16:24:47 : ################# RUNNING MIG BATCH ###################
MIG: 16:24:47 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 16:24:47 : synp_flow:  -- synthesis_mode: Other
MIG: 16:24:47 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 16:24:47 : vivado_mode: xpg_bd
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 1
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 : isPortInterface: 0
MIG: 16:24:47 :  locked false  
MIG: 16:24:47 : HDL Language: Verilog
MIG: 16:24:47 : compInfo: false
MIG: 16:24:47 : Vivado Options xc7vx485t ffg1761 -2
MIG: 16:24:47 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 16:24:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 16:24:47 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 16:24:47 : I am in catch area
MIG: 16:24:47 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 16:24:56 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:24:56 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 16:24:56 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 16:24:56 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 16:24:56 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 16:24:57 : Running implementation.xit
MIG: 16:24:57 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 16:24:57 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 16:24:57 : ################# RUNNING MIG BATCH ###################
MIG: 16:24:57 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 16:24:57 : synp_flow:  -- synthesis_mode: Other
MIG: 16:24:57 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 16:24:57 : vivado_mode: xpg_bd
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 1
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 : isPortInterface: 0
MIG: 16:24:57 :  locked false  
MIG: 16:24:57 : HDL Language: Verilog
MIG: 16:24:57 : compInfo: false
MIG: 16:24:57 : Vivado Options xc7vx485t ffg1761 -2
MIG: 16:24:57 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 16:24:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 16:24:57 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 16:24:57 : I am in catch area
MIG: 16:24:57 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 16:25:06 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 16:25:06 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 16:25:06 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 16:25:06 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 16:25:06 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 21:13:34 : xml_input_file: board.prj
MIG: 21:13:34 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 21:13:34 : In updateAllModelParams
MIG: 21:13:34 : XGUI hdlLanguage: Verilog
MIG: 21:13:34 : xgui vivado_mode: xpg_bd
MIG: 21:13:34 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:13:34 : Unreadable /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 21:13:35 : xml_input_file: board.prj
MIG: 21:13:35 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 21:13:38 : xml_input_file: board.prj
MIG: 21:13:38 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 21:13:38 : In updateAllModelParams
MIG: 21:13:38 : XGUI hdlLanguage: Verilog
MIG: 21:13:38 : xgui vivado_mode: xpg_bd
MIG: 21:13:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:13:38 : Unreadable /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/dyract_sys_mig_7series_0_3/user_design/rtl/dyract_sys_mig_7series_0_3_mig.v ...
MIG: 21:13:39 : xml_input_file: board.prj
MIG: 21:13:39 : Absolute path of xml_input_file: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 21:13:42 : ################# RUNNING MIG BATCH ###################
MIG: 21:13:42 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 21:13:42 : synp_flow:  -- synthesis_mode: Other
MIG: 21:13:42 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 21:13:42 : vivado_mode: xpg_bd
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 1
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 : isPortInterface: 0
MIG: 21:13:42 :  locked false  
MIG: 21:13:42 : HDL Language: Verilog
MIG: 21:13:42 : compInfo: false
MIG: 21:13:42 : Vivado Options xc7vx485t ffg1761 -2
MIG: 21:13:42 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 21:13:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 21:13:42 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 21:13:42 : I am in catch area
MIG: 21:13:42 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 21:13:52 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 21:13:52 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 21:13:52 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 21:13:52 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 21:13:52 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 21:13:52 : Running synthesis.xit
MIG: 21:13:52 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 21:13:52 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 21:13:52 : ################# RUNNING MIG BATCH ###################
MIG: 21:13:52 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 21:13:52 : synp_flow:  -- synthesis_mode: Other
MIG: 21:13:52 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 21:13:52 : vivado_mode: xpg_bd
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 1
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 : isPortInterface: 0
MIG: 21:13:52 :  locked false  
MIG: 21:13:52 : HDL Language: Verilog
MIG: 21:13:52 : compInfo: false
MIG: 21:13:52 : Vivado Options xc7vx485t ffg1761 -2
MIG: 21:13:52 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 21:13:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 21:13:52 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 21:13:52 : I am in catch area
MIG: 21:13:52 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 21:14:01 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 21:14:01 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 21:14:01 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 21:14:01 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 21:14:01 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 21:14:02 : Running vlog_synth_rpr.xit
MIG: 21:14:02 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 21:14:02 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 21:14:02 : ################# RUNNING MIG BATCH ###################
MIG: 21:14:02 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 21:14:02 : synp_flow:  -- synthesis_mode: Other
MIG: 21:14:02 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 21:14:02 : vivado_mode: xpg_bd
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 1
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 : isPortInterface: 0
MIG: 21:14:02 :  locked false  
MIG: 21:14:02 : HDL Language: Verilog
MIG: 21:14:02 : compInfo: false
MIG: 21:14:02 : Vivado Options xc7vx485t ffg1761 -2
MIG: 21:14:02 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 21:14:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 21:14:02 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 21:14:02 : I am in catch area
MIG: 21:14:02 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 21:14:11 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 21:14:11 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 21:14:11 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 21:14:11 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 21:14:11 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 21:14:11 : Running simulation.xit
MIG: 21:14:11 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 21:14:11 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 21:14:11 : ################# RUNNING MIG BATCH ###################
MIG: 21:14:11 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 21:14:11 : synp_flow:  -- synthesis_mode: Other
MIG: 21:14:11 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 21:14:11 : vivado_mode: xpg_bd
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 1
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 : isPortInterface: 0
MIG: 21:14:11 :  locked false  
MIG: 21:14:11 : HDL Language: Verilog
MIG: 21:14:11 : compInfo: false
MIG: 21:14:11 : Vivado Options xc7vx485t ffg1761 -2
MIG: 21:14:11 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 21:14:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 21:14:11 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 21:14:11 : I am in catch area
MIG: 21:14:11 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 21:14:21 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 21:14:21 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 21:14:21 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 21:14:21 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 21:14:21 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 21:14:21 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:14:21 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 21:14:21 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 21:14:21 : ################# RUNNING MIG BATCH ###################
MIG: 21:14:21 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 21:14:21 : synp_flow:  -- synthesis_mode: Other
MIG: 21:14:21 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 21:14:21 : vivado_mode: xpg_bd
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 1
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 : isPortInterface: 0
MIG: 21:14:21 :  locked false  
MIG: 21:14:21 : HDL Language: Verilog
MIG: 21:14:21 : compInfo: false
MIG: 21:14:21 : Vivado Options xc7vx485t ffg1761 -2
MIG: 21:14:21 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 21:14:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 21:14:21 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 21:14:21 : I am in catch area
MIG: 21:14:21 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 21:14:30 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 21:14:30 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 21:14:30 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 21:14:30 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 21:14:30 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
MIG: 21:14:30 : Running implementation.xit
MIG: 21:14:30 : IGN:     <ModuleName>design_1_mig_7series_1_0</ModuleName> <==>     <ModuleName>dyract_sys_mig_7series_0_3</ModuleName> 
MIG: 21:14:30 : ERR:     <Version>1.9</Version> <==>     <Version>2.3</Version> 
MIG: 21:14:30 : ################# RUNNING MIG BATCH ###################
MIG: 21:14:30 : Writing IN file for 'dyract_sys_mig_7series_0_3'...compDirPath: /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3... instDirPath: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3
MIG: 21:14:30 : synp_flow:  -- synthesis_mode: Other
MIG: 21:14:30 : outputDirectory: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
MIG: 21:14:30 : vivado_mode: xpg_bd
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 1
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 : isPortInterface: 0
MIG: 21:14:30 :  locked false  
MIG: 21:14:30 : HDL Language: Verilog
MIG: 21:14:30 : compInfo: false
MIG: 21:14:30 : Vivado Options xc7vx485t ffg1761 -2
MIG: 21:14:30 : 1: xc7vx485t 2: ffg1761 3: -2
MIG: 21:14:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig
MIG: 21:14:30 : xilinx_path: /opt/Xilinx/Vivado/2014.4/ids_lite/ISE
MIG: 21:14:30 : I am in catch area
MIG: 21:14:30 : Running /opt/Xilinx/Vivado/2014.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/lin64/mig -cg_exc_inp /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.in -cg_exc_out /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/xil_txt.out ... 
MIG: 21:14:40 : XML_INPUT_FILE: /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
MIG: 21:14:40 : Component_Name: dyract_sys_mig_7series_0_3
MIG: 21:14:40 : Moving dyract_sys_mig_7series_0_3 ...
MIG: 21:14:40 : Moving dyract_sys_mig_7series_0_3.veo ...
MIG: 21:14:40 : Moving dyract_sys_mig_7series_0_3_xmdf.tcl ...
