
*** Running vivado
    with args -log lenetSynthMatlab_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lenetSynthMatlab_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lenetSynthMatlab_0.tcl -notrace
Command: synth_design -top lenetSynthMatlab_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2665 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1344.562 ; gain = 85.883 ; free physical = 3875 ; free virtual = 6592
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_0' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/synth/lenetSynthMatlab_0.vhd:74]
INFO: [Synth 8-3491] module 'lenetSynthMatlab' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:12' bound to instance 'U0' of component 'lenetSynthMatlab' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/synth/lenetSynthMatlab_0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:374]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:377]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:380]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:382]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:384]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:388]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:391]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:393]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:395]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:397]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:399]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:402]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:404]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:408]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:410]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:414]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:416]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:418]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:422]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:424]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:426]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:428]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:432]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:438]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:446]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:452]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:463]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:469]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:472]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:476]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:482]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:486]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:494]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:501]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:508]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:512]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:515]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:526]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:539]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:546]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:560]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:564]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:570]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:572]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:576]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:584]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:590]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:597]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:601]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:610]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:619]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:626]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:629]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:633]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:639]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:643]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:650]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:657]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:664]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:668]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:671]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:675]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:684]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:697]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:701]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:715]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:719]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:725]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:727]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:729]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:736]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:740]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:747]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:754]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:761]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:764]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:768]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:772]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:776]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:783]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:787]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:791]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:798]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:803]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:807]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:814]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:819]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:940]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:944]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:954]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:963]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:966]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:973]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:978]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:986]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:994]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:997]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:1001]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:1007]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1176 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_cud' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:76' bound to instance 'pool1ActivationMap_U' of component 'lenetSynthMatlab_cud' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:1786]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_cud' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1176 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_cud_ram' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:13' bound to instance 'lenetSynthMatlab_cud_ram_U' of component 'lenetSynthMatlab_cud_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_cud_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1176 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_cud_ram' (1#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_cud' (2#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_cud.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_dEe' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:76' bound to instance 'conv1ActivationMap_U' of component 'lenetSynthMatlab_dEe' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:1800]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_dEe' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_dEe_ram' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:13' bound to instance 'lenetSynthMatlab_dEe_ram_U' of component 'lenetSynthMatlab_dEe_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_dEe_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4704 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_dEe_ram' (3#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_dEe' (4#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_dEe.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_eOg' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:101' bound to instance 'relu1ActivationMap_U' of component 'lenetSynthMatlab_eOg' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:1814]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_eOg' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:119]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_eOg_ram' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:13' bound to instance 'lenetSynthMatlab_eOg_ram_U' of component 'lenetSynthMatlab_eOg_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:136]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_eOg_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:34]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4704 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_eOg_ram' (5#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_eOg' (6#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_eOg.vhd:119]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_fYi' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:76' bound to instance 'fv10_U' of component 'lenetSynthMatlab_fYi' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:1831]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_fYi' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_fYi_ram' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:13' bound to instance 'lenetSynthMatlab_fYi_ram_U' of component 'lenetSynthMatlab_fYi_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_fYi_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_fYi_ram' (7#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_fYi' (8#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_fYi.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_g8j' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:76' bound to instance 'fv11_U' of component 'lenetSynthMatlab_g8j' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:1845]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_g8j' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_g8j_ram' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:13' bound to instance 'lenetSynthMatlab_g8j_ram_U' of component 'lenetSynthMatlab_g8j_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_g8j_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_g8j_ram' (9#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_g8j' (10#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_g8j.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_hbi' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:76' bound to instance 'pool2ActivationMap_U' of component 'lenetSynthMatlab_hbi' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_hbi' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_hbi_ram' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:13' bound to instance 'lenetSynthMatlab_hbi_ram_U' of component 'lenetSynthMatlab_hbi_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_hbi_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_hbi_ram' (11#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_hbi' (12#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_hbi.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ibs' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ibs.vhd:76' bound to instance 'conv2ActivationMap_U' of component 'lenetSynthMatlab_ibs' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:1873]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ibs' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ibs.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ibs_ram' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ibs.vhd:13' bound to instance 'lenetSynthMatlab_ibs_ram_U' of component 'lenetSynthMatlab_ibs_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ibs.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ibs_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ibs.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1600 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ibs_ram' (13#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ibs.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ibs' (14#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ibs.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_jbC' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_jbC.vhd:101' bound to instance 'relu2ActivationMap_U' of component 'lenetSynthMatlab_jbC' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:1887]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_jbC' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_jbC.vhd:119]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_jbC_ram' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_jbC.vhd:13' bound to instance 'lenetSynthMatlab_jbC_ram_U' of component 'lenetSynthMatlab_jbC_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_jbC.vhd:136]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_jbC_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_jbC.vhd:34]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1600 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_jbC_ram' (15#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_jbC.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_jbC' (16#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_jbC.vhd:119]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_kbM' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_kbM.vhd:76' bound to instance 'fv12_U' of component 'lenetSynthMatlab_kbM' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:1904]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_kbM' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_kbM.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_kbM_ram' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_kbM.vhd:13' bound to instance 'lenetSynthMatlab_kbM_ram_U' of component 'lenetSynthMatlab_kbM_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_kbM.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_kbM_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_kbM.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 150 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_kbM_ram' (17#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_kbM.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_kbM' (18#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_kbM.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_lbW' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_lbW.vhd:76' bound to instance 'fv13_U' of component 'lenetSynthMatlab_lbW' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:1918]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_lbW' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_lbW.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_lbW_ram' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_lbW.vhd:13' bound to instance 'lenetSynthMatlab_lbW_ram_U' of component 'lenetSynthMatlab_lbW_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_lbW.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_lbW_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_lbW.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_lbW_ram' (19#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_lbW.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_lbW' (20#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_lbW.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_mb6' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_mb6.vhd:76' bound to instance 'fv14_U' of component 'lenetSynthMatlab_mb6' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:1932]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_mb6' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_mb6.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_mb6_ram' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_mb6.vhd:13' bound to instance 'lenetSynthMatlab_mb6_ram_U' of component 'lenetSynthMatlab_mb6_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_mb6.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_mb6_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_mb6.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_mb6_ram' (21#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_mb6.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_mb6' (22#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_mb6.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ncg' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ncg.vhd:76' bound to instance 'b_pool2ActivationMap_U' of component 'lenetSynthMatlab_ncg' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:1946]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ncg' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ncg.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ncg_ram' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ncg.vhd:13' bound to instance 'lenetSynthMatlab_ncg_ram_U' of component 'lenetSynthMatlab_ncg_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ncg.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ncg_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ncg.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ncg_ram' (23#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ncg.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ncg' (24#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ncg.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 80 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ocq' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ocq.vhd:76' bound to instance 'fv15_U' of component 'lenetSynthMatlab_ocq' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:1960]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ocq' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ocq.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 80 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ocq_ram' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ocq.vhd:13' bound to instance 'lenetSynthMatlab_ocq_ram_U' of component 'lenetSynthMatlab_ocq_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ocq.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ocq_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ocq.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 80 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ocq_ram' (25#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ocq.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ocq' (26#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_ocq.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 120 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_pcA' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_pcA.vhd:76' bound to instance 'fc1ActivationMap_U' of component 'lenetSynthMatlab_pcA' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:1974]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_pcA' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_pcA.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 120 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_pcA_ram' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_pcA.vhd:13' bound to instance 'lenetSynthMatlab_pcA_ram_U' of component 'lenetSynthMatlab_pcA_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_pcA.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_pcA_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_pcA.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 120 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_pcA_ram' (27#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_pcA.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_pcA' (28#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_pcA.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_qcK' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_qcK.vhd:76' bound to instance 'fv16_U' of component 'lenetSynthMatlab_qcK' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:1988]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_qcK' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_qcK.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_qcK_ram' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_qcK.vhd:13' bound to instance 'lenetSynthMatlab_qcK_ram_U' of component 'lenetSynthMatlab_qcK_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_qcK.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_qcK_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_qcK.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_qcK_ram' (29#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_qcK.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_qcK' (30#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_qcK.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 120 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_pcA' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_pcA.vhd:76' bound to instance 'relu3ActivationMap_U' of component 'lenetSynthMatlab_pcA' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:2002]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 84 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_sc4' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_sc4.vhd:76' bound to instance 'd_relu3ActivationMap_U' of component 'lenetSynthMatlab_sc4' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:2016]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_sc4' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_sc4.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 84 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_sc4_ram' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_sc4.vhd:13' bound to instance 'lenetSynthMatlab_sc4_ram_U' of component 'lenetSynthMatlab_sc4_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_sc4.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_sc4_ram' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_sc4.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 84 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_sc4_ram' (31#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_sc4.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_sc4' (32#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_sc4.vhd:91]
INFO: [Synth 8-3491] module 'c_sum' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/c_sum.vhd:12' bound to instance 'grp_c_sum_fu_1189' of component 'c_sum' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:2030]
INFO: [Synth 8-638] synthesizing module 'c_sum' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/c_sum.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_bkb' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:11' bound to instance 'lenetSynthMatlab_bkb_U5' of component 'lenetSynthMatlab_bkb' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/c_sum.vhd:178]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_bkb' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ap_fadd_3_full_dsp_32' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_fadd_3_full_dsp_32.vhd:59' bound to instance 'lenetSynthMatlab_ap_fadd_3_full_dsp_32_u' of component 'lenetSynthMatlab_ap_fadd_3_full_dsp_32' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:59]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ap_fadd_3_full_dsp_32' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/floating_point_v7_1_6/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_fadd_3_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ap_fadd_3_full_dsp_32' (50#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_bkb' (51#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'c_sum' (52#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/c_sum.vhd:31]
INFO: [Synth 8-3491] module 'f_sum' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/f_sum.vhd:12' bound to instance 'grp_f_sum_fu_1195' of component 'f_sum' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:2047]
INFO: [Synth 8-638] synthesizing module 'f_sum' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/f_sum.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_bkb' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:11' bound to instance 'lenetSynthMatlab_bkb_U11' of component 'lenetSynthMatlab_bkb' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/f_sum.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'f_sum' (53#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/f_sum.vhd:31]
INFO: [Synth 8-3491] module 'd_sum' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/d_sum.vhd:12' bound to instance 'grp_d_sum_fu_1201' of component 'd_sum' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:2064]
INFO: [Synth 8-638] synthesizing module 'd_sum' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/d_sum.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_bkb' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:11' bound to instance 'lenetSynthMatlab_bkb_U8' of component 'lenetSynthMatlab_bkb' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/d_sum.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'd_sum' (54#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/d_sum.vhd:31]
INFO: [Synth 8-3491] module 'g_sum' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/g_sum.vhd:12' bound to instance 'grp_g_sum_fu_1207' of component 'g_sum' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:2081]
INFO: [Synth 8-638] synthesizing module 'g_sum' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/g_sum.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_bkb' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:11' bound to instance 'lenetSynthMatlab_bkb_U14' of component 'lenetSynthMatlab_bkb' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/g_sum.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'g_sum' (55#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/g_sum.vhd:31]
INFO: [Synth 8-3491] module 'sum' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/sum.vhd:12' bound to instance 'grp_sum_fu_1213' of component 'sum' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:2098]
INFO: [Synth 8-638] synthesizing module 'sum' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/sum.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_bkb' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:11' bound to instance 'lenetSynthMatlab_bkb_U1' of component 'lenetSynthMatlab_bkb' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/sum.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'sum' (56#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/sum.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_bkb' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_bkb.vhd:11' bound to instance 'lenetSynthMatlab_bkb_U17' of component 'lenetSynthMatlab_bkb' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:2115]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_tde' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_tde.vhd:11' bound to instance 'lenetSynthMatlab_tde_U18' of component 'lenetSynthMatlab_tde' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:2130]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_tde' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_tde.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ap_fmul_2_max_dsp_32' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_fmul_2_max_dsp_32.vhd:59' bound to instance 'lenetSynthMatlab_ap_fmul_2_max_dsp_32_u' of component 'lenetSynthMatlab_ap_fmul_2_max_dsp_32' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_tde.vhd:59]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ap_fmul_2_max_dsp_32' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/floating_point_v7_1_6/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_fmul_2_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ap_fmul_2_max_dsp_32' (64#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_tde' (65#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_tde.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_udo' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_udo.vhd:11' bound to instance 'lenetSynthMatlab_udo_U19' of component 'lenetSynthMatlab_udo' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:2145]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_udo' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_udo.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ap_fptrunc_0_no_dsp_64' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64.vhd:59' bound to instance 'lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u' of component 'lenetSynthMatlab_ap_fptrunc_0_no_dsp_64' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_udo.vhd:41]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ap_fptrunc_0_no_dsp_64' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/floating_point_v7_1_6/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ap_fptrunc_0_no_dsp_64' (71#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_udo' (72#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_udo.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_vdy' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_vdy.vhd:11' bound to instance 'lenetSynthMatlab_vdy_U20' of component 'lenetSynthMatlab_vdy' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:2155]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_vdy' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_vdy.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ap_fpext_0_no_dsp_32' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_fpext_0_no_dsp_32.vhd:59' bound to instance 'lenetSynthMatlab_ap_fpext_0_no_dsp_32_u' of component 'lenetSynthMatlab_ap_fpext_0_no_dsp_32' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_vdy.vhd:41]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ap_fpext_0_no_dsp_32' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/floating_point_v7_1_6/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_fpext_0_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ap_fpext_0_no_dsp_32' (73#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_vdy' (74#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_vdy.vhd:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_wdI' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_wdI.vhd:11' bound to instance 'lenetSynthMatlab_wdI_U21' of component 'lenetSynthMatlab_wdI' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:2165]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_wdI' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_wdI.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ap_dadd_4_full_dsp_64' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_dadd_4_full_dsp_64.vhd:59' bound to instance 'lenetSynthMatlab_ap_dadd_4_full_dsp_64_u' of component 'lenetSynthMatlab_ap_dadd_4_full_dsp_64' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_wdI.vhd:59]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ap_dadd_4_full_dsp_64' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_dadd_4_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/floating_point_v7_1_6/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_dadd_4_full_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ap_dadd_4_full_dsp_64' (87#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_dadd_4_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_wdI' (88#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_wdI.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_xdS' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_xdS.vhd:11' bound to instance 'lenetSynthMatlab_xdS_U22' of component 'lenetSynthMatlab_xdS' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:2180]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_xdS' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_xdS.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ap_dcmp_0_no_dsp_64' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_dcmp_0_no_dsp_64.vhd:59' bound to instance 'lenetSynthMatlab_ap_dcmp_0_no_dsp_64_u' of component 'lenetSynthMatlab_ap_dcmp_0_no_dsp_64' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_xdS.vhd:69]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ap_dcmp_0_no_dsp_64' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_dcmp_0_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/floating_point_v7_1_6/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_dcmp_0_no_dsp_64.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ap_dcmp_0_no_dsp_64' (90#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/ip/lenetSynthMatlab_ap_dcmp_0_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_xdS' (91#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab_xdS.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab' (92#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_0' (93#1) [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/synth/lenetSynthMatlab_0.vhd:74]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized118 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized118 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized118 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized118 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized118 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized7 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im__parameterized0 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized6 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[63]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[62]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[61]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[60]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[59]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[58]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[57]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[56]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[55]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[54]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[53]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[52]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[51]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[50]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[49]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[48]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[47]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[46]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[45]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[44]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[43]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[42]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[41]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[40]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[39]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[38]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[37]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[36]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[35]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[34]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[33]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[32]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1494.336 ; gain = 235.656 ; free physical = 3800 ; free virtual = 6521
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1494.336 ; gain = 235.656 ; free physical = 3830 ; free virtual = 6550
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1494.336 ; gain = 235.656 ; free physical = 3830 ; free virtual = 6550
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 919 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/constraints/lenetSynthMatlab_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/constraints/lenetSynthMatlab_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.runs/lenetSynthMatlab_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.runs/lenetSynthMatlab_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  FDE => FDRE: 23 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1826.133 ; gain = 1.000 ; free physical = 3446 ; free virtual = 6200
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1826.133 ; gain = 567.453 ; free physical = 3610 ; free virtual = 6365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1826.133 ; gain = 567.453 ; free physical = 3610 ; free virtual = 6365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.runs/lenetSynthMatlab_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1826.133 ; gain = 567.453 ; free physical = 3612 ; free virtual = 6367
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_210_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_138_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_184_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_258_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_317_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_184_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_138_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_162_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_200_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_228_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_121_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_104_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_169_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_125_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_108_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_153_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_127_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_106_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_165_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_3531_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond33_fu_1323_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond32_fu_1345_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond31_fu_1361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond30_fu_1377_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond29_fu_1407_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_fu_1452_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond28_fu_1531_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond27_fu_1543_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond26_fu_1589_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_3_fu_1683_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond25_fu_1697_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond24_fu_1729_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond23_fu_1769_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond22_fu_1797_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond21_fu_2268_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond20_fu_2280_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond19_fu_2318_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond18_fu_2334_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond17_fu_2396_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond16_fu_2482_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i1_fu_2539_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond15_fu_2582_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond14_fu_2620_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond13_fu_2644_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_fu_2734_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond12_fu_2754_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond11_fu_2772_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond10_fu_2838_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_2850_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond8_fu_3306_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_3318_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond6_fu_3356_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond5_fu_3380_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_i2_fu_3411_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond4_fu_3433_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_3498_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_3514_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_3547_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs1_fu_2196_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs1_fu_2190_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs2_fu_2214_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs2_fu_2208_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs7_fu_3248_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs7_fu_3254_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs8_fu_3266_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs8_fu_3272_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs4_fu_2070_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs4_fu_2076_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs3_fu_2052_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs3_fu_2058_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs9_fu_3093_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs9_fu_3099_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs10_fu_3111_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs10_fu_3117_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs_fu_1641_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_1647_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs5_fu_2692_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs5_fu_2698_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs6_fu_3467_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs6_fu_3473_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "exitcond1_fu_3531_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond33_fu_1323_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond32_fu_1345_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond31_fu_1361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond30_fu_1377_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond29_fu_1407_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_fu_1452_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond28_fu_1531_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond27_fu_1543_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond26_fu_1589_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_3_fu_1683_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond25_fu_1697_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond24_fu_1729_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond23_fu_1769_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond22_fu_1797_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond21_fu_2268_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond20_fu_2280_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond19_fu_2318_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond18_fu_2334_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond17_fu_2396_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond16_fu_2482_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i1_fu_2539_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond15_fu_2582_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond14_fu_2620_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond13_fu_2644_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_fu_2734_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond12_fu_2754_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond11_fu_2772_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond10_fu_2838_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_2850_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond8_fu_3306_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_3318_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond6_fu_3356_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond5_fu_3380_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_i2_fu_3411_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond4_fu_3433_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_3498_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_3514_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_3547_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs1_fu_2196_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs1_fu_2190_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs2_fu_2214_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs2_fu_2208_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs7_fu_3248_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs7_fu_3254_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs8_fu_3266_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs8_fu_3272_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs4_fu_2070_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs4_fu_2076_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs3_fu_2052_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs3_fu_2058_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs9_fu_3093_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs9_fu_3099_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs10_fu_3111_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs10_fu_3117_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs_fu_1641_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_1647_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs5_fu_2692_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs5_fu_2698_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs6_fu_3467_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs6_fu_3473_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1826.133 ; gain = 567.453 ; free physical = 3594 ; free virtual = 6351
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_bkb:/lenetSynthMatlab_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenetSynthMatlab_bkb:/lenetSynthMatlab_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_bkb:/lenetSynthMatlab_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'lenetSynthMatlab_bkb:/lenetSynthMatlab_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenetSynthMatlab_bkb:/lenetSynthMatlab_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'lenetSynthMatlab_bkb:/lenetSynthMatlab_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_tde_U18/lenetSynthMatlab_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/lenetSynthMatlab_tde_U18/lenetSynthMatlab_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_tde_U18/lenetSynthMatlab_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/lenetSynthMatlab_tde_U18/lenetSynthMatlab_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'U0/lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'U0/lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_DEL' (delay__parameterized44) to 'U0/lenetSynthMatlab_udo_U19/lenetSynthMatlab_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_vdy_U20/lenetSynthMatlab_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/lenetSynthMatlab_vdy_U20/lenetSynthMatlab_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_vdy_U20/lenetSynthMatlab_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/lenetSynthMatlab_vdy_U20/lenetSynthMatlab_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_vdy_U20/lenetSynthMatlab_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'U0/lenetSynthMatlab_vdy_U20/lenetSynthMatlab_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized0) to 'U0/lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized0) to 'U0/lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'U0/lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'U0/lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized44) to 'U0/lenetSynthMatlab_wdI_U21/lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'U0/lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'U0/lenetSynthMatlab_xdS_U22/lenetSynthMatlab_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_15_reg_3677_reg' and it is trimmed from '14' to '13' bits. [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:3474]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_maxval_6_reg_3898_reg' and it is trimmed from '14' to '13' bits. [/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.srcs/sources_1/ip/lenetSynthMatlab_0/hdl/vhdl/lenetSynthMatlab.vhd:2911]
INFO: [Synth 8-5545] ROM "notrhs1_fu_2196_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs2_fu_2214_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs7_fu_3254_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs8_fu_3272_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs6_fu_3473_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs_fu_1647_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs3_fu_2058_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs4_fu_2076_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs5_fu_2698_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs9_fu_3099_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs10_fu_3117_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[63]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[0]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[1]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[2]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[3]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[4]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[5]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[6]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[7]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[8]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[9]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[10]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[11]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[12]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[13]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[14]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[15]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[16]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[17]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[18]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[19]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[20]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[21]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[22]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[23]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[24]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[25]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[26]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[27]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[28]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[29]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[30]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[31]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[32]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[33]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[34]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[34]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[35]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[36]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[36]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[37]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[37]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[38]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[39]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[40]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[40]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[41]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[41]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[42]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[42]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[43]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[43]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[44]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[44]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[45]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[46]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[46]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[47]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[47]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[48]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[48]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[49]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[50]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[51]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[52]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[53]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[54]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[55]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[55]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[56]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[56]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[57]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[57]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[58]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[58]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[59]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[60]' (FDE) to 'U0/lenetSynthMatlab_wdI_U21/din1_buf1_reg[61]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/lenetSynthMatlab_wdI_U21/\din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/lenetSynthMatlab_wdI_U21/\din1_buf1_reg[62] )
INFO: [Synth 8-3886] merging instance 'U0/next_mul_reg_3587_reg[0]' (FDE) to 'U0/phi_mul_cast_reg_3582_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/next_mul_reg_3587_reg[1]' (FDE) to 'U0/phi_mul_cast_reg_3582_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/next_mul5_reg_3796_reg[0]' (FDE) to 'U0/phi_mul4_cast_reg_3791_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/next_mul5_reg_3796_reg[1]' (FDE) to 'U0/phi_mul4_cast_reg_3791_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/next_mul5_reg_3796_reg[2]' (FDE) to 'U0/phi_mul4_cast_reg_3791_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/next_mul3_reg_3692_reg[0]' (FDE) to 'U0/phi_mul2_cast_reg_3687_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/next_mul3_reg_3692_reg[1]' (FDE) to 'U0/phi_mul2_cast_reg_3687_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/lenetSynthMatlab_wdI_U21/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\tmp_20_reg_3809_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/p_shl24_cast_reg_4163_reg[6]' (FDE) to 'U0/p_shl23_cast_reg_4158_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/p_shl24_cast_reg_4163_reg[7]' (FDE) to 'U0/p_shl23_cast_reg_4158_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/p_shl23_cast_reg_4158_reg[8]' (FDE) to 'U0/p_shl22_cast_reg_4153_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/p_shl24_cast_reg_4163_reg[8]' (FDE) to 'U0/p_shl23_cast_reg_4158_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/p_shl23_cast_reg_4158_reg[9]' (FDE) to 'U0/p_shl22_cast_reg_4153_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/p_shl23_cast_reg_4158_reg[10]' (FDE) to 'U0/p_shl22_cast_reg_4153_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_120_reg_4203_reg[0]' (FDE) to 'U0/tmp_118_reg_4197_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_120_reg_4203_reg[1]' (FDE) to 'U0/tmp_118_reg_4197_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_120_reg_4203_reg[2]' (FDE) to 'U0/tmp_118_reg_4197_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_120_reg_4203_reg[3]' (FDE) to 'U0/tmp_118_reg_4197_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_32_reg_4135_reg[4]' (FDE) to 'U0/tmp_32_reg_4135_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\tmp_32_reg_4135_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/tmp_5_cast_reg_3781_reg[2]' (FDE) to 'U0/tmp_5_cast_reg_3781_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_5_cast_reg_3781_reg[5]' (FDE) to 'U0/tmp_5_cast_reg_3781_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_5_cast_reg_3781_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\tmp_5_cast_reg_3781_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_tde_U18/din1_buf1_reg[31]' (FDE) to 'U0/lenetSynthMatlab_tde_U18/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_c_sum_fu_1189/tmp_cast_reg_402_reg[3]' (FDE) to 'U0/grp_c_sum_fu_1189/tmp_cast_reg_402_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_c_sum_fu_1189/tmp_cast_reg_402_reg[8]' (FDE) to 'U0/grp_c_sum_fu_1189/tmp_cast_reg_402_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/grp_f_sum_fu_1195/tmp_141_cast_reg_348_reg[4]' (FDE) to 'U0/grp_f_sum_fu_1195/tmp_138_reg_343_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_f_sum_fu_1195/tmp_141_cast_reg_348_reg[5]' (FDE) to 'U0/grp_f_sum_fu_1195/tmp_138_reg_343_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/grp_f_sum_fu_1195/tmp_141_cast_reg_348_reg[6]' (FDE) to 'U0/grp_f_sum_fu_1195/tmp_138_reg_343_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_c_sum_fu_1189/\lenetSynthMatlab_bkb_U5/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_f_sum_fu_1195/\lenetSynthMatlab_bkb_U11/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'U0/grp_f_sum_fu_1195/tmp_139_reg_361_reg[0]' (FDE) to 'U0/grp_f_sum_fu_1195/tmp_141_reg_366_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_f_sum_fu_1195/tmp_139_reg_361_reg[1]' (FDE) to 'U0/grp_f_sum_fu_1195/tmp_141_reg_366_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_f_sum_fu_1195/tmp_139_reg_361_reg[2]' (FDE) to 'U0/grp_f_sum_fu_1195/tmp_141_reg_366_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_tde_U18/din1_buf1_reg[23]' (FDE) to 'U0/lenetSynthMatlab_tde_U18/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_tde_U18/din1_buf1_reg[24]' (FDE) to 'U0/lenetSynthMatlab_tde_U18/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_tde_U18/din1_buf1_reg[25]' (FDE) to 'U0/lenetSynthMatlab_tde_U18/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_tde_U18/din1_buf1_reg[26]' (FDE) to 'U0/lenetSynthMatlab_tde_U18/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_tde_U18/din1_buf1_reg[27]' (FDE) to 'U0/lenetSynthMatlab_tde_U18/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_tde_U18/din1_buf1_reg[28]' (FDE) to 'U0/lenetSynthMatlab_tde_U18/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_tde_U18/din1_buf1_reg[29]' (FDE) to 'U0/lenetSynthMatlab_tde_U18/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_tde_U18/din1_buf1_reg[30]' (FDE) to 'U0/lenetSynthMatlab_tde_U18/din1_buf1_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_sum_fu_1213/\lenetSynthMatlab_bkb_U1/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_d_sum_fu_1201/\lenetSynthMatlab_bkb_U8/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_g_sum_fu_1207/\lenetSynthMatlab_bkb_U14/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'U0/lenetSynthMatlab_tde_U18/din1_buf1_reg[0]' (FDE) to 'U0/lenetSynthMatlab_tde_U18/din1_buf1_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/lenetSynthMatlab_tde_U18/\din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/lenetSynthMatlab_tde_U18/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/lenetSynthMatlab_bkb_U17/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/lenetSynthMatlab_wdI_U21/\lenetSynthMatlab_ap_dadd_4_full_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
WARNING: [Synth 8-3332] Sequential element (tmp1_reg_420_reg[8]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[31]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[30]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[29]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[28]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[27]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[26]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[25]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[24]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[23]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[22]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[21]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[20]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[19]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[18]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[17]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[16]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[15]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[14]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[13]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[12]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[11]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[10]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[9]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[8]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[7]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[6]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_149_reg_384_reg[5]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_150_reg_415_reg[6]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (tmp_150_reg_415_reg[5]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/ce_r_reg) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[31]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[30]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[29]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[28]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[27]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[26]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[25]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[24]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[23]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[22]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[21]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[20]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[19]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[18]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[17]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[16]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[15]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[14]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[13]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[12]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[11]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[10]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[9]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[8]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[7]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[6]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[5]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[4]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[3]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[2]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[1]) is unused and will be removed from module c_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[0]) is unused and will be removed from module c_sum.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__2.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/ce_r_reg) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[31]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[30]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[29]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[28]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[27]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[26]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[25]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[24]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[23]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[22]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[21]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[20]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[19]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[18]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[17]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[16]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[15]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[14]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[13]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[12]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[11]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[10]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[9]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[8]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[7]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[6]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[5]) is unused and will be removed from module f_sum.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[4]) is unused and will be removed from module f_sum.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Removed BRAM instance from module lenetSynthMatlab due to constant propagation
Removed BRAM instance from module lenetSynthMatlab due to constant propagation
Removed BRAM instance from module lenetSynthMatlab due to constant propagation
Removed BRAM instance from module lenetSynthMatlab due to constant propagation
Removed BRAM instance from module lenetSynthMatlab due to constant propagation
Removed BRAM instance from module lenetSynthMatlab due to constant propagation
Removed BRAM instance from module lenetSynthMatlab due to constant propagation
Removed 7 RAM instances from module lenetSynthMatlab due to constant propagation
Removed BRAM instance from module lenetSynthMatlab due to constant propagation
Removed 1 RAM instances from module lenetSynthMatlab due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\rowOutIdx_5_reg_4088_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\rowOutIdx_reg_3736_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_59_reg_3918_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_4_reg_3713_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\tmp_86_reg_3988_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_c_sum_fu_1189/\tmp_cast_reg_402_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_c_sum_fu_1189/\tmp_reg_371_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:20 . Memory (MB): peak = 1826.133 ; gain = 567.453 ; free physical = 3549 ; free virtual = 6317
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_3/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_6/relu2ActivationMap_U/lenetSynthMatlab_jbC_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_6/relu2ActivationMap_U/lenetSynthMatlab_jbC_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_6/relu2ActivationMap_U/lenetSynthMatlab_jbC_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_6/relu2ActivationMap_U/lenetSynthMatlab_jbC_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_8/fv12_U/lenetSynthMatlab_kbM_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_8/fv12_U/lenetSynthMatlab_kbM_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_9/b_pool2ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_9/b_pool2ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_10/fv15_U/lenetSynthMatlab_ocq_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_10/fv15_U/lenetSynthMatlab_ocq_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:30 . Memory (MB): peak = 1826.133 ; gain = 567.453 ; free physical = 3381 ; free virtual = 6157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:34 . Memory (MB): peak = 1848.164 ; gain = 589.484 ; free physical = 3359 ; free virtual = 6135
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_1' (RAMB36E1_2) to 'U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_2' (RAMB36E1_2) to 'U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_3' (RAMB36E1_2) to 'U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_4' (RAMB36E1_2) to 'U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_5' (RAMB36E1_2) to 'U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_0'
INFO: [Synth 8-223] decloning instance 'U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_6' (RAMB36E1_2) to 'U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_0'
INFO: [Synth 8-4480] The timing for the instance U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/relu1ActivationMap_U/lenetSynthMatlab_eOg_ram_U/ram_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/relu2ActivationMap_U/lenetSynthMatlab_jbC_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/relu2ActivationMap_U/lenetSynthMatlab_jbC_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/relu2ActivationMap_U/lenetSynthMatlab_jbC_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/relu2ActivationMap_U/lenetSynthMatlab_jbC_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fv12_U/lenetSynthMatlab_kbM_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fv12_U/lenetSynthMatlab_kbM_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/b_pool2ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/b_pool2ActivationMap_U/lenetSynthMatlab_ncg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fv15_U/lenetSynthMatlab_ocq_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/fv15_U/lenetSynthMatlab_ocq_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:39 . Memory (MB): peak = 1867.594 ; gain = 608.914 ; free physical = 3354 ; free virtual = 6130
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:40 . Memory (MB): peak = 1867.594 ; gain = 608.914 ; free physical = 3354 ; free virtual = 6129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:40 . Memory (MB): peak = 1867.594 ; gain = 608.914 ; free physical = 3354 ; free virtual = 6129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:41 . Memory (MB): peak = 1867.594 ; gain = 608.914 ; free physical = 3352 ; free virtual = 6127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:41 . Memory (MB): peak = 1867.594 ; gain = 608.914 ; free physical = 3352 ; free virtual = 6127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:41 . Memory (MB): peak = 1867.594 ; gain = 608.914 ; free physical = 3350 ; free virtual = 6126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 1867.594 ; gain = 608.914 ; free physical = 3350 ; free virtual = 6126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    91|
|2     |DSP48E1    |     6|
|3     |DSP48E1_1  |     6|
|4     |DSP48E1_2  |     1|
|5     |DSP48E1_3  |     1|
|6     |DSP48E1_4  |     3|
|7     |DSP48E1_5  |     1|
|8     |LUT1       |   114|
|9     |LUT2       |   407|
|10    |LUT3       |  1451|
|11    |LUT4       |   947|
|12    |LUT5       |  1032|
|13    |LUT6       |  1550|
|14    |MUXCY      |   621|
|15    |MUXF7      |    29|
|16    |MUXF8      |     3|
|17    |RAM16X1S   |   224|
|18    |RAMB18E1   |     3|
|19    |RAMB18E1_1 |     7|
|20    |RAMB36E1_4 |     7|
|21    |RAMB36E1_5 |     9|
|22    |RAMB36E1_6 |    10|
|23    |RAMB36E1_7 |     4|
|24    |SRL16E     |    18|
|25    |XORCY      |   185|
|26    |FDE        |    23|
|27    |FDRE       |  4414|
|28    |FDSE       |    26|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 1867.594 ; gain = 608.914 ; free physical = 3350 ; free virtual = 6126
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1299 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:22 . Memory (MB): peak = 1867.594 ; gain = 277.117 ; free physical = 3417 ; free virtual = 6193
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 1867.602 ; gain = 608.914 ; free physical = 3417 ; free virtual = 6193
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 422 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 175 instances
  FDE => FDRE: 23 instances
  RAM16X1S => RAM32X1S (RAMS32): 224 instances

INFO: [Common 17-83] Releasing license: Synthesis
730 Infos, 194 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:45 . Memory (MB): peak = 1867.602 ; gain = 620.492 ; free physical = 3452 ; free virtual = 6229
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tyrian/nnproject/lenet5VHDL/lenet5VHDL.runs/lenetSynthMatlab_0_synth_1/lenetSynthMatlab_0.dcp' has been generated.
