INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/reports/link
	Log files: /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/matmult.xclbin.link_summary, at Mon Mar  3 09:45:08 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/reports/link/v++_link_matmult_guidance.html', at Mon Mar  3 09:45:08 2025
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [09:45:12] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/proj/solution/impl/export.xo --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int --temp_dir /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/proj/solution/impl/export.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [09:45:13] build_xd_ip_db started: /tools/Xilinx/Vitis/2023.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/sys_link/iprepo/xilinx_com_hls_func_1_0,func -o /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [09:45:19] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 458.316 ; gain = 0.000 ; free physical = 6003 ; free virtual = 102914
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [09:45:19] cfgen started: /tools/Xilinx/Vitis/2023.2/bin/cfgen  -dpa_mem_offload false -dmclkid 0 -r /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: func, num: 1  {func_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument func_1.x to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument func_1.y to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument func_1.z to HBM[0]
INFO: [SYSTEM_LINK 82-37] [09:45:27] cfgen finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 458.316 ; gain = 0.000 ; free physical = 6002 ; free virtual = 102915
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [09:45:27] cf2bd started: /tools/Xilinx/Vitis/2023.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/sys_link/_sysl/.xsd --temp_dir /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/sys_link --output_dir /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [09:45:30] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 458.316 ; gain = 0.000 ; free physical = 5995 ; free virtual = 102915
INFO: [v++ 60-1441] [09:45:30] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 475.047 ; gain = 0.000 ; free physical = 6077 ; free virtual = 102991
INFO: [v++ 60-1443] [09:45:30] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/sdsl.dat -rtd /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/cf2sw.rtd -nofilter /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/cf2sw_full.rtd -xclbin /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/xclbin_orig.xml -o /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/run_link
INFO: [v++ 60-1441] [09:45:35] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 475.047 ; gain = 0.000 ; free physical = 6049 ; free virtual = 102965
INFO: [v++ 60-1443] [09:45:35] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/run_link
INFO: [v++ 60-1441] [09:45:35] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.22 . Memory (MB): peak = 475.047 ; gain = 0.000 ; free physical = 6035 ; free virtual = 102951
INFO: [v++ 60-1443] [09:45:35] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 --remote_ip_cache /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/.ipcache --output_dir /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int --log_dir /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/logs/link --report_dir /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/reports/link --config /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/vplConfig.ini -k /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link --no-info --iprepo /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/xo/ip_repo/xilinx_com_hls_func_1_0 --messageDb /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/run_link/vpl.pb /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/run_link

****** vpl v2023.2 (64-bit)
  **** SW Build 4026344 on 2023-10-11-15:42:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.2
INFO: [VPL 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform
[09:45:46] Run vpl: Step create_project: Started
Creating Vivado project.
[09:45:52] Run vpl: Step create_project: Completed
[09:45:52] Run vpl: Step create_bd: Started
[09:46:19] Run vpl: Step create_bd: Completed
[09:46:19] Run vpl: Step update_bd: Started
[09:46:20] Run vpl: Step update_bd: Completed
[09:46:20] Run vpl: Step generate_target: Started
[09:47:11] Run vpl: Step generate_target: Completed
[09:47:11] Run vpl: Step config_hw_runs: Started
[09:47:52] Run vpl: Step config_hw_runs: Completed
[09:47:52] Run vpl: Step synth: Started
[09:48:23] Block-level synthesis in progress, 0 of 134 jobs complete, 4 jobs running.
[09:48:54] Block-level synthesis in progress, 0 of 134 jobs complete, 4 jobs running.
[09:49:24] Block-level synthesis in progress, 5 of 134 jobs complete, 3 jobs running.
[09:49:54] Block-level synthesis in progress, 5 of 134 jobs complete, 4 jobs running.
[09:50:24] Block-level synthesis in progress, 7 of 134 jobs complete, 4 jobs running.
[09:50:54] Block-level synthesis in progress, 11 of 134 jobs complete, 3 jobs running.
[09:51:24] Block-level synthesis in progress, 12 of 134 jobs complete, 4 jobs running.
[09:51:54] Block-level synthesis in progress, 15 of 134 jobs complete, 2 jobs running.
[09:52:25] Block-level synthesis in progress, 16 of 134 jobs complete, 3 jobs running.
[09:52:55] Block-level synthesis in progress, 17 of 134 jobs complete, 4 jobs running.
[09:53:25] Block-level synthesis in progress, 20 of 134 jobs complete, 3 jobs running.
[09:53:55] Block-level synthesis in progress, 20 of 134 jobs complete, 4 jobs running.
[09:54:25] Block-level synthesis in progress, 24 of 134 jobs complete, 1 job running.
[09:54:55] Block-level synthesis in progress, 24 of 134 jobs complete, 4 jobs running.
[09:55:26] Block-level synthesis in progress, 26 of 134 jobs complete, 2 jobs running.
[09:55:56] Block-level synthesis in progress, 29 of 134 jobs complete, 2 jobs running.
[09:56:26] Block-level synthesis in progress, 30 of 134 jobs complete, 3 jobs running.
[09:56:56] Block-level synthesis in progress, 31 of 134 jobs complete, 3 jobs running.
[09:57:26] Block-level synthesis in progress, 34 of 134 jobs complete, 3 jobs running.
[09:57:57] Block-level synthesis in progress, 35 of 134 jobs complete, 4 jobs running.
[09:58:27] Block-level synthesis in progress, 37 of 134 jobs complete, 3 jobs running.
[09:58:57] Block-level synthesis in progress, 38 of 134 jobs complete, 4 jobs running.
[09:59:27] Block-level synthesis in progress, 40 of 134 jobs complete, 3 jobs running.
[09:59:58] Block-level synthesis in progress, 43 of 134 jobs complete, 4 jobs running.
[10:00:28] Block-level synthesis in progress, 44 of 134 jobs complete, 3 jobs running.
[10:00:58] Block-level synthesis in progress, 48 of 134 jobs complete, 3 jobs running.
[10:01:28] Block-level synthesis in progress, 49 of 134 jobs complete, 4 jobs running.
[10:01:59] Block-level synthesis in progress, 53 of 134 jobs complete, 2 jobs running.
[10:02:29] Block-level synthesis in progress, 57 of 134 jobs complete, 2 jobs running.
[10:02:59] Block-level synthesis in progress, 61 of 134 jobs complete, 2 jobs running.
[10:03:29] Block-level synthesis in progress, 66 of 134 jobs complete, 2 jobs running.
[10:04:00] Block-level synthesis in progress, 72 of 134 jobs complete, 1 job running.
[10:04:30] Block-level synthesis in progress, 75 of 134 jobs complete, 2 jobs running.
[10:05:00] Block-level synthesis in progress, 76 of 134 jobs complete, 4 jobs running.
[10:05:30] Block-level synthesis in progress, 79 of 134 jobs complete, 2 jobs running.
[10:06:01] Block-level synthesis in progress, 79 of 134 jobs complete, 4 jobs running.
[10:06:31] Block-level synthesis in progress, 82 of 134 jobs complete, 1 job running.
[10:07:01] Block-level synthesis in progress, 83 of 134 jobs complete, 3 jobs running.
[10:07:32] Block-level synthesis in progress, 85 of 134 jobs complete, 2 jobs running.
[10:08:02] Block-level synthesis in progress, 89 of 134 jobs complete, 1 job running.
[10:08:32] Block-level synthesis in progress, 93 of 134 jobs complete, 2 jobs running.
[10:09:03] Block-level synthesis in progress, 100 of 134 jobs complete, 1 job running.
[10:09:33] Block-level synthesis in progress, 103 of 134 jobs complete, 1 job running.
[10:10:03] Block-level synthesis in progress, 107 of 134 jobs complete, 3 jobs running.
[10:10:34] Block-level synthesis in progress, 111 of 134 jobs complete, 4 jobs running.
[10:11:04] Block-level synthesis in progress, 111 of 134 jobs complete, 4 jobs running.
[10:11:34] Block-level synthesis in progress, 115 of 134 jobs complete, 4 jobs running.
[10:12:05] Block-level synthesis in progress, 115 of 134 jobs complete, 4 jobs running.
[10:12:35] Block-level synthesis in progress, 119 of 134 jobs complete, 2 jobs running.
[10:13:06] Block-level synthesis in progress, 119 of 134 jobs complete, 4 jobs running.
[10:13:36] Block-level synthesis in progress, 123 of 134 jobs complete, 0 jobs running.
[10:14:06] Block-level synthesis in progress, 123 of 134 jobs complete, 4 jobs running.
[10:14:37] Block-level synthesis in progress, 127 of 134 jobs complete, 0 jobs running.
[10:15:07] Block-level synthesis in progress, 129 of 134 jobs complete, 3 jobs running.
[10:15:37] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[10:16:08] Block-level synthesis in progress, 133 of 134 jobs complete, 1 job running.
[10:16:38] Top-level synthesis in progress.
[10:17:08] Top-level synthesis in progress.
[10:17:36] Run vpl: Step synth: Completed
[10:17:36] Run vpl: Step impl: Started
[10:24:11] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 38m 33s 

[10:24:11] Starting logic optimization..
[10:24:41] Phase 1 Initialization
[10:24:41] Phase 1.1 Core Generation And Design Setup
[10:25:11] Phase 1.2 Setup Constraints And Sort Netlist
[10:25:11] Phase 2 Timer Update And Timing Data Collection
[10:25:11] Phase 2.1 Timer Update
[10:25:11] Phase 2.2 Timing Data Collection
[10:25:42] Phase 3 Retarget
[10:25:42] Phase 4 Constant propagation
[10:26:12] Phase 5 Sweep
[10:26:42] Phase 6 BUFG optimization
[10:27:13] Phase 7 Shift Register Optimization
[10:27:13] Phase 8 Post Processing Netlist
[10:27:13] Phase 9 Finalization
[10:27:13] Phase 9.1 Finalizing Design Cores and Updating Shapes
[10:27:43] Phase 9.2 Verifying Netlist Connectivity
[10:28:13] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 04m 02s 

[10:28:13] Starting logic placement..
[10:28:44] Phase 1 Placer Initialization
[10:28:44] Phase 1.1 Placer Initialization Netlist Sorting
[10:31:16] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[10:31:46] Phase 1.3 Build Placer Netlist Model
[10:33:17] Phase 1.4 Constrain Clocks/Macros
[10:33:48] Phase 2 Global Placement
[10:33:48] Phase 2.1 Floorplanning
[10:34:18] Phase 2.1.1 Partition Driven Placement
[10:34:18] Phase 2.1.1.1 PBP: Partition Driven Placement
[10:34:18] Phase 2.1.1.2 PBP: Clock Region Placement
[10:35:19] Phase 2.1.1.3 PBP: Compute Congestion
[10:35:19] Phase 2.1.1.4 PBP: UpdateTiming
[10:35:49] Phase 2.1.1.5 PBP: Add part constraints
[10:36:20] Phase 2.2 Physical Synthesis After Floorplan
[10:36:50] Phase 2.3 Update Timing before SLR Path Opt
[10:36:50] Phase 2.4 Post-Processing in Floorplanning
[10:36:50] Phase 2.5 Global Placement Core
[10:44:58] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[10:44:58] Phase 2.5.2 Physical Synthesis In Placer
[10:47:00] Phase 3 Detail Placement
[10:47:00] Phase 3.1 Commit Multi Column Macros
[10:47:30] Phase 3.2 Commit Most Macros & LUTRAMs
[10:48:31] Phase 3.3 Small Shape DP
[10:48:31] Phase 3.3.1 Small Shape Clustering
[10:48:31] Phase 3.3.2 Slice Area Swap
[10:48:31] Phase 3.3.2.1 Slice Area Swap Initial
[10:49:32] Phase 3.4 Place Remaining
[10:49:32] Phase 3.5 Re-assign LUT pins
[10:50:03] Phase 3.6 Pipeline Register Optimization
[10:50:03] Phase 3.7 Fast Optimization
[10:51:04] Phase 4 Post Placement Optimization and Clean-Up
[10:51:04] Phase 4.1 Post Commit Optimization
[10:51:35] Phase 4.1.1 Post Placement Optimization
[10:52:05] Phase 4.1.1.1 BUFG Insertion
[10:52:05] Phase 1 Physical Synthesis Initialization
[10:52:36] Phase 4.1.1.2 BUFG Replication
[10:52:36] Phase 4.1.1.3 Post Placement Timing Optimization
[10:53:36] Phase 4.1.1.4 Replication
[10:54:37] Phase 4.2 Post Placement Cleanup
[10:54:37] Phase 4.3 Placer Reporting
[10:54:37] Phase 4.3.1 Print Estimated Congestion
[10:55:08] Phase 4.4 Final Placement Cleanup
[10:57:09] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 28m 55s 

[10:57:09] Starting logic routing..
[10:57:40] Phase 1 Build RT Design
[10:58:41] Phase 2 Router Initialization
[10:58:41] Phase 2.1 Fix Topology Constraints
[10:58:41] Phase 2.2 Pre Route Cleanup
[10:58:41] Phase 2.3 Global Clock Net Routing
[10:59:11] Phase 2.4 Update Timing
[11:00:12] Phase 2.5 Update Timing for Bus Skew
[11:00:12] Phase 2.5.1 Update Timing
[11:00:43] Phase 3 Initial Routing
[11:00:43] Phase 3.1 Global Routing
[11:00:43] Phase 3.2 Initial Net Routing
[11:00:43] Phase 4 Rip-up And Reroute
[11:00:43] Phase 4.1 Global Iteration 0
[11:03:15] Phase 4.2 Global Iteration 1
[11:03:45] Phase 5 Delay and Skew Optimization
[11:03:45] Phase 5.1 Delay CleanUp
[11:03:45] Phase 5.1.1 Update Timing
[11:04:16] Phase 5.1.2 Update Timing
[11:04:47] Phase 5.2 Clock Skew Optimization
[11:04:47] Phase 6 Post Hold Fix
[11:04:47] Phase 6.1 Hold Fix Iter
[11:04:47] Phase 6.1.1 Update Timing
[11:04:47] Phase 6.2 Non Free Resource Hold Fix Iter
[11:04:47] Phase 7 Leaf Clock Prog Delay Opt
[11:05:17] Phase 7.1 Optimize Skews
[11:05:17] Phase 7.1.1 Leaf ClockOpt Init
[11:05:48] Phase 7.2 Post SkewOpt Delay Cleanup
[11:05:48] Phase 7.2.1 Delay CleanUp
[11:05:48] Phase 7.2.1.1 Update Timing
[11:06:19] Phase 7.2.1.2 Update Timing
[11:06:49] Phase 7.3 Post SkewOpt Hold Fix
[11:06:49] Phase 7.3.1 Hold Fix Iter
[11:06:49] Phase 7.3.1.1 Update Timing
[11:07:20] Phase 8 Route finalize
[11:07:50] Phase 9 Verifying routed nets
[11:07:50] Phase 10 Depositing Routes
[11:07:50] Phase 11 Resolve XTalk
[11:07:50] Phase 12 Post Router Timing
[11:08:51] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 11m 41s 

[11:08:51] Starting bitstream generation..
[11:08:51] Phase 13 Post-Route Event Processing
[11:15:27] Creating bitmap...
[11:19:31] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[11:19:31] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 10m 40s 
Check VPL, containing 12 checks, has run: 0 errors, 2 advisory violations
ADVISORY: [AUTO-FREQ-SCALING-08] For clock clk_kernel_00_unbuffered_net, the auto scaled frequency 368.1 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 300.0 MHz.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 470.1 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
[11:20:29] Run vpl: Step impl: Completed
[11:20:30] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [11:20:31] Run run_link: Step vpl: Completed
Time (s): cpu = 00:01:04 ; elapsed = 01:34:55 . Memory (MB): peak = 475.047 ; gain = 0.000 ; free physical = 14980 ; free virtual = 103437
INFO: [v++ 60-1443] [11:20:31] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/address_map.xml -sdsl /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/sdsl.dat -xclbin /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/xclbin_orig.xml -rtd /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/matmult.rtd -o /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/matmult.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [11:20:35] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 475.047 ; gain = 0.000 ; free physical = 14967 ; free virtual = 103446
INFO: [v++ 60-1443] [11:20:35] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/matmult.rtd --append-section :JSON:/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/matmult_xml.rtd --add-section BUILD_METADATA:JSON:/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/matmult_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/matmult.xml --add-section SYSTEM_METADATA:RAW:/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/matmult.xclbin
INFO: [v++ 60-1454] Run Directory: /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/run_link
XRT Build Version: 2.16.204 (2023.2)
       Build Date: 2023-10-11 23:46:00
          Hash ID: fa4c0045003fed0acea4593788dce5ef6d0b66ee
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 47528498 bytes
Format : RAW
File   : '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/matmult_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2331 bytes
Format : JSON
File   : '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/matmult_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 3393 bytes
Format : RAW
File   : '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/matmult.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 25145 bytes
Format : RAW
File   : '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (47586827 bytes) to the output file: /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/matmult.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [11:20:35] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.22 . Memory (MB): peak = 475.047 ; gain = 0.000 ; free physical = 14922 ; free virtual = 103449
INFO: [v++ 60-1443] [11:20:35] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/matmult.xclbin.info --input /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/matmult.xclbin
INFO: [v++ 60-1454] Run Directory: /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/run_link
INFO: [v++ 60-1441] [11:20:35] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.43 . Memory (MB): peak = 475.047 ; gain = 0.000 ; free physical = 14919 ; free virtual = 103446
INFO: [v++ 60-1443] [11:20:35] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/run_link
INFO: [v++ 60-1441] [11:20:35] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 475.047 ; gain = 0.000 ; free physical = 14919 ; free virtual = 103446
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/reports/link/system_estimate_matmult.xtxt
INFO: [v++ 60-586] Created /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/matmult.ltx
INFO: [v++ 60-586] Created matmult.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/reports/link/v++_link_matmult_guidance.html
	Timing Report: /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/logs/link/vivado.log
	Steps Log File: /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/matmult.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 35m 30s
INFO: [v++ 60-1653] Closing dispatch client.
