# do run.tcl
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:33:00 on Aug 23,2019
# vcom -f dut_vhd.f 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package constantspackage
# -- Loading package constantspackage
# -- Compiling package vpfRecords
# -- Loading package vpfRecords
# -- Compiling entity vfpConfig
# -- Compiling architecture arch_imp of vfpConfig
# -- Compiling entity pixelCord
# -- Compiling architecture rtl of pixelCord
# -- Compiling entity VFP_v1_0
# -- Compiling architecture arch_imp of VFP_v1_0
# -- Compiling entity videoProcess_v1_0_m_axis_mm2s
# -- Compiling architecture arch_imp of videoProcess_v1_0_m_axis_mm2s
# End time: 17:33:00 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:33:01 on Aug 23,2019
# vlog -f dut_vlg.f 
# -- Compiling module template
# 
# Top level modules:
# 	template
# End time: 17:33:01 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:33:01 on Aug 23,2019
# vlog -f tb.f 
# ** Note: (vlog-2286) ../modules/top.sv(1): Using implicit +incdir+C:/questasim64_10.6c/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package socTest_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface template_if
# -- Compiling interface axiLite_if
# -- Compiling interface rgb_if
# -- Compiling interface axi4_stream_if
# -- Compiling module adder
# -- Importing package socTest_pkg
# -- Compiling module vfpConfigDut
# -- Compiling module rgb_color
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:33:01 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:33:02 on Aug 23,2019
# vopt top -o top_optimized "+acc" "+cover=sbfec+top(rtl)." 
# 
# Top level modules:
# 	top
# 
# Analyzing design...
# -- Loading module top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package socTest_pkg
# -- Loading interface axiLite_if
# -- Loading interface axi4_stream_if
# -- Loading interface rgb_if
# -- Loading interface template_if
# -- Loading module adder
# -- Loading module template
# -- Loading module vfpConfigDut
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package constantspackage
# -- Loading package vpfRecords
# -- Loading entity VFP_v1_0
# -- Loading architecture arch_imp of VFP_v1_0
# -- Loading entity vfpConfig
# -- Loading entity videoProcess_v1_0_m_axis_mm2s
# -- Loading architecture arch_imp of vfpConfig
# -- Loading architecture arch_imp of videoProcess_v1_0_m_axis_mm2s
# -- Loading module rgb_color
# -- Loading entity pixelCord
# -- Loading architecture rtl of pixelCord
# -- Loading package mtiUvm.questa_uvm_pkg
# Optimizing 22 design-units (inlining 0/13 module instances, 0/4 architecture instances):
# -- Optimizing architecture arch_imp of vfpConfig
# -- Optimizing package vpfRecords
# -- Optimizing architecture arch_imp of videoProcess_v1_0_m_axis_mm2s
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "videoProcess_v1_0_m_axis_mm2s(arch_imp)".
# -- Optimizing package constantspackage
# -- Optimizing architecture arch_imp of VFP_v1_0
# -- Optimizing architecture rtl of pixelCord
# -- Optimizing interface axi4_stream_if(fast)
# -- Optimizing interface rgb_if(fast)
# -- Optimizing module top(fast)
# -- Optimizing module template(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "template(fast)".
# -- Optimizing module vfpConfigDut(fast)
# -- Optimizing module rgb_color(fast)
# -- Optimizing interface axiLite_if(fast)
# -- Optimizing module adder(fast)
# -- Optimizing interface template_if(fast)
# -- Optimizing package socTest_pkg(fast)
# -- Optimizing interface axiLite_if(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing interface template_if(fast)
# -- Optimizing interface rgb_if(fast)
# -- Optimizing interface axi4_stream_if(fast)
# Optimized design name is top_optimized
# End time: 17:33:05 on Aug 23,2019, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=template_test" 
# Start time: 17:33:05 on Aug 23,2019
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.axi4_stream_if(fast)
# Loading work.rgb_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.socTest_pkg(fast)
# Loading work.axiLite_if(fast)
# Loading work.template_if(fast)
# Loading work.top(fast)
# Loading work.axiLite_if(fast)
# Loading work.axi4_stream_if(fast)
# Loading work.rgb_if(fast)
# Loading work.template_if(fast)
# Loading work.adder(fast)
# Loading work.template(fast)
# Loading work.vfpConfigDut(fast)
# Loading work.rgb_color(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constantspackage
# Loading work.vpfrecords
# Loading work.vfp_v1_0(arch_imp)#1
# Loading work.vfpconfig(arch_imp)#1
# Loading work.videoprocess_v1_0_m_axis_mm2s(arch_imp)#1
# Loading work.pixelcord(rtl)#1
# ** Warning: (vsim-3839) ../modules/top.sv(2244): Variable '/top/frame_slave_if/oRed', driven via a port connection, is multiply driven. See ../modules/top.sv(2485).
#    Time: 0 ns  Iteration: 0  Instance: /top/frame_slave_if File: ../modules/top.sv
# Loading C:/questasim64_10.6c/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ** Warning: (vsim-8570) The repeat range '51:100000' specified for a transition item of the bin 'transactions_huge' of coverpoint 'CONSECUTIVE_TRANSACTIONS' in instance '\/top/vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_waiting_time' of coverpoint 'TRANSACTION_WAITING' in instance '\/top/vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_ready_time' of coverpoint 'READY_WITHOUT_VALID' in instance '\/top/vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/vif
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test template_test...
# --------------------------------------------------------------------------
# Name                           Type                            Size  Value
# --------------------------------------------------------------------------
# uvm_test_top                   template_test                   -     @488 
#   sa_env                       template_env                    -     @495 
#     aL_agt                     axiLite_agent                   -     @554 
#       aL_drv                   axiLite_driver                  -     @714 
#         rsp_port               uvm_analysis_port               -     @729 
#         seq_item_port          uvm_seq_item_pull_port          -     @721 
#         id                     integral                        32    'h0  
#       aL_mon                   axiLite_monitor                 -     @586 
#         dut_inputs_port        uvm_analysis_port               -     @743 
#         dut_outputs_port       uvm_analysis_port               -     @751 
#         item_collected_port    uvm_analysis_port               -     @597 
#         id                     integral                        32    'h0  
#       aL_sqr                   axiLite_sequencer               -     @605 
#         rsp_export             uvm_analysis_export             -     @612 
#         seq_item_export        uvm_seq_item_pull_imp           -     @706 
#         id                     integral                        32    'h0  
#         arbitration_queue      array                           0     -    
#         lock_queue             array                           0     -    
#         num_last_reqs          integral                        32    'd1  
#         num_last_rsps          integral                        32    'd1  
#       item_collected_port      uvm_analysis_port               -     @578 
#     aL_fc_sub                  axiLite_fc_subscriber           -     @562 
#       analysis_imp             uvm_analysis_imp                -     @569 
#     frame_agent                uvm_agent                       -     @524 
#       frame_ap                 uvm_analysis_port               -     @767 
#       frame_drvr               uvm_driver #(REQ,RSP)           -     @884 
#         rsp_port               uvm_analysis_port               -     @899 
#         seq_item_port          uvm_seq_item_pull_port          -     @891 
#       frame_mon                uvm_monitor                     -     @907 
#         frame_ap               uvm_analysis_port               -     @916 
#       frame_seqr               uvm_sequencer                   -     @775 
#         rsp_export             uvm_analysis_export             -     @782 
#         seq_item_export        uvm_seq_item_pull_imp           -     @876 
#         arbitration_queue      array                           0     -    
#         lock_queue             array                           0     -    
#         num_last_reqs          integral                        32    'd1  
#         num_last_rsps          integral                        32    'd1  
#     frame_fc_sub               rgb_fc_subscriber               -     @531 
#       analysis_imp             uvm_analysis_imp                -     @538 
#     frame_sb                   rgb_scoreboard                  -     @546 
#       frame_analysis_export    uvm_analysis_export             -     @929 
#       frame_sb_sub             rgb_sb_subscriber               -     @937 
#         analysis_imp           uvm_analysis_imp                -     @944 
#     sa_agent                   template_agent                  -     @502 
#       agent_ap_afterToDut      uvm_analysis_port               -     @961 
#       agent_ap_beforeFromDut   uvm_analysis_port               -     @953 
#       sa_drvr                  template_driver                 -     @1078
#         rsp_port               uvm_analysis_port               -     @1093
#         seq_item_port          uvm_seq_item_pull_port          -     @1085
#       sa_mon_afterToDut        template_monitor_afterToDut     -     @1108
#         mon_ap_afterToDut      uvm_analysis_port               -     @1117
#       sa_mon_beforeFromDut     template_monitor_beforeFromDut  -     @1101
#         mon_ap_beforeFromDut   uvm_analysis_port               -     @1126
#       sa_seqr                  template_sequencer              -     @969 
#         rsp_export             uvm_analysis_export             -     @976 
#         seq_item_export        uvm_seq_item_pull_imp           -     @1070
#         arbitration_queue      array                           0     -    
#         lock_queue             array                           0     -    
#         num_last_reqs          integral                        32    'd1  
#         num_last_rsps          integral                        32    'd1  
#     sa_sb                      template_scoreboard             -     @509 
#       after_fifo               uvm_tlm_analysis_fifo #(T)      -     @1202
#         analysis_export        uvm_analysis_imp                -     @1241
#         get_ap                 uvm_analysis_port               -     @1233
#         get_peek_export        uvm_get_peek_imp                -     @1217
#         put_ap                 uvm_analysis_port               -     @1225
#         put_export             uvm_put_imp                     -     @1209
#       before_fifo              uvm_tlm_analysis_fifo #(T)      -     @1155
#         analysis_export        uvm_analysis_imp                -     @1194
#         get_ap                 uvm_analysis_port               -     @1186
#         get_peek_export        uvm_get_peek_imp                -     @1170
#         put_ap                 uvm_analysis_port               -     @1178
#         put_export             uvm_put_imp                     -     @1162
#       sb_export_afterToDut     uvm_analysis_export             -     @1147
#       sb_export_beforeFromDut  uvm_analysis_export             -     @1139
# --------------------------------------------------------------------------
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 109 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   ax_module_mon
#   ax_packet
#   axi4_stream_agents_config
#   axi4_stream_ax_monitor
#   axi4_stream_config
#   axi4_stream_env
#   axi4_stream_master_agent
#   axi4_stream_master_driver
#   axi4_stream_master_sequence
#   axi4_stream_master_sequencer
#   axi4_stream_monitor
#   axi4_stream_slave_agent
#   axi4_stream_slave_driver
#   axi4_stream_test
#   axi4_stream_valid_cycle
#   axiLite_agent
#   axiLite_configuration
#   axiLite_directed_sequence
#   axiLite_driver
#   axiLite_fc_subscriber
#   axiLite_monitor
#   axiLite_no_activity_sequence
#   axiLite_random_sequence
#   axiLite_sequencer
#   axiLite_test
#   axiLite_transaction
#   axiLite_usevar_sequence
#   questa_uvm_recorder
#   random_sequence_r2
#   rgb_configuration
#   rgb_fc_subscriber
#   rgb_sb_subscriber
#   rgb_scoreboard
#   rgb_test
#   rgb_test1
#   rgb_test2
#   rgb_transaction#(cfg)
#   template_agent
#   template_configuration
#   template_driver
#   template_env
#   template_monitor_afterToDut
#   template_monitor_beforeFromDut
#   template_scoreboard
#   template_sequence
#   template_sequencer
#   template_test
#   template_transaction
#   top_sequence
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# Detected new frame_tx on interface #         1
# 
# UVM_INFO ../modules/top.sv(1886) @ 80: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 1040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 1100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 1160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 1220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 1280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 1340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 1400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 1460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 1520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 1580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 1640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 1700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 1760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 1820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 1880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 1940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 2000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 2060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 2120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 2180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 2240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 2300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 2360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 2420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 2480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 2540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 2600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 2660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 2720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 2780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 2840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 2900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 2960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 3020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 3080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 3140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 3200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 3260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 3320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 3380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 3440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 3500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 3560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 3620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 3680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 3740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 3800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 3860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 3920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 3980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 4040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 4100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 4160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 4220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 4280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 4340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 4400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 4460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 4520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 4580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 4640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 4700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 4760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 4820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 4880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 4940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 5000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 5060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 5120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 5180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 5240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 5300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 5360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 5420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 5480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 5540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 5600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 5660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 5720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 5780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 5840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 5900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 5960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 6020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 6080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 6140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 6200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 6260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 6320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 6380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 6440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 6500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 6560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 6620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 6680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 6740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 6800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 6860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 6920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 6980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 7040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 7100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 7160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 7220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 7280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 7340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 7400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 7460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 7520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 7580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 7640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 7700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 7760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 7820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 7880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 7940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 8000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 8060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 8120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 8180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 8240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 8300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 8360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 8420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 8480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 8540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 8600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 8660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 8720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 8780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 8840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 8900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 8960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 9020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 9080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 9140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 9200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 9260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 9320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 9380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 9440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 9500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 9560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 9620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 9680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 9740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 9800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 9860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 9920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 9980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 10040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 10100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 10160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 10220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 10280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 10340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 10400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 10460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 10520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 10580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 10640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 10700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 10760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 10820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 10880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 10940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 11000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 11060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 11120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 11180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 11240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 11300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 11360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 11420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 11480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 11540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 11600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 11660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 11720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 11780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 11840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 11900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 11960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 12020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 12080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 12140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 12200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 12260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 12320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 12380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 12440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 12500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 12560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 12620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 12680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 12740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 12800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 12860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 12920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 12980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 13040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 13100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 13160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 13220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 13280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 13340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 13400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 13460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 13520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 13580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 13640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 13700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 13760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 13820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 13880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 13940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 14000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 14060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 14120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 14180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 14240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 14300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 14360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 14420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 14480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 14540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 14600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 14660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 14720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 14780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 14840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 14900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 14960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 15020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 15080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 15140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 15200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 15260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 15320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 15380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 15440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 15500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 15560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 15620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 15680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 15740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 15800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 15860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 15920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 15980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 16040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 16100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 16160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 16220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 16280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 16340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 16400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 16460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 16520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 16580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 16640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 16700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 16760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 16820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 16880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 16940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 17000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 17060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 17120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 17180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 17240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 17300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 17360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 17420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 17480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 17540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 17600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 17660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 17720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 17780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 17840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 17900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 17960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 18020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 18080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 18140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 18200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 18260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 18320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 18380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 18440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 18500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 18560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 18620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 18680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 18740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 18800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 18860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 18920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 18980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 19040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 19100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 19160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 19220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 19280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 19340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 19400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 19460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 19520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 19580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 19640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 19700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 19760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 19820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 19880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 19940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 20000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 20060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 20120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 20180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 20240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 20300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 20360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 20420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 20480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 20540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 20600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 20660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 20720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 20780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 20840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 20900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 20960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 21020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 21080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 21140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 21200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 21260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 21320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 21380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 21440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 21500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 21560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 21620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 21680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 21740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 21800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 21860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 21920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 21980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 22040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 22100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 22160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 22220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 22280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 22340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 22400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 22460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 22520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 22580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 22640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 22700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 22760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 22820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 22880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 22940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 23000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 23060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 23120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 23180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 23240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 23300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 23360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 23420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 23480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 23540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 23600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 23660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 23720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 23780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 23840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 23900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 23960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 24020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 24080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 24140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 24200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 24260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 24320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 24380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 24440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 24500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 24560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 24620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 24680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 24740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 24800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 24860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 24920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 24980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 25040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 25100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 25160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 25220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 25280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 25340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 25400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 25460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 25520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 25580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 25640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 25700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 25760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 25820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 25880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 25940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 26000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 26060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 26120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 26180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 26240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 26300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 26360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 26420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 26480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 26540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 26600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 26660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 26720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 26780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 26840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 26900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 26960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 27020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 27080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 27140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 27200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 27260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 27320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 27380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 27440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 27500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 27560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 27620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 27680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 27740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 27800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 27860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 27920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 27980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 28040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 28100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 28160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 28220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 28280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 28340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 28400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 28460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 28520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 28580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 28640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 28700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 28760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 28820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 28880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 28940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 29000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 29060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 29120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 29180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 29240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 29300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 29360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 29420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 29480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 29540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 29600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 29660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 29720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 29780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 29840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 29900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 29960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 30020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 30080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 30140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 30200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 30260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 30320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 30380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 30440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 30500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 30560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 30620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 30680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 30740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 30800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 30860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 30920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 30980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 31040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 31100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 31160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 31220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 31280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 31340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 31400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 31460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 31520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 31580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 31640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 31700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 31760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 31820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 31880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 31940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 32000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 32060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 32120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 32180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 32240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 32300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 32360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 32420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 32480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 32540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 32600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 32660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 32720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 32780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 32840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 32900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 32960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 33020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 33080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 33140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 33200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 33260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 33320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 33380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 33440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 33500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 33560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 33620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 33680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 33740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 33800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 33860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 33920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 33980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 34040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 34100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 34160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 34220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 34280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 34340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 34400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 34460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 34520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 34580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 34640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 34700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 34760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 34820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 34880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 34940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 35000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 35060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 35120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 35180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 35240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 35300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 35360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 35420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 35480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 35540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 35600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 35660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 35720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 35780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 35840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 35900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 35960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 36020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 36080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 36140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 36200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 36260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 36320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 36380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 36440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 36500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 36560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 36620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 36680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 36740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 36800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 36860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 36920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 36980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 37040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 37100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 37160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 37220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 37280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 37340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 37400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 37460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 37520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 37580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 37640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 37700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 37760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 37820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 37880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 37940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 38000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 38060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 38120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 38180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 38240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 38300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 38360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 38420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 38480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 38540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 38600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 38660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 38720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 38780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 38840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 38900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 38960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 39020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 39080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 39140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 39200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 39260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 39320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 39380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 39440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 39500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 39560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 39620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 39680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 39740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 39800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 39860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 39920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 39980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 40040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 40100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 40160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 40220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 40280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 40340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 40400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 40460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 40520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 40580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 40640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 40700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 40760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 40820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 40880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 40940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 41000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 41060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 41120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 41180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 41240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 41300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 41360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 41420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 41480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 41540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 41600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 41660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 41720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 41780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 41840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 41900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 41960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 42020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 42080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 42140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 42200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 42260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 42320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 42380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 42440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 42500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 42560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 42620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 42680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 42740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 42800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 42860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 42920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 42980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 43040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 43100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 43160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 43220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 43280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 43340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 43400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 43460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 43520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 43580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 43640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 43700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 43760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 43820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 43880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 43940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 44000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 44060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 44120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 44180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 44240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 44300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 44360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 44420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 44480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 44540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 44600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 44660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 44720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 44780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 44840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 44900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 44960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 45020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 45080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 45140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 45200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 45260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 45320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 45380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 45440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 45500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 45560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 45620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 45680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 45740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 45800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 45860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 45920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 45980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 46040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 46100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 46160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 46220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 46280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 46340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 46400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 46460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 46520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 46580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 46640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 46700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 46760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 46820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 46880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 46940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 47000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 47060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 47120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 47180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 47240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 47300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 47360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 47420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 47480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 47540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 47600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 47660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 47720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 47780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 47840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 47900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 47960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 48020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 48080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 48140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 48200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 48260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 48320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 48380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 48440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 48500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 48560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 48620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 48680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 48740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 48800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 48860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 48920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 48980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 49040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 49100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 49160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 49220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 49280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 49340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 49400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 49460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 49520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 49580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 49640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 49700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 49760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 49820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 49880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 49940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 50000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 50060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 50120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 50180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 50240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 50300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 50360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 50420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 50480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 50540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 50600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 50660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 50720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 50780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 50840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 50900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 50960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 51020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 51080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 51140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 51200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 51260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 51320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 51380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 51440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 51500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 51560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 51620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 51680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 51740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 51800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 51860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 51920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 51980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 52040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 52100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 52160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 52220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 52280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 52340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 52400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 52460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 52520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 52580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 52640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 52700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 52760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 52820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 52880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 52940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 53000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 53060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 53120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 53180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 53240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 53300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 53360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 53420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 53480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 53540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 53600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 53660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 53720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 53780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 53840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 53900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 53960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 54020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 54080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 54140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 54200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 54260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 54320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 54380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 54440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 54500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 54560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 54620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 54680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 54740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 54800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 54860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 54920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 54980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 55040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 55100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 55160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 55220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 55280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 55340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 55400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 55460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 55520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 55580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 55640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 55700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 55760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 55820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 55880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 55940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 56000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 56060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 56120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 56180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 56240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 56300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 56360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 56420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 56480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 56540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 56600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 56660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 56720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 56780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 56840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 56900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 56960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 57020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 57080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 57140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 57200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 57260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 57320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 57380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 57440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 57500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 57560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 57620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 57680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 57740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 57800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 57860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 57920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 57980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 58040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 58100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 58160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 58220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 58280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 58340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 58400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 58460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 58520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 58580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 58640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 58700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 58760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 58820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 58880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 58940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 59000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 59060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 59120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 59180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 59240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 59300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 59360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 59420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 59480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 59540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 59600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 59660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 59720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 59780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 59840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 59900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 59960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 60020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 60080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 60140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 60200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 60260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 60320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 60380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 60440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 60500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 60560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 60620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 60680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 60740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 60800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 60860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 60920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 60980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 61040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 61100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 61160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 61220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 61280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 61340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 61400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 61460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 61520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 61580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 61640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 61700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 61760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 61820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 61880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 61940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 62000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 62060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 62120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 62180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 62240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 62300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 62360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 62420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 62480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 62540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 62600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 62660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 62720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 62780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 62840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 62900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 62960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 63020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 63080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 63140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 63200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 63260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 63320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 63380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 63440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 63500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 63560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 63620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 63680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 63740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 63800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 63860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 63920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 63980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 64040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 64100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 64160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 64220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 64280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 64340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 64400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 64460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 64520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 64580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 64640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 64700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 64760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 64820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 64880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 64940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 65000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 65060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 65120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 65180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 65240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 65300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 65360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 65420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 65480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 65540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 65600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 65660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 65720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 65780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 65840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 65900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 65960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 66020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 66080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 66140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 66200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 66260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 66320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 66380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 66440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 66500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 66560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 66620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 66680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 66740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 66800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 66860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 66920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 66980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 67040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 67100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 67160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 67220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 67280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 67340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 67400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 67460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 67520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 67580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 67640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 67700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 67760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 67820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 67880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 67940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 68000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 68060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 68120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 68180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 68240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 68300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 68360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 68420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 68480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 68540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 68600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 68660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 68720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 68780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 68840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 68900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 68960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 69020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 69080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 69140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 69200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 69260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 69320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 69380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 69440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 69500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 69560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 69620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 69680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 69740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 69800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 69860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 69920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 69980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 70040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 70100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 70160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 70220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 70280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 70340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 70400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 70460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 70520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 70580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 70640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 70700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 70760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 70820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 70880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 70940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 71000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 71060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 71120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 71180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 71240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 71300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 71360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 71420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 71480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 71540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 71600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 71660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 71720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 71780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 71840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 71900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 71960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 72020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 72080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 72140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 72200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 72260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 72320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 72380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 72440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 72500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 72560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 72620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 72680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 72740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 72800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 72860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 72920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 72980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 73040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 73100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 73160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 73220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 73280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 73340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 73400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 73460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 73520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 73580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 73640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 73700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 73760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 73820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 73880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 73940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 74000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 74060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 74120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 74180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 74240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 74300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 74360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 74420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 74480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 74540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 74600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 74660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 74720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 74780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 74840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 74900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 74960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 75020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 75080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 75140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 75200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 75260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 75320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 75380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 75440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 75500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 75560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 75620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 75680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 75740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 75800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 75860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 75920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 75980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 76040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 76100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 76160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 76220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 76280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 76340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 76400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 76460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 76520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 76580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 76640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 76700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 76760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 76820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 76880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 76940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 77000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 77060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 77120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 77180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 77240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 77300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 77360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 77420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 77480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 77540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 77600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 77660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 77720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 77780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 77840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 77900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 77960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 78020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 78080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 78140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 78200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 78260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 78320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 78380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 78440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 78500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 78560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 78620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 78680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 78740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 78800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 78860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 78920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 78980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 79040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 79100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 79160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 79220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 79280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 79340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 79400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 79460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 79520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 79580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 79640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 79700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 79760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 79820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 79880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 79940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 80000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 80060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 80120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 80180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 80240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 80300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 80360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 80420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 80480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 80540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 80600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 80660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 80720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 80780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 80840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 80900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 80960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 81020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 81080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 81140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 81200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 81260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 81320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 81380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 81440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 81500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 81560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 81620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 81680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 81740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 81800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 81860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 81920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 81980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 82040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 82100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 82160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 82220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 82280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 82340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 82400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 82460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 82520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 82580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 82640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 82700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 82760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 82820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 82880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 82940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 83000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 83060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 83120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 83180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 83240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 83300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 83360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 83420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 83480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 83540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 83600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 83660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 83720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 83780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 83840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 83900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 83960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 84020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 84080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 84140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 84200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 84260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 84320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 84380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 84440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 84500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 84560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 84620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 84680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 84740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 84800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 84860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 84920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 84980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 85040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 85100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 85160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 85220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 85280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 85340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 85400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 85460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 85520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 85580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 85640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 85700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 85760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 85820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 85880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 85940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 86000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 86060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 86120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 86180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 86240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 86300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 86360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 86420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 86480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 86540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 86600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 86660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 86720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 86780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 86840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 86900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 86960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 87020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 87080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 87140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 87200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 87260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 87320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 87380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 87440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 87500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 87560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 87620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 87680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 87740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 87800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 87860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 87920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 87980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 88040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 88100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 88160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 88220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 88280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 88340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 88400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 88460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 88520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 88580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 88640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 88700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 88760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 88820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 88880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 88940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 89000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 89060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 89120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 89180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 89240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 89300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 89360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 89420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 89480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 89540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 89600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 89660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 89720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 89780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 89840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 89900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 89960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 90020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 90080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 90140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 90200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 90260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 90320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 90380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 90440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 90500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 90560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 90620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 90680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 90740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 90800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 90860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 90920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 90980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 91040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 91100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 91160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 91220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 91280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 91340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 91400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 91460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 91520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 91580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 91640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 91700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 91760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 91820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 91880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 91940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 92000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 92060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 92120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 92180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 92240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 92300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 92360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 92420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 92480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 92540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 92600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 92660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 92720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 92780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 92840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 92900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 92960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 93020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 93080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 93140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 93200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 93260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 93320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 93380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 93440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 93500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 93560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 93620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 93680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 93740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 93800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 93860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 93920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 93980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 94040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 94100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 94160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 94220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 94280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 94340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 94400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 94460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 94520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 94580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 94640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 94700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 94760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 94820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 94880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 94940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 95000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 95060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 95120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 95180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 95240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 95300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 95360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 95420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 95480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 95540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 95600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 95660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 95720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 95780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 95840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 95900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 95960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 96020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 96080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 96140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 96200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 96260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 96320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 96380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 96440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 96500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 96560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 96620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 96680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 96740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 96800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 96860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 96920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 96980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 97040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 97100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 97160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 97220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 97280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 97340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 97400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 97460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 97520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 97580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 97640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 97700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 97760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 97820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 97880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 97940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 98000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 98060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 98120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 98180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 98240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 98300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 98360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 98420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 98480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 98540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 98600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 98660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 98720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 98780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 98840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 98900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 98960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 99020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 99080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 99140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 99200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 99260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 99320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 99380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 99440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 99500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 99560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 99620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 99680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 99740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 99800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 99860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 99920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 99980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 100040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 100100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 100160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 100220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 100280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 100340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 100400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 100460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 100520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 100580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 100640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 100700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 100760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 100820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 100880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 100940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 101000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 101060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 101120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 101180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 101240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 101300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 101360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 101420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 101480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 101540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 101600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 101660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 101720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 101780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 101840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 101900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 101960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 102020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 102080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 102140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 102200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 102260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 102320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 102380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 102440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 102500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 102560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 102620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 102680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 102740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 102800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 102860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 102920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 102980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 103040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 103100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 103160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 103220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 103280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 103340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 103400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 103460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 103520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 103580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 103640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 103700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 103760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 103820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 103880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 103940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 104000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 104060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 104120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 104180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 104240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 104300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 104360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 104420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 104480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 104540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 104600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 104660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 104720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 104780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 104840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 104900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 104960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 105020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 105080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 105140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 105200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 105260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 105320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 105380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 105440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 105500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 105560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 105620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 105680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 105740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 105800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 105860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 105920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 105980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 106040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 106100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 106160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 106220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 106280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 106340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 106400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 106460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 106520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 106580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 106640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 106700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 106760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 106820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 106880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 106940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 107000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 107060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 107120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 107180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 107240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 107300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 107360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 107420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 107480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 107540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 107600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 107660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 107720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 107780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 107840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 107900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 107960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 108020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 108080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 108140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 108200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 108260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 108320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 108380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 108440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 108500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 108560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 108620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 108680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 108740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 108800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 108860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 108920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 108980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 109040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 109100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 109160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 109220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 109280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 109340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 109400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 109460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 109520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 109580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 109640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 109700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 109760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 109820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 109880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 109940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 110000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 110060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 110120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 110180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 110240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 110300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 110360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 110420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 110480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 110540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 110600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 110660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 110720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 110780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 110840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 110900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 110960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 111020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 111080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 111140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 111200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 111260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 111320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 111380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 111440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 111500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 111560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 111620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 111680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 111740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 111800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 111860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 111920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 111980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 112040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 112100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 112160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 112220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 112280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 112340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 112400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 112460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 112520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 112580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 112640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 112700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 112760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 112820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 112880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 112940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 113000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 113060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 113120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 113180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 113240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 113300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 113360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 113420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 113480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 113540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 113600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 113660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 113720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 113780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 113840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 113900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 113960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 114020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 114080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 114140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 114200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 114260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 114320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 114380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 114440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 114500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 114560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 114620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 114680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 114740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 114800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 114860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 114920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 114980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 115040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 115100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 115160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 115220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 115280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 115340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 115400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 115460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 115520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 115580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 115640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 115700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 115760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 115820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 115880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 115940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 116000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 116060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 116120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 116180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 116240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 116300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 116360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 116420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 116480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 116540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 116600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 116660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 116720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 116780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 116840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 116900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 116960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 117020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 117080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 117140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 117200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 117260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 117320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 117380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 117440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 117500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 117560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 117620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 117680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 117740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 117800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 117860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 117920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 117980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 118040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 118100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 118160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 118220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 118280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 118340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 118400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 118460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 118520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 118580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 118640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 118700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 118760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 118820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 118880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 118940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 119000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 119060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 119120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 119180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 119240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 119300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 119360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 119420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 119480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 119540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 119600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 119660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 119720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 119780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 119840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 119900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 119960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 120020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 120080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 120140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 120200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 120260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 120320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 120380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 120440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 120500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 120560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 120620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 120680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 120740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 120800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 120860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 120920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 120980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 121040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 121100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 121160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 121220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 121280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 121340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 121400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 121460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 121520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 121580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 121640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 121700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 121760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 121820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 121880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 121940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 122000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 122060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 122120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 122180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 122240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 122300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 122360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 122420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 122480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 122540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 122600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 122660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 122720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 122780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 122840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 122900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 122960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 123020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 123080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 123140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 123200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 123260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 123320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 123380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 123440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 123500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 123560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 123620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 123680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 123740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 123800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 123860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 123920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 123980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 124040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 124100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 124160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 124220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 124280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 124340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 124400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 124460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 124520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 124580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 124640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 124700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 124760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 124820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 124880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 124940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 125000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 125060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 125120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 125180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 125240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 125300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 125360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 125420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 125480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 125540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 125600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 125660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 125720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 125780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 125840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 125900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 125960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 126020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 126080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 126140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 126200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 126260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 126320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 126380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 126440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 126500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 126560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 126620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 126680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 126740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 126800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 126860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 126920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 126980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 127040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 127100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 127160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 127220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 127280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 127340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 127400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 127460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 127520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 127580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 127640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 127700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 127760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 127820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 127880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 127940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 128000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 128060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 128120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 128180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 128240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 128300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 128360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 128420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 128480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 128540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 128600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 128660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 128720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 128780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 128840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 128900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 128960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 129020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 129080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 129140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 129200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 129260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 129320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 129380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 129440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 129500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 129560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 129620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 129680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 129740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 129800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 129860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 129920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 129980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 130040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 130100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 130160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 130220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 130280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 130340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 130400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 130460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 130520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 130580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 130640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 130700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 130760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 130820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 130880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 130940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 131000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 131060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 131120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 131180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 131240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 131300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 131360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 131420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 131480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 131540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 131600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 131660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 131720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 131780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 131840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 131900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 131960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 132020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 132080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 132140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 132200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 132260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 132320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 132380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 132440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 132500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 132560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 132620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 132680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 132740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 132800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 132860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 132920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 132980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 133040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 133100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 133160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 133220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 133280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 133340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 133400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 133460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 133520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 133580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 133640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 133700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 133760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 133820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 133880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 133940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 134000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 134060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 134120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 134180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 134240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 134300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 134360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 134420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 134480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 134540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 134600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 134660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 134720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 134780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 134840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 134900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 134960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 135020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 135080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 135140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 135200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 135260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 135320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 135380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 135440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 135500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 135560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 135620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 135680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 135740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 135800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 135860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 135920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 135980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 136040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 136100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 136160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 136220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 136280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 136340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 136400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 136460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 136520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 136580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 136640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 136700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 136760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 136820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 136880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 136940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 137000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 137060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 137120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 137180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 137240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 137300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 137360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 137420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 137480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 137540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 137600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 137660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 137720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 137780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 137840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 137900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 137960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 138020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 138080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 138140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 138200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 138260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 138320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 138380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 138440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 138500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 138560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 138620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 138680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 138740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 138800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 138860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 138920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 138980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 139040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 139100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 139160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 139220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 139280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 139340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 139400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 139460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 139520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 139580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 139640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 139700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 139760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 139820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 139880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 139940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 140000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 140060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 140120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 140180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 140240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 140300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 140360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 140420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 140480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 140540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 140600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 140660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 140720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 140780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 140840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 140900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 140960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 141020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 141080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 141140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 141200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 141260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 141320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 141380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 141440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 141500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 141560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 141620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 141680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 141740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 141800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 141860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 141920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 141980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 142040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 142100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 142160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 142220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 142280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 142340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 142400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 142460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 142520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 142580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 142640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 142700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 142760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 142820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 142880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 142940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 143000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 143060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 143120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 143180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 143240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 143300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 143360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 143420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 143480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 143540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 143600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 143660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 143720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 143780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 143840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 143900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 143960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 144020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 144080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 144140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 144200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 144260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 144320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 144380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 144440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 144500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 144560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 144620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 144680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 144740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 144800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 144860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 144920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 144980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 145040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 145100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 145160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 145220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 145280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 145340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 145400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 145460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 145520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 145580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 145640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 145700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 145760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 145820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 145880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 145940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 146000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 146060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 146120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 146180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 146240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 146300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 146360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 146420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 146480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 146540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 146600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 146660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 146720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 146780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 146840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 146900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 146960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 147020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 147080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 147140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 147200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 147260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 147320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 147380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 147440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 147500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 147560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 147620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 147680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 147740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 147800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 147860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 147920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 147980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 148040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 148100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 148160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 148220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 148280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 148340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 148400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 148460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 148520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 148580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 148640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 148700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 148760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 148820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 148880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 148940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 149000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 149060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 149120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 149180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 149240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 149300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 149360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 149420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 149480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 149540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 149600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 149660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 149720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 149780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 149840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 149900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 149960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 150020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 150080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 150140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 150200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 150260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 150320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 150380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 150440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 150500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 150560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 150620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 150680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 150740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 150800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 150860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 150920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 150980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 151040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 151100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 151160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 151220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 151280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 151340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 151400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 151460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 151520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 151580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 151640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 151700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 151760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 151820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 151880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 151940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 152000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 152060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 152120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 152180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 152240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 152300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 152360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 152420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 152480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 152540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 152600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 152660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 152720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 152780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 152840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 152900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 152960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 153020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 153080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 153140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 153200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 153260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 153320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 153380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 153440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 153500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 153560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 153620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 153680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 153740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 153800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 153860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 153920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 153980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 154040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 154100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 154160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 154220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 154280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 154340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 154400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 154460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 154520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 154580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 154640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 154700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 154760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 154820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 154880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 154940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 155000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 155060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 155120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 155180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 155240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 155300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 155360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 155420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 155480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 155540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 155600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 155660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 155720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 155780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 155840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 155900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 155960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 156020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 156080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 156140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 156200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 156260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 156320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 156380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 156440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 156500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 156560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 156620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 156680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 156740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 156800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 156860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 156920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 156980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 157040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 157100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 157160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 157220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 157280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 157340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 157400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 157460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 157520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 157580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 157640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 157700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 157760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 157820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 157880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 157940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 158000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 158060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 158120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 158180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 158240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 158300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 158360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 158420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 158480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 158540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 158600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 158660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 158720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 158780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 158840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 158900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 158960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 159020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 159080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 159140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 159200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 159260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 159320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 159380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 159440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 159500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 159560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 159620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 159680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 159740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 159800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 159860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 159920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 159980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 160040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 160100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 160160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 160220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 160280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 160340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 160400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 160460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 160520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 160580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 160640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 160700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 160760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 160820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 160880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 160940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 161000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 161060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 161120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 161180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 161240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 161300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 161360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 161420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 161480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 161540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 161600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 161660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 161720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 161780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 161840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 161900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 161960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 162020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 162080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 162140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 162200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 162260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 162320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 162380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 162440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 162500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 162560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 162620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 162680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 162740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 162800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 162860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 162920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 162980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 163040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 163100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 163160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 163220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 163280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 163340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 163400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 163460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 163520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 163580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 163640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 163700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 163760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 163820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 163880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 163940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 164000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 164060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 164120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 164180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 164240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 164300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 164360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 164420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 164480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 164540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 164600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 164660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 164720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 164780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 164840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 164900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 164960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 165020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 165080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 165140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 165200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 165260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 165320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 165380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 165440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 165500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 165560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 165620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 165680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 165740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 165800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 165860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 165920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 165980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 166040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 166100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 166160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 166220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 166280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 166340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 166400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 166460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 166520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 166580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 166640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 166700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 166760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 166820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 166880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 166940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 167000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 167060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 167120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 167180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 167240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 167300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 167360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 167420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 167480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 167540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 167600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 167660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 167720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 167780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 167840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 167900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 167960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 168020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 168080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 168140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 168200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 168260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 168320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 168380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 168440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 168500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 168560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 168620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 168680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 168740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 168800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 168860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 168920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 168980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 169040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 169100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 169160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 169220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 169280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 169340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 169400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 169460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 169520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 169580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 169640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 169700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 169760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 169820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 169880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 169940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 170000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 170060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 170120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 170180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 170240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 170300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 170360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 170420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 170480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 170540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 170600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 170660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 170720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 170780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 170840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 170900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 170960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 171020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 171080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 171140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 171200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 171260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 171320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 171380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 171440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 171500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 171560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 171620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 171680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 171740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 171800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 171860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 171920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 171980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 172040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 172100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 172160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 172220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 172280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 172340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 172400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 172460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 172520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 172580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 172640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 172700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 172760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 172820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 172880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 172940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 173000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 173060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 173120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 173180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 173240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 173300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 173360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 173420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 173480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 173540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 173600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 173660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 173720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 173780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 173840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 173900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 173960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 174020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 174080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 174140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 174200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 174260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 174320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 174380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 174440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 174500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 174560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 174620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 174680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 174740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 174800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 174860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 174920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 174980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 175040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 175100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 175160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 175220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 175280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 175340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 175400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 175460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 175520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 175580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 175640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 175700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 175760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 175820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 175880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 175940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 176000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 176060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 176120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 176180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 176240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 176300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 176360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 176420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 176480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 176540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 176600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 176660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 176720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 176780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 176840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 176900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 176960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 177020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 177080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 177140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 177200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 177260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 177320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 177380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 177440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 177500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 177560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 177620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 177680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 177740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 177800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 177860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 177920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 177980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 178040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 178100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 178160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 178220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 178280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 178340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 178400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 178460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 178520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 178580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 178640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 178700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 178760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 178820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 178880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 178940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 179000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 179060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 179120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 179180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 179240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 179300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 179360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 179420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 179480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 179540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 179600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 179660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 179720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 179780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 179840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 179900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 179960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 180020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 180080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 180140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 180200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 180260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 180320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 180380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 180440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 180500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 180560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 180620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 180680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 180740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 180800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 180860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 180920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 180980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 181040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 181100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 181160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 181220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 181280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 181340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 181400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 181460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 181520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 181580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 181640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 181700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 181760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 181820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 181880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 181940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 182000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 182060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 182120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 182180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 182240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 182300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 182360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 182420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 182480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 182540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 182600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 182660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 182720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 182780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 182840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 182900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 182960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 183020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 183080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 183140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 183200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 183260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 183320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 183380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 183440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 183500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 183560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 183620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 183680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 183740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 183800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 183860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 183920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 183980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 184040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 184100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 184160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 184220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 184280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 184340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 184400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 184460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 184520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 184580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 184640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 184700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 184760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 184820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 184880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 184940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 185000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 185060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 185120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 185180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 185240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 185300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 185360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 185420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 185480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 185540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 185600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 185660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 185720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 185780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 185840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 185900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 185960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 186020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 186080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 186140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 186200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 186260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 186320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 186380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 186440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 186500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 186560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 186620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 186680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 186740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 186800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 186860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 186920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 186980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 187040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 187100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 187160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 187220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 187280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 187340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 187400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 187460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 187520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 187580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 187640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 187700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 187760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 187820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 187880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 187940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 188000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 188060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 188120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 188180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 188240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 188300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 188360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 188420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 188480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 188540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 188600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 188660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 188720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 188780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 188840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 188900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 188960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 189020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 189080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 189140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 189200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 189260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 189320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 189380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 189440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 189500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 189560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 189620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 189680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 189740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 189800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 189860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 189920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 189980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 190040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 190100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 190160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 190220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 190280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 190340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 190400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 190460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 190520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 190580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 190640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 190700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 190760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 190820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 190880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 190940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 191000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 191060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 191120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 191180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 191240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 191300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 191360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 191420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 191480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 191540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 191600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 191660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 191720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 191780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 191840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 191900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 191960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 192020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 192080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 192140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 192200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 192260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 192320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 192380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 192440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 192500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 192560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 192620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 192680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 192740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 192800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 192860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 192920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 192980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 193040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 193100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 193160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 193220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 193280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 193340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 193400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 193460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 193520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 193580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 193640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 193700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 193760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 193820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 193880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 193940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 194000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 194060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 194120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 194180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 194240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 194300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 194360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 194420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 194480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 194540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 194600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 194660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 194720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 194780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 194840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 194900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 194960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 195020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 195080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 195140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 195200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 195260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 195320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 195380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 195440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 195500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 195560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 195620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 195680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 195740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 195800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 195860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 195920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 195980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 196040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 196100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 196160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 196220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 196280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 196340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 196400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 196460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 196520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 196580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 196640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 196700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 196760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 196820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 196880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 196940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 197000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 197060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 197120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 197180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 197240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 197300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 197360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 197420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 197480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 197540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 197600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 197660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 197720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 197780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 197840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 197900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 197960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 198020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 198080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 198140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 198200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 198260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 198320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 198380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 198440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 198500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 198560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 198620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 198680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 198740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 198800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 198860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 198920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 198980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 199040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 199100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 199160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 199220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 199280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 199340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 199400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 199460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 199520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 199580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 199640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 199700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 199760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 199820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 199880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 199940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 200000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 200060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 200120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 200180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 200240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 200300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 200360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 200420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 200480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 200540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 200600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 200660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 200720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 200780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 200840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 200900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 200960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 201020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 201080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 201140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 201200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 201260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 201320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 201380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 201440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 201500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 201560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 201620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 201680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 201740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 201800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 201860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 201920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 201980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 202040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 202100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 202160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 202220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 202280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 202340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 202400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 202460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 202520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 202580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 202640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 202700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 202760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 202820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 202880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 202940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 203000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 203060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 203120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 203180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 203240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 203300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 203360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 203420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 203480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 203540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 203600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 203660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 203720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 203780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 203840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 203900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 203960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 204020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 204080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 204140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 204200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 204260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 204320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 204380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 204440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 204500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 204560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 204620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 204680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 204740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 204800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 204860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 204920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 204980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 205040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 205100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 205160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 205220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 205280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 205340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 205400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 205460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 205520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 205580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 205640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 205700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 205760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 205820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 205880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 205940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 206000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 206060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 206120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 206180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 206240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 206300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 206360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 206420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 206480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 206540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 206600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 206660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 206720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 206780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 206840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 206900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 206960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 207020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 207080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 207140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 207200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 207260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 207320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 207380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 207440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 207500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 207560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 207620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 207680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 207740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 207800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 207860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 207920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 207980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 208040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 208100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 208160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 208220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 208280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 208340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 208400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 208460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 208520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 208580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 208640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 208700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 208760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 208820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 208880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 208940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 209000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 209060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 209120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 209180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 209240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 209300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 209360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 209420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 209480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 209540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 209600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 209660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 209720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 209780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 209840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 209900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 209960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 210020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 210080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 210140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 210200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 210260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 210320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 210380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 210440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 210500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 210560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 210620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 210680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 210740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 210800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 210860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 210920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 210980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 211040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 211100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 211160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 211220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 211280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 211340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 211400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 211460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 211520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 211580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 211640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 211700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 211760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 211820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 211880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 211940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 212000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 212060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 212120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 212180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 212240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 212300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 212360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 212420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 212480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 212540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 212600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 212660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 212720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 212780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 212840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 212900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 212960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 213020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 213080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 213140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 213200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 213260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 213320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 213380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 213440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 213500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 213560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 213620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 213680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 213740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 213800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 213860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 213920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 213980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 214040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 214100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 214160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 214220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 214280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 214340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 214400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 214460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 214520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 214580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 214640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 214700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 214760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 214820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 214880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 214940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 215000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 215060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 215120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 215180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 215240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 215300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 215360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 215420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 215480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 215540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 215600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 215660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 215720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 215780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 215840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 215900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 215960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 216020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 216080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 216140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 216200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 216260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 216320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 216380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 216440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 216500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 216560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 216620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 216680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 216740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 216800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 216860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 216920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 216980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 217040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 217100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 217160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 217220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 217280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 217340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 217400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 217460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 217520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 217580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 217640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 217700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 217760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 217820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 217880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 217940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 218000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 218060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 218120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 218180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 218240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 218300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 218360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 218420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 218480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 218540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 218600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 218660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 218720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 218780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 218840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 218900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 218960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 219020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 219080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 219140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 219200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 219260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 219320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 219380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 219440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 219500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 219560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 219620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 219680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 219740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 219800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 219860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 219920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 219980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 220040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 220100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 220160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 220220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 220280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 220340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 220400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 220460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 220520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 220580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 220640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 220700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 220760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 220820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 220880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 220940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 221000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 221060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 221120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 221180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 221240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 221300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 221360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 221420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 221480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 221540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 221600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 221660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 221720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 221780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 221840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 221900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 221960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 222020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 222080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 222140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 222200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 222260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 222320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 222380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 222440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 222500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 222560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 222620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 222680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 222740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 222800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 222860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 222920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 222980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 223040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 223100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 223160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 223220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 223280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 223340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 223400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 223460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 223520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 223580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 223640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 223700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 223760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 223820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 223880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 223940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 224000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 224060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 224120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 224180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 224240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 224300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 224360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 224420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 224480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 224540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 224600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 224660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 224720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 224780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 224840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 224900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 224960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 225020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 225080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 225140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 225200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 225260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 225320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 225380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 225440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 225500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 225560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 225620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 225680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 225740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 225800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 225860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 225920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 225980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 226040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 226100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 226160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 226220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 226280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 226340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 226400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 226460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 226520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 226580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 226640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 226700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 226760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 226820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 226880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 226940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 227000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 227060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 227120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 227180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 227240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 227300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 227360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 227420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 227480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 227540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 227600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 227660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 227720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 227780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 227840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 227900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 227960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 228020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 228080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 228140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 228200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 228260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 228320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 228380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 228440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 228500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 228560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 228620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 228680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 228740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 228800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 228860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 228920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 228980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 229040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 229100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 229160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 229220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 229280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 229340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 229400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 229460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 229520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 229580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 229640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 229700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 229760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 229820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 229880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 229940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 230000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 230060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 230120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 230180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 230240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 230300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 230360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 230420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 230480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 230540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 230600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 230660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 230720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 230780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 230840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 230900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 230960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 231020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 231080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 231140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 231200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 231260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 231320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 231380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 231440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 231500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 231560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 231620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 231680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 231740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 231800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 231860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 231920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 231980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 232040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 232100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 232160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 232220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 232280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 232340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 232400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 232460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 232520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 232580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 232640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 232700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 232760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 232820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 232880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 232940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 233000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 233060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 233120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 233180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 233240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 233300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 233360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 233420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 233480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 233540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 233600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 233660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 233720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 233780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 233840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 233900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 233960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 234020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 234080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 234140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 234200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 234260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 234320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 234380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 234440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 234500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 234560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 234620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 234680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 234740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 234800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 234860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 234920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 234980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 235040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 235100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 235160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 235220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 235280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 235340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 235400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 235460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 235520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 235580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 235640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 235700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 235760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 235820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 235880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 235940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 236000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 236060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 236120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 236180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 236240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 236300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 236360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 236420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 236480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 236540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 236600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 236660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 236720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 236780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 236840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 236900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 236960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 237020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 237080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 237140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 237200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 237260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 237320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 237380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 237440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 237500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 237560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 237620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 237680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 237740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 237800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 237860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 237920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 237980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 238040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 238100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 238160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 238220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 238280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 238340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 238400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 238460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 238520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 238580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 238640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 238700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 238760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 238820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 238880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 238940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 239000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 239060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 239120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 239180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 239240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 239300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 239360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 239420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 239480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 239540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 239600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 239660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 239720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 239780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 239840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 239900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 239960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 240020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 240080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 240140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 240200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 240260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 240320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 240380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 240440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 240500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 240560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 240620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 240680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 240740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 240800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 240860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 240920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 240980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 241040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 241100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 241160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 241220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 241280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 241340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 241400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 241460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 241520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 241580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 241640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 241700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 241760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 241820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 241880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 241940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 242000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 242060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 242120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 242180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 242240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 242300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 242360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 242420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 242480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 242540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 242600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 242660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 242720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 242780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 242840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 242900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 242960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 243020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 243080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 243140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 243200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 243260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 243320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 243380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 243440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 243500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 243560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 243620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 243680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 243740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 243800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 243860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 243920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 243980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 244040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 244100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 244160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 244220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 244280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 244340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 244400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 244460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 244520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 244580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 244640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 244700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 244760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 244820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 244880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 244940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 245000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 245060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 245120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 245180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 245240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 245300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 245360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 245420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 245480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 245540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 245600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 245660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 245720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 245780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 245840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 245900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 245960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 246020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 246080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 246140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 246200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 246260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 246320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 246380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 246440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 246500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 246560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 246620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 246680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 246740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 246800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 246860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 246920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 246980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 247040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 247100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 247160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 247220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 247280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 247340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 247400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 247460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 247520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 247580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 247640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 247700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 247760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 247820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 247880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 247940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 248000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 248060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 248120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 248180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 248240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 248300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 248360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 248420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 248480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 248540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 248600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 248660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 248720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 248780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 248840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 248900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 248960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 249020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 249080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 249140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 249200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 249260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 249320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 249380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 249440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 249500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 249560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 249620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 249680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 249740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 249800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 249860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 249920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 249980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 250040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 250100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 250160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 250220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 250280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 250340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 250400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 250460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 250520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 250580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 250640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 250700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 250760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 250820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 250880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 250940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 251000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 251060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 251120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 251180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 251240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 251300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 251360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 251420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 251480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 251540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 251600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 251660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 251720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 251780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 251840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 251900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 251960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 252020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 252080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 252140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 252200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 252260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 252320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 252380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 252440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 252500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 252560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 252620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 252680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 252740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 252800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 252860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 252920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 252980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 253040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 253100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 253160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 253220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 253280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 253340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 253400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 253460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 253520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 253580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 253640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 253700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 253760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 253820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 253880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 253940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 254000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 254060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 254120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 254180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 254240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 254300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 254360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 254420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 254480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 254540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 254600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 254660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 254720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 254780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 254840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 254900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 254960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 255020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 255080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 255140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 255200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 255260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 255320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 255380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 255440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 255500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 255560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 255620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 255680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 255740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 255800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 255860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 255920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 255980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 256040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 256100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 256160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 256220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 256280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 256340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 256400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 256460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 256520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 256580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 256640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 256700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 256760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 256820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 256880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 256940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 257000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 257060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 257120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 257180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 257240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 257300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 257360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 257420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 257480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 257540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 257600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 257660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 257720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 257780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 257840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 257900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 257960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 258020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 258080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 258140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 258200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 258260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 258320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 258380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 258440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 258500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 258560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 258620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 258680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 258740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 258800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 258860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 258920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 258980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 259040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 259100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 259160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 259220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 259280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 259340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 259400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 259460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 259520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 259580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 259640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 259700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 259760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 259820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 259880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 259940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 260000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 260060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 260120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 260180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 260240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 260300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 260360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 260420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 260480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 260540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 260600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 260660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 260720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 260780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 260840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 260900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 260960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 261020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 261080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 261140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 261200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 261260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 261320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 261380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 261440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 261500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 261560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 261620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 261680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 261740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 261800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 261860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 261920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 261980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 262040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 262100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 262160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 262220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 262280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 262340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 262400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 262460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 262520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 262580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 262640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 262700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 262760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 262820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 262880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 262940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 263000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 263060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 263120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 263180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 263240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 263300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 263360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 263420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 263480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 263540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 263600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 263660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 263720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 263780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 263840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 263900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 263960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 264020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 264080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 264140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 264200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 264260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 264320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 264380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 264440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 264500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 264560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 264620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 264680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 264740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 264800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 264860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 264920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 264980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 265040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 265100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 265160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 265220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 265280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 265340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 265400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 265460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 265520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 265580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 265640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 265700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 265760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 265820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 265880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 265940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 266000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 266060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 266120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 266180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 266240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 266300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 266360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 266420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 266480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 266540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 266600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 266660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 266720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 266780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 266840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 266900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 266960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 267020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 267080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 267140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 267200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 267260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 267320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 267380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 267440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 267500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 267560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 267620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 267680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 267740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 267800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 267860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 267920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 267980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 268040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 268100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 268160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 268220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 268280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 268340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 268400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 268460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 268520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 268580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 268640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 268700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 268760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 268820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 268880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 268940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 269000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 269060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 269120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 269180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 269240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 269300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 269360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 269420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 269480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 269540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 269600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 269660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 269720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 269780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 269840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 269900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 269960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 270020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 270080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 270140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 270200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 270260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 270320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 270380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 270440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 270500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 270560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 270620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 270680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 270740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 270800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 270860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 270920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 270980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 271040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 271100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 271160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 271220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 271280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 271340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 271400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 271460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 271520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 271580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 271640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 271700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 271760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 271820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 271880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 271940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 272000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 272060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 272120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 272180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 272240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 272300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 272360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 272420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 272480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 272540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 272600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 272660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 272720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 272780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 272840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 272900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 272960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 273020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 273080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 273140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 273200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 273260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 273320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 273380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 273440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 273500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 273560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 273620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 273680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 273740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 273800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 273860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 273920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 273980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 274040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 274100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 274160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 274220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 274280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 274340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 274400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 274460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 274520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 274580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 274640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 274700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 274760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 274820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 274880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 274940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 275000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 275060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 275120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 275180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 275240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 275300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 275360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 275420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 275480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 275540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 275600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 275660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 275720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 275780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 275840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 275900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 275960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 276020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 276080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 276140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 276200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 276260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 276320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 276380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 276440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 276500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 276560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 276620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 276680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 276740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 276800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 276860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 276920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 276980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 277040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 277100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 277160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 277220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 277280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 277340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 277400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 277460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 277520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 277580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 277640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 277700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 277760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 277820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 277880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 277940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 278000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 278060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 278120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 278180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 278240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 278300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 278360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 278420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 278480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 278540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 278600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 278660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 278720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 278780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 278840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 278900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 278960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 279020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 279080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 279140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 279200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 279260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 279320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 279380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 279440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 279500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 279560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 279620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 279680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 279740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 279800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 279860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 279920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 279980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 280040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 280100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 280160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 280220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 280280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 280340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 280400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 280460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 280520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 280580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 280640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 280700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 280760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 280820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 280880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 280940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 281000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 281060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 281120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 281180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 281240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 281300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 281360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 281420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 281480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 281540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 281600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 281660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 281720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 281780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 281840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 281900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 281960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 282020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 282080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 282140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 282200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 282260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 282320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 282380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 282440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 282500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 282560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 282620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 282680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 282740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 282800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 282860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 282920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 282980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 283040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 283100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 283160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 283220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 283280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 283340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 283400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 283460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 283520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 283580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 283640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 283700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 283760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 283820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 283880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 283940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 284000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 284060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 284120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 284180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 284240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 284300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 284360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 284420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 284480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 284540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 284600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 284660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 284720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 284780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 284840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 284900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 284960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 285020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 285080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 285140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 285200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 285260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 285320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 285380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 285440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 285500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 285560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 285620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 285680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 285740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 285800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 285860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 285920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 285980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 286040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 286100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 286160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 286220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 286280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 286340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 286400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 286460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 286520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 286580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 286640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 286700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 286760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 286820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 286880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 286940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 287000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 287060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 287120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 287180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 287240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 287300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 287360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 287420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 287480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 287540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 287600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 287660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 287720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 287780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 287840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 287900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 287960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 288020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 288080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 288140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 288200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 288260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 288320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 288380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 288440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 288500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 288560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 288620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 288680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 288740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 288800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 288860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 288920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 288980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 289040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 289100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 289160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 289220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 289280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 289340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 289400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 289460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 289520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 289580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 289640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 289700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 289760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 289820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 289880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 289940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 290000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 290060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 290120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 290180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 290240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 290300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 290360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 290420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 290480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 290540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 290600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 290660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 290720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 290780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 290840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 290900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 290960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 291020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 291080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 291140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 291200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 291260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 291320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 291380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 291440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 291500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 291560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 291620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 291680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 291740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 291800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 291860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 291920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 291980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 292040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 292100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 292160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 292220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 292280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 292340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 292400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 292460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 292520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 292580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 292640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 292700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 292760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 292820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 292880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 292940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 293000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 293060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 293120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 293180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 293240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 293300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 293360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 293420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 293480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 293540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 293600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 293660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 293720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 293780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 293840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 293900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 293960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 294020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 294080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 294140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 294200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 294260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 294320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 294380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 294440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 294500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 294560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 294620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 294680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 294740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 294800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 294860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 294920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 294980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 295040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 295100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 295160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 295220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 295280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 295340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 295400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 295460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 295520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 295580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 295640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 295700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 295760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 295820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 295880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 295940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 296000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 296060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 296120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 296180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 296240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 296300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 296360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 296420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 296480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 296540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 296600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 296660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 296720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 296780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 296840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 296900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 296960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 297020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 297080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 297140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 297200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 297260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 297320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 297380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 297440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 297500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 297560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 297620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 297680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 297740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 297800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 297860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 297920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 297980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 298040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 298100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 298160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 298220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 298280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 298340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 298400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 298460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 298520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 298580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 298640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 298700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 298760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 298820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 298880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 298940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 299000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 299060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 299120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 299180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 299240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 299300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 299360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 299420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 299480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 299540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 299600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 299660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 299720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 299780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 299840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 299900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 299960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 300020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 300080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 300140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 300200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 300260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 300320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 300380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 300440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 300500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 300560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 300620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 300680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 300740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 300800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 300860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 300920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 300980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 301040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 301100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 301160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 301220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 301280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 301340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 301400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 301460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 301520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 301580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 301640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 301700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 301760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 301820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 301880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 301940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 302000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 302060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 302120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 302180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 302240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 302300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 302360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 302420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 302480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 302540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 302600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 302660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 302720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 302780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 302840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 302900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 302960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 303020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 303080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 303140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 303200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 303260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 303320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 303380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 303440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 303500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 303560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 303620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 303680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 303740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 303800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 303860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 303920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 303980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 304040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 304100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 304160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 304220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 304280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 304340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 304400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 304460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 304520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 304580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 304640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 304700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 304760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 304820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 304880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 304940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 305000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 305060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 305120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 305180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 305240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 305300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 305360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 305420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 305480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 305540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 305600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 305660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 305720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 305780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 305840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 305900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 305960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 306020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 306080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 306140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 306200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 306260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 306320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 306380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 306440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 306500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 306560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 306620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 306680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 306740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 306800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 306860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 306920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 306980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 307040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 307100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 307160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 307220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 307280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 307340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 307400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 307460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 307520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 307580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 307640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 307700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 307760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 307820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 307880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 307940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 308000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 308060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 308120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 308180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 308240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 308300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 308360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 308420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 308480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 308540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 308600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 308660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 308720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 308780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 308840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 308900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 308960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 309020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 309080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 309140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 309200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 309260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 309320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 309380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 309440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 309500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 309560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 309620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 309680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 309740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 309800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 309860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 309920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 309980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 310040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 310100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 310160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 310220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 310280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 310340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 310400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 310460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 310520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 310580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 310640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 310700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 310760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 310820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 310880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 310940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 311000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 311060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 311120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 311180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 311240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 311300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 311360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 311420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 311480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 311540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 311600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 311660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 311720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 311780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 311840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 311900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 311960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 312020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 312080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 312140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 312200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 312260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 312320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 312380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 312440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 312500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 312560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 312620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 312680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 312740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 312800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 312860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 312920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 312980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 313040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 313100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 313160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 313220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 313280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 313340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 313400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 313460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 313520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 313580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 313640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 313700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 313760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 313820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 313880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 313940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 314000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 314060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 314120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 314180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 314240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 314300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 314360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 314420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 314480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 314540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 314600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 314660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 314720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 314780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 314840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 314900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 314960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 315020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 315080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 315140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 315200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 315260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 315320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 315380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 315440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 315500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 315560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 315620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 315680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 315740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 315800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 315860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 315920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 315980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 316040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 316100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 316160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 316220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 316280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 316340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 316400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 316460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 316520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 316580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 316640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 316700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 316760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 316820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 316880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 316940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 317000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 317060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 317120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 317180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 317240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 317300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 317360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 317420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 317480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 317540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 317600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 317660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 317720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 317780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 317840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 317900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 317960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 318020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 318080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 318140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 318200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 318260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 318320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 318380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 318440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 318500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 318560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 318620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 318680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 318740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 318800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 318860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 318920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 318980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 319040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 319100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 319160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 319220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 319280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 319340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 319400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 319460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 319520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 319580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 319640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 319700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 319760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 319820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 319880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 319940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 320000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 320060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 320120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 320180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 320240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 320300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 320360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 320420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 320480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 320540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 320600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 320660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 320720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 320780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 320840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 320900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 320960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 321020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 321080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 321140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 321200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 321260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 321320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 321380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 321440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 321500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 321560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 321620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 321680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 321740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 321800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 321860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 321920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 321980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 322040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 322100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 322160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 322220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 322280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 322340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 322400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 322460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 322520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 322580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 322640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 322700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 322760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 322820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 322880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 322940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 323000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 323060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 323120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 323180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 323240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 323300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 323360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 323420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 323480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 323540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 323600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 323660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 323720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 323780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 323840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 323900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 323960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 324020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 324080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 324140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 324200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 324260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 324320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 324380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 324440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 324500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 324560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 324620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 324680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 324740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 324800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 324860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 324920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 324980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 325040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 325100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 325160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 325220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 325280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 325340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 325400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 325460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 325520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 325580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 325640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 325700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 325760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 325820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 325880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 325940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 326000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 326060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 326120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 326180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 326240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 326300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 326360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 326420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 326480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 326540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 326600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 326660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 326720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 326780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 326840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 326900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 326960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 327020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 327080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 327140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 327200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 327260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 327320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 327380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 327440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 327500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 327560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 327620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 327680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 327740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 327800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 327860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 327920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 327980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 328040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 328100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 328160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 328220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 328280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 328340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 328400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 328460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 328520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 328580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 328640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 328700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 328760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 328820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 328880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 328940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 329000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 329060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 329120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 329180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 329240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 329300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 329360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 329420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 329480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 329540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 329600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 329660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 329720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 329780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 329840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 329900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 329960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 330020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 330080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 330140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 330200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 330260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 330320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 330380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 330440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 330500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 330560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 330620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 330680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 330740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 330800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 330860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 330920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 330980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 331040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 331100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 331160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 331220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 331280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 331340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 331400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 331460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 331520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 331580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 331640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 331700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 331760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 331820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 331880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 331940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 332000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 332060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 332120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 332180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 332240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 332300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 332360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 332420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 332480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 332540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 332600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 332660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 332720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 332780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 332840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 332900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 332960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 333020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 333080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 333140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 333200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 333260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 333320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 333380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 333440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 333500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 333560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 333620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 333680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 333740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 333800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 333860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 333920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 333980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 334040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 334100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 334160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 334220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 334280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 334340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 334400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 334460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 334520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 334580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 334640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 334700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 334760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 334820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 334880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 334940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 335000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 335060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 335120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 335180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 335240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 335300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 335360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 335420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 335480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 335540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 335600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 335660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 335720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 335780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 335840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 335900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 335960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 336020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 336080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 336140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 336200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 336260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 336320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 336380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 336440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 336500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 336560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 336620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 336680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 336740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 336800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 336860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 336920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 336980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 337040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 337100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 337160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 337220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 337280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 337340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 337400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 337460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 337520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 337580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 337640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 337700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 337760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 337820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 337880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 337940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 338000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 338060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 338120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 338180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 338240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 338300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 338360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 338420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 338480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 338540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 338600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 338660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 338720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 338780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 338840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 338900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 338960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 339020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 339080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 339140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 339200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 339260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 339320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 339380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 339440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 339500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 339560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 339620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 339680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 339740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 339800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 339860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 339920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 339980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 340040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 340100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 340160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 340220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 340280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 340340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 340400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 340460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 340520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 340580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 340640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 340700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 340760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 340820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 340880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 340940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 341000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 341060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 341120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 341180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 341240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 341300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 341360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 341420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 341480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 341540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 341600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 341660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 341720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 341780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 341840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 341900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 341960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 342020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 342080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 342140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 342200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 342260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 342320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 342380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 342440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 342500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 342560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 342620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 342680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 342740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 342800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 342860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 342920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 342980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 343040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 343100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 343160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 343220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 343280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 343340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 343400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 343460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 343520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 343580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 343640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 343700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 343760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 343820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 343880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 343940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 344000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 344060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 344120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 344180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 344240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 344300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 344360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 344420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 344480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 344540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 344600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 344660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 344720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 344780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 344840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 344900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 344960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 345020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 345080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 345140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 345200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 345260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 345320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 345380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 345440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 345500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 345560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 345620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 345680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 345740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 345800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 345860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 345920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 345980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 346040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 346100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 346160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 346220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 346280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 346340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 346400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 346460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 346520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 346580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 346640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 346700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 346760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 346820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 346880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 346940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 347000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 347060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 347120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 347180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 347240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 347300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 347360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 347420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 347480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 347540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 347600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 347660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 347720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 347780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 347840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 347900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 347960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 348020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 348080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 348140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 348200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 348260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 348320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 348380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 348440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 348500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 348560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 348620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 348680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 348740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 348800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 348860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 348920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 348980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 349040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 349100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 349160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 349220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 349280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 349340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 349400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 349460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 349520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 349580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 349640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 349700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 349760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 349820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 349880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 349940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 350000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 350060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 350120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 350180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 350240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 350300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 350360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 350420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 350480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 350540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 350600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 350660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 350720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 350780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 350840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 350900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 350960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 351020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 351080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 351140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 351200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 351260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 351320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 351380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 351440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 351500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 351560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 351620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 351680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 351740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 351800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 351860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 351920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 351980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 352040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 352100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 352160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 352220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 352280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 352340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 352400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 352460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 352520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 352580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 352640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 352700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 352760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 352820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 352880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 352940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 353000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 353060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 353120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 353180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 353240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 353300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 353360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 353420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 353480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 353540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 353600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 353660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 353720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 353780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 353840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 353900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 353960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 354020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 354080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 354140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 354200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 354260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 354320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 354380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 354440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 354500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 354560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 354620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 354680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 354740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 354800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 354860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 354920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 354980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 355040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 355100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 355160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 355220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 355280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 355340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 355400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 355460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 355520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 355580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 355640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 355700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 355760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 355820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 355880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 355940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 356000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 356060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 356120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 356180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 356240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 356300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 356360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 356420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 356480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 356540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 356600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 356660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 356720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 356780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 356840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 356900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 356960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 357020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 357080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 357140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 357200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 357260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 357320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 357380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 357440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 357500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 357560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 357620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 357680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 357740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 357800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 357860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 357920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 357980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 358040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 358100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 358160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 358220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 358280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 358340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 358400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 358460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 358520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 358580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 358640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 358700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 358760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 358820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 358880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 358940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 359000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 359060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 359120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 359180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 359240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 359300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 359360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 359420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 359480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 359540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 359600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 359660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 359720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 359780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 359840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 359900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 359960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 360020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 360080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 360140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 360200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 360260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 360320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 360380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 360440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 360500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 360560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 360620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 360680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 360740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 360800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 360860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 360920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 360980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 361040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 361100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 361160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 361220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 361280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 361340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 361400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 361460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 361520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 361580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 361640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 361700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 361760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 361820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 361880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 361940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 362000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 362060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 362120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 362180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 362240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 362300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 362360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 362420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 362480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 362540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 362600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 362660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 362720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 362780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 362840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 362900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 362960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 363020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 363080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 363140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 363200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 363260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 363320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 363380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 363440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 363500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 363560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 363620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 363680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 363740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 363800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 363860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 363920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 363980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 364040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 364100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 364160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 364220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 364280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 364340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 364400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 364460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 364520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 364580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 364640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 364700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 364760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 364820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 364880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 364940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 365000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 365060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 365120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 365180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 365240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 365300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 365360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 365420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 365480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 365540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 365600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 365660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 365720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 365780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 365840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 365900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 365960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 366020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 366080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 366140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 366200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 366260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 366320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 366380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 366440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 366500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 366560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 366620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 366680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 366740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 366800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 366860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 366920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 366980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 367040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 367100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 367160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 367220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 367280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 367340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 367400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 367460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 367520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 367580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 367640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 367700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 367760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 367820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 367880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 367940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 368000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 368060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 368120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 368180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 368240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 368300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 368360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 368420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 368480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 368540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 368600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 368660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 368720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 368780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 368840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 368900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 368960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 369020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 369080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 369140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 369200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 369260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 369320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 369380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 369440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 369500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 369560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 369620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 369680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 369740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 369800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 369860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 369920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 369980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 370040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 370100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 370160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 370220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 370280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 370340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 370400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 370460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 370520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 370580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 370640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 370700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 370760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 370820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 370880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 370940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 371000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 371060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 371120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 371180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 371240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 371300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 371360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 371420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 371480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 371540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 371600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 371660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 371720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 371780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 371840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 371900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 371960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 372020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 372080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 372140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 372200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 372260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 372320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 372380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 372440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 372500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 372560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 372620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 372680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 372740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 372800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 372860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 372920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 372980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 373040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 373100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 373160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 373220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 373280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 373340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 373400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 373460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 373520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 373580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 373640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 373700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 373760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 373820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 373880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 373940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 374000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 374060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 374120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 374180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 374240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 374300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 374360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 374420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 374480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 374540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 374600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 374660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 374720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 374780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 374840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 374900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 374960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 375020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 375080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 375140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 375200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 375260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 375320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 375380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 375440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 375500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 375560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 375620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 375680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 375740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 375800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 375860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 375920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 375980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 376040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 376100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 376160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 376220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 376280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 376340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 376400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 376460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 376520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 376580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 376640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 376700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 376760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 376820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 376880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 376940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 377000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 377060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 377120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 377180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 377240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 377300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 377360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 377420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 377480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 377540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 377600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 377660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 377720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 377780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 377840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 377900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 377960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 378020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 378080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 378140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 378200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 378260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 378320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 378380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 378440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 378500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 378560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 378620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 378680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 378740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 378800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 378860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 378920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 378980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 379040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 379100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 379160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 379220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 379280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 379340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 379400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 379460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 379520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 379580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 379640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 379700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 379760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 379820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 379880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 379940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 380000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 380060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 380120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 380180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 380240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 380300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 380360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 380420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 380480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 380540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 380600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 380660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 380720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 380780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 380840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 380900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 380960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 381020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 381080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 381140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 381200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 381260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 381320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 381380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 381440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 381500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 381560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 381620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 381680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 381740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 381800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 381860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 381920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 381980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 382040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 382100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 382160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 382220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 382280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 382340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 382400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 382460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 382520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 382580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 382640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 382700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 382760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 382820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 382880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 382940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 383000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 383060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 383120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 383180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 383240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 383300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 383360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 383420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 383480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 383540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 383600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 383660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 383720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 383780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 383840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 383900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 383960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 384020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 384080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 384140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 384200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 384260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 384320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 384380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 384440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 384500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 384560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 384620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 384680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 384740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 384800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 384860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 384920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 384980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 385040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 385100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 385160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 385220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 385280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 385340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 385400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 385460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 385520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 385580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 385640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 385700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 385760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 385820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 385880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 385940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 386000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 386060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 386120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 386180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 386240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 386300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 386360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 386420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 386480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 386540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 386600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 386660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 386720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 386780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 386840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 386900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 386960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 387020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 387080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 387140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 387200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 387260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 387320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 387380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 387440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 387500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 387560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 387620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 387680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 387740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 387800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 387860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 387920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 387980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 388040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 388100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 388160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 388220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 388280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 388340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 388400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 388460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 388520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 388580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 388640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 388700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 388760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 388820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 388880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 388940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 389000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 389060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 389120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 389180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 389240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 389300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 389360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 389420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 389480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 389540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 389600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 389660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 389720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 389780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 389840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 389900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 389960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 390020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 390080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 390140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 390200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 390260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 390320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 390380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 390440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 390500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 390560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 390620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 390680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 390740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 390800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 390860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 390920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 390980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 391040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 391100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 391160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 391220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 391280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 391340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 391400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 391460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 391520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 391580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 391640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 391700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 391760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 391820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 391880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 391940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 392000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 392060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 392120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 392180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 392240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 392300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 392360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 392420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 392480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 392540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 392600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 392660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 392720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 392780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 392840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 392900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 392960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 393020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 393080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 393140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 393200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 393260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 393320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 393380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 393440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 393500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 393560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 393620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 393680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 393740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 393800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 393860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 393920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 393980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 394040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 394100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 394160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 394220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 394280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 394340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 394400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 394460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 394520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 394580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 394640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 394700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 394760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 394820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 394880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 394940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 395000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 395060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 395120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 395180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 395240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 395300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 395360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 395420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 395480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 395540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 395600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 395660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 395720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 395780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 395840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 395900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 395960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 396020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 396080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 396140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 396200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 396260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 396320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 396380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 396440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 396500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 396560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 396620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 396680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 396740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 396800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 396860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 396920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 396980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 397040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 397100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 397160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 397220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 397280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 397340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 397400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 397460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 397520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 397580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 397640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 397700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 397760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 397820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 397880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 397940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 398000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 398060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 398120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 398180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 398240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 398300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 398360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 398420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 398480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 398540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 398600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 398660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 398720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 398780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 398840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 398900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 398960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 399020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 399080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 399140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 399200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 399260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 399320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 399380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 399440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 399500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 399560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 399620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 399680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 399740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 399800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 399860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 399920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 399980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 400040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 400100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 400160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 400220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 400280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 400340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 400400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 400460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 400520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 400580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 400640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 400700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 400760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 400820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 400880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 400940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 401000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 401060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 401120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 401180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 401240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 401300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 401360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 401420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 401480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 401540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 401600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 401660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 401720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 401780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 401840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 401900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 401960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 402020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 402080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 402140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 402200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 402260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 402320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 402380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 402440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 402500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 402560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 402620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 402680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 402740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 402800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 402860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 402920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 402980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 403040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 403100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 403160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 403220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 403280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 403340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 403400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 403460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 403520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 403580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 403640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 403700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 403760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 403820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 403880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 403940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 404000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 404060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 404120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 404180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 404240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 404300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 404360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 404420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 404480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 404540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 404600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 404660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 404720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 404780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 404840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 404900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 404960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 405020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 405080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 405140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 405200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 405260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 405320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 405380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 405440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 405500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 405560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 405620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 405680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 405740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 405800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 405860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 405920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 405980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 406040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 406100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 406160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 406220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 406280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 406340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 406400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 406460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 406520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 406580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 406640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 406700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 406760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 406820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 406880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 406940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 407000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 407060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 407120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 407180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 407240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 407300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 407360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 407420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 407480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 407540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 407600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 407660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 407720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 407780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 407840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 407900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 407960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 408020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 408080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 408140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 408200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 408260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 408320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 408380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 408440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 408500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 408560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 408620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 408680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 408740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 408800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 408860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 408920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 408980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 409040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 409100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 409160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 409220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 409280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 409340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 409400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 409460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 409520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 409580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 409640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 409700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 409760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 409820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 409880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 409940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 410000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 410060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 410120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 410180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 410240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 410300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 410360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 410420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 410480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 410540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 410600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 410660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 410720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 410780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 410840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 410900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 410960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 411020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 411080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 411140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 411200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 411260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 411320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 411380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 411440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 411500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 411560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 411620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 411680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 411740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 411800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 411860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 411920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 411980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 412040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 412100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 412160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 412220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 412280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 412340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 412400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 412460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 412520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 412580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 412640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 412700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 412760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 412820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 412880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 412940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 413000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 413060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 413120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 413180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 413240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 413300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 413360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 413420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 413480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 413540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 413600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 413660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 413720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 413780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 413840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 413900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 413960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 414020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 414080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 414140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 414200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 414260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 414320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 414380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 414440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 414500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 414560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 414620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 414680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 414740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 414800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 414860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 414920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 414980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 415040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 415100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 415160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 415220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 415280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 415340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 415400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 415460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 415520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 415580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 415640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 415700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 415760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 415820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 415880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 415940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 416000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 416060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 416120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 416180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 416240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 416300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 416360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 416420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 416480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 416540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 416600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 416660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 416720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 416780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 416840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 416900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 416960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 417020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 417080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 417140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 417200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 417260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 417320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 417380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 417440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 417500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 417560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 417620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 417680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 417740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 417800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 417860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 417920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 417980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 418040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 418100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 418160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 418220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 418280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 418340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 418400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 418460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 418520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 418580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 418640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 418700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 418760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 418820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 418880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 418940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 419000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 419060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 419120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 419180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 419240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 419300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 419360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 419420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 419480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 419540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 419600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 419660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 419720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 419780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 419840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 419900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 419960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 420020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 420080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 420140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 420200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 420260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 420320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 420380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 420440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 420500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 420560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 420620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 420680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 420740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 420800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 420860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 420920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 420980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 421040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 421100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 421160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 421220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 421280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 421340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 421400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 421460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 421520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 421580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 421640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 421700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 421760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 421820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 421880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 421940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 422000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 422060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 422120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 422180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 422240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 422300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 422360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 422420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 422480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 422540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 422600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 422660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 422720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 422780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 422840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 422900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 422960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 423020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 423080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 423140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 423200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 423260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 423320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 423380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 423440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 423500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 423560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 423620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 423680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 423740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 423800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 423860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 423920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 423980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 424040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 424100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 424160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 424220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 424280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 424340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 424400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 424460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 424520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 424580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 424640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 424700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 424760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 424820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 424880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 424940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 425000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 425060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 425120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 425180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 425240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 425300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 425360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 425420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 425480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 425540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 425600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 425660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 425720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 425780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 425840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 425900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 425960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 426020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 426080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 426140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 426200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 426260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 426320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 426380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 426440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 426500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 426560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 426620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 426680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 426740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 426800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 426860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 426920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 426980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 427040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 427100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 427160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 427220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 427280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 427340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 427400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 427460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 427520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 427580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 427640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 427700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 427760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 427820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 427880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 427940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 428000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 428060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 428120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 428180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 428240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 428300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 428360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 428420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 428480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 428540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 428600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 428660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 428720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 428780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 428840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 428900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 428960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 429020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 429080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 429140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 429200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 429260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 429320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 429380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 429440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 429500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 429560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 429620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 429680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 429740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 429800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 429860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 429920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 429980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 430040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 430100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 430160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 430220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 430280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 430340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 430400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 430460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 430520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 430580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 430640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 430700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 430760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 430820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 430880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 430940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 431000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 431060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 431120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 431180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 431240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 431300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 431360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 431420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 431480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 431540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 431600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 431660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 431720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 431780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 431840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 431900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 431960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 432020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 432080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 432140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 432200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 432260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 432320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 432380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 432440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 432500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 432560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 432620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 432680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 432740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 432800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 432860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 432920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 432980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 433040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 433100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 433160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 433220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 433280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 433340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 433400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 433460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 433520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 433580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 433640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 433700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 433760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 433820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 433880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 433940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 434000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 434060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 434120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 434180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 434240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 434300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 434360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 434420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 434480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 434540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 434600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 434660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 434720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 434780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 434840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 434900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 434960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 435020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 435080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 435140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 435200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 435260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 435320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 435380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 435440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 435500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 435560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 435620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 435680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 435740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 435800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 435860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 435920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 435980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 436040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 436100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 436160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 436220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 436280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 436340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 436400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 436460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 436520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 436580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 436640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 436700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 436760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 436820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 436880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 436940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 437000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 437060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 437120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 437180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 437240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 437300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 437360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 437420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 437480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 437540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 437600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 437660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 437720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 437780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 437840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 437900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 437960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 438020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 438080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 438140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 438200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 438260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 438320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 438380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 438440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 438500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 438560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 438620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 438680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 438740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 438800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 438860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 438920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 438980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 439040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 439100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 439160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 439220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 439280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 439340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 439400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 439460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 439520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 439580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 439640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 439700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 439760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 439820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 439880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 439940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 440000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 440060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 440120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 440180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 440240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 440300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 440360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 440420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 440480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 440540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 440600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 440660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 440720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 440780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 440840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 440900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 440960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 441020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 441080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 441140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 441200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 441260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 441320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 441380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 441440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 441500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 441560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 441620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 441680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 441740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 441800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 441860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 441920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 441980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 442040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 442100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 442160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 442220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 442280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 442340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 442400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 442460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 442520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 442580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 442640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 442700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 442760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 442820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 442880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 442940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 443000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 443060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 443120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 443180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 443240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 443300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 443360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 443420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 443480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 443540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 443600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 443660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 443720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 443780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 443840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 443900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 443960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 444020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 444080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 444140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 444200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 444260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 444320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 444380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 444440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 444500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 444560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 444620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 444680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 444740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 444800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 444860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 444920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 444980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 445040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 445100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 445160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 445220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 445280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 445340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 445400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 445460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 445520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 445580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 445640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 445700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 445760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 445820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 445880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 445940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 446000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 446060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 446120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 446180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 446240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 446300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 446360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 446420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 446480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 446540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 446600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 446660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 446720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 446780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 446840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 446900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 446960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 447020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 447080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 447140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 447200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 447260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 447320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 447380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 447440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 447500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 447560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 447620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 447680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 447740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 447800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 447860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 447920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 447980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 448040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 448100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 448160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 448220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 448280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 448340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 448400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 448460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 448520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 448580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 448640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 448700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 448760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 448820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 448880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 448940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 449000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 449060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 449120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 449180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 449240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 449300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 449360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 449420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 449480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 449540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 449600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 449660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 449720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 449780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 449840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 449900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 449960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 450020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 450080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 450140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 450200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 450260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 450320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 450380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 450440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 450500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 450560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 450620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 450680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 450740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 450800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 450860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 450920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 450980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 451040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 451100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 451160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 451220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 451280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 451340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 451400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 451460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 451520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 451580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 451640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 451700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 451760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 451820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 451880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 451940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 452000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 452060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 452120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 452180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 452240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 452300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 452360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 452420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 452480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 452540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 452600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 452660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 452720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 452780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 452840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 452900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 452960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 453020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 453080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 453140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 453200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 453260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 453320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 453380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 453440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 453500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 453560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 453620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 453680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 453740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 453800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 453860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 453920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 453980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 454040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 454100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 454160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 454220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 454280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 454340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 454400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 454460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 454520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 454580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 454640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 454700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 454760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 454820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 454880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 454940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 455000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 455060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 455120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 455180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 455240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 455300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 455360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 455420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 455480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 455540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 455600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 455660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 455720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 455780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 455840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 455900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 455960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 456020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 456080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 456140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 456200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 456260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 456320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 456380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 456440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 456500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 456560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 456620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 456680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 456740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 456800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 456860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 456920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 456980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 457040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 457100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 457160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 457220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 457280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 457340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 457400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 457460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 457520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 457580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 457640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 457700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 457760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 457820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 457880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 457940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 458000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 458060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 458120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 458180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 458240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 458300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 458360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 458420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 458480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 458540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 458600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 458660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 458720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 458780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 458840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 458900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 458960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 459020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 459080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 459140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 459200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 459260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 459320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 459380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 459440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 459500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 459560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 459620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 459680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 459740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 459800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 459860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 459920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 459980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 460040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 460100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 460160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 460220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 460280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 460340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 460400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 460460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 460520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 460580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 460640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 460700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 460760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 460820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 460880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 460940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 461000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 461060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 461120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 461180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 461240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 461300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 461360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 461420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 461480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 461540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 461600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 461660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 461720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 461780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 461840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 461900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 461960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 462020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 462080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 462140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 462200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 462260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 462320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 462380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 462440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 462500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 462560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 462620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 462680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 462740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 462800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 462860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 462920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 462980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 463040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 463100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 463160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 463220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 463280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 463340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 463400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 463460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 463520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 463580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 463640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 463700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 463760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 463820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 463880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 463940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 464000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 464060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 464120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 464180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 464240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 464300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 464360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 464420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 464480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 464540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 464600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 464660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 464720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 464780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 464840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 464900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 464960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 465020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 465080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 465140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 465200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 465260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 465320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 465380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 465440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 465500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 465560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 465620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 465680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 465740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 465800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 465860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 465920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 465980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 466040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 466100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 466160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 466220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 466280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 466340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 466400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 466460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 466520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 466580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 466640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 466700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 466760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 466820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 466880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 466940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 467000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 467060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 467120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 467180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 467240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 467300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 467360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 467420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 467480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 467540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 467600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 467660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 467720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 467780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 467840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 467900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 467960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 468020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 468080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 468140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 468200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 468260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 468320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 468380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 468440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 468500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 468560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 468620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 468680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 468740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 468800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 468860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 468920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 468980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 469040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 469100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 469160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 469220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 469280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 469340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 469400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 469460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 469520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 469580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 469640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 469700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 469760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 469820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 469880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 469940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 470000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 470060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 470120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 470180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 470240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 470300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 470360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 470420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 470480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 470540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 470600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 470660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 470720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 470780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 470840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 470900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 470960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 471020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 471080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 471140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 471200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 471260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 471320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 471380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 471440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 471500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 471560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 471620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 471680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 471740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 471800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 471860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 471920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 471980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 472040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 472100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 472160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 472220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 472280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 472340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 472400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 472460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 472520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 472580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 472640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 472700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 472760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 472820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 472880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 472940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 473000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 473060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 473120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 473180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 473240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 473300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 473360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 473420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 473480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 473540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 473600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 473660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 473720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 473780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 473840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 473900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 473960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 474020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 474080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 474140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 474200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 474260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 474320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 474380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 474440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 474500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 474560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 474620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 474680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 474740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 474800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 474860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 474920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 474980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 475040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 475100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 475160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 475220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 475280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 475340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 475400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 475460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 475520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 475580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 475640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 475700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 475760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 475820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 475880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 475940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 476000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 476060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 476120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 476180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 476240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 476300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 476360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 476420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 476480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 476540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 476600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 476660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 476720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 476780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 476840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 476900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 476960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 477020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 477080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 477140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 477200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 477260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 477320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 477380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 477440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 477500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 477560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 477620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 477680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 477740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 477800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 477860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 477920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 477980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 478040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 478100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 478160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 478220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 478280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 478340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 478400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 478460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 478520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 478580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 478640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 478700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 478760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 478820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 478880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 478940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 479000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 479060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 479120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 479180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 479240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 479300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 479360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 479420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 479480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 479540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 479600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 479660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 479720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 479780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 479840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 479900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 479960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 480020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 480080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 480140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 480200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 480260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 480320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 480380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 480440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 480500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 480560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 480620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 480680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 480740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 480800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 480860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 480920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 480980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 481040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 481100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 481160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 481220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 481280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 481340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 481400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 481460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 481520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 481580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 481640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 481700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 481760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 481820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 481880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 481940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 482000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 482060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 482120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 482180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 482240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 482300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 482360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 482420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 482480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 482540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 482600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 482660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 482720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 482780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 482840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 482900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 482960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 483020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 483080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 483140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 483200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 483260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 483320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 483380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 483440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 483500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 483560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 483620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 483680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 483740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 483800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 483860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 483920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 483980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 484040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 484100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 484160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 484220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 484280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 484340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 484400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 484460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 484520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 484580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 484640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 484700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 484760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 484820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 484880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 484940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 485000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 485060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 485120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 485180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 485240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 485300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 485360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 485420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 485480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 485540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 485600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 485660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 485720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 485780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 485840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 485900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 485960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 486020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 486080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 486140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 486200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 486260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 486320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 486380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 486440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 486500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 486560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 486620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 486680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 486740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 486800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 486860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 486920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 486980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 487040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 487100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 487160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 487220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 487280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 487340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 487400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 487460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 487520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 487580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 487640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 487700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 487760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 487820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 487880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 487940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 488000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 488060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 488120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 488180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 488240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 488300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 488360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 488420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 488480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 488540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 488600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 488660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 488720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 488780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 488840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 488900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 488960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 489020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 489080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 489140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 489200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 489260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 489320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 489380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 489440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 489500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 489560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 489620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 489680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 489740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 489800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 489860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 489920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 489980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 490040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 490100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 490160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 490220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 490280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 490340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 490400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 490460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 490520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 490580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 490640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 490700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 490760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 490820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 490880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 490940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 491000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 491060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 491120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 491180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 491240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 491300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 491360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 491420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 491480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 491540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 491600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 491660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 491720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 491780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 491840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 491900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 491960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 492020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 492080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 492140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 492200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 492260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 492320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 492380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 492440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 492500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 492560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 492620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 492680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 492740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 492800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 492860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 492920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 492980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 493040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 493100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 493160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 493220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 493280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 493340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 493400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 493460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 493520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 493580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 493640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 493700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 493760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 493820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 493880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 493940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 494000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 494060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 494120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 494180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 494240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 494300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 494360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 494420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 494480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 494540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 494600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 494660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 494720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 494780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 494840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 494900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 494960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 495020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 495080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 495140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 495200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 495260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 495320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 495380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 495440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 495500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 495560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 495620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 495680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 495740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 495800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 495860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 495920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 495980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 496040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 496100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 496160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 496220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 496280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 496340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 496400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 496460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 496520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 496580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 496640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 496700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 496760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 496820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 496880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 496940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 497000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 497060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 497120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 497180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 497240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 497300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 497360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 497420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 497480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 497540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 497600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 497660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 497720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 497780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 497840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 497900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 497960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 498020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 498080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 498140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 498200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 498260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 498320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 498380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 498440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 498500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 498560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 498620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 498680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 498740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 498800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 498860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 498920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 498980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 499040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 499100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 499160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 499220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 499280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 499340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 499400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 499460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 499520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 499580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 499640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 499700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 499760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 499820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 499880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 499940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 500000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 500060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 500120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 500180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 500240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 500300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 500360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 500420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 500480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 500540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 500600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 500660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 500720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 500780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 500840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 500900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 500960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 501020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 501080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 501140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 501200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 501260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 501320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 501380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 501440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 501500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 501560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 501620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 501680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 501740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 501800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 501860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 501920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 501980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 502040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 502100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 502160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 502220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 502280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 502340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 502400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 502460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 502520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 502580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 502640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 502700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 502760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 502820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 502880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 502940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 503000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 503060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 503120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 503180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 503240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 503300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 503360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 503420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 503480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 503540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 503600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 503660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 503720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 503780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 503840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 503900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 503960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 504020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 504080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 504140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 504200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 504260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 504320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 504380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 504440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 504500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 504560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 504620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 504680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 504740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 504800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 504860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 504920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 504980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 505040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 505100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 505160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 505220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 505280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 505340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 505400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 505460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 505520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 505580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 505640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 505700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 505760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 505820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 505880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 505940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 506000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 506060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 506120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 506180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 506240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 506300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 506360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 506420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 506480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 506540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 506600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 506660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 506720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 506780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 506840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 506900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 506960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 507020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 507080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 507140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 507200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 507260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 507320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 507380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 507440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 507500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 507560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 507620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 507680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 507740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 507800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 507860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 507920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 507980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 508040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 508100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 508160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 508220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 508280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 508340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 508400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 508460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 508520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 508580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 508640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 508700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 508760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 508820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 508880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 508940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 509000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 509060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 509120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 509180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 509240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 509300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 509360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 509420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 509480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 509540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 509600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 509660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 509720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 509780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 509840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 509900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 509960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 510020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 510080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 510140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 510200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 510260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 510320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 510380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 510440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 510500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 510560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 510620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 510680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 510740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 510800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 510860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 510920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 510980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 511040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 511100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 511160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 511220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 511280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 511340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 511400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 511460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 511520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 511580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 511640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 511700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 511760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 511820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 511880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 511940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 512000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 512060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 512120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 512180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 512240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 512300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 512360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 512420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 512480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 512540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 512600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 512660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 512720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 512780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 512840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 512900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 512960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 513020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 513080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 513140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 513200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 513260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 513320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 513380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 513440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 513500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 513560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 513620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 513680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 513740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 513800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 513860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 513920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 513980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 514040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 514100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 514160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 514220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 514280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 514340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 514400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 514460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 514520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 514580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 514640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 514700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 514760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 514820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 514880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 514940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 515000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 515060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 515120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 515180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 515240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 515300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 515360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 515420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 515480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 515540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 515600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 515660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 515720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 515780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 515840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 515900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 515960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 516020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 516080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 516140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 516200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 516260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 516320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 516380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 516440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 516500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 516560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 516620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 516680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 516740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 516800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 516860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 516920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 516980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 517040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 517100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 517160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 517220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 517280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 517340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 517400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 517460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 517520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 517580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 517640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 517700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 517760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 517820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 517880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 517940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 518000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 518060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 518120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 518180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 518240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 518300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 518360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 518420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 518480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 518540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 518600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 518660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 518720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 518780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 518840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 518900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 518960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 519020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 519080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 519140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 519200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 519260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 519320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 519380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 519440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 519500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 519560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 519620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 519680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 519740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 519800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 519860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 519920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 519980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 520040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 520100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 520160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 520220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 520280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 520340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 520400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 520460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 520520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 520580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 520640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 520700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 520760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 520820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 520880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 520940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 521000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 521060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 521120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 521180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 521240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 521300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 521360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 521420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 521480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 521540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 521600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 521660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 521720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 521780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 521840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 521900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 521960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 522020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 522080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 522140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 522200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 522260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 522320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 522380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 522440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 522500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 522560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 522620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 522680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 522740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 522800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 522860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 522920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 522980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 523040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 523100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 523160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 523220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 523280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 523340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 523400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 523460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 523520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 523580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 523640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 523700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 523760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 523820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 523880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 523940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 524000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 524060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 524120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 524180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 524240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 524300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 524360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 524420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 524480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 524540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 524600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 524660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 524720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 524780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 524840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 524900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 524960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 525020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 525080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 525140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 525200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 525260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 525320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 525380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 525440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 525500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 525560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 525620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 525680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 525740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 525800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 525860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 525920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 525980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 526040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 526100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 526160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 526220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 526280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 526340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 526400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 526460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 526520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 526580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 526640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 526700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 526760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 526820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 526880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 526940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 527000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 527060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 527120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 527180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 527240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 527300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 527360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 527420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 527480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 527540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 527600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 527660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 527720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 527780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 527840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 527900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 527960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 528020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 528080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 528140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 528200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 528260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 528320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 528380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 528440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 528500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 528560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 528620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 528680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 528740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 528800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 528860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 528920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 528980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 529040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 529100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 529160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 529220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 529280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 529340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 529400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 529460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 529520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 529580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 529640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 529700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 529760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 529820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 529880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 529940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 530000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 530060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 530120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 530180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 530240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 530300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 530360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 530420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 530480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 530540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 530600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 530660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 530720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 530780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 530840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 530900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 530960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 531020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 531080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 531140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 531200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 531260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 531320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 531380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 531440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 531500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 531560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 531620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 531680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 531740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 531800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 531860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 531920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 531980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 532040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 532100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 532160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 532220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 532280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 532340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 532400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 532460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 532520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 532580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 532640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 532700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 532760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 532820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 532880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 532940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 533000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 533060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 533120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 533180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 533240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 533300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 533360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 533420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 533480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 533540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 533600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 533660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 533720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 533780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 533840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 533900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 533960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 534020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 534080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 534140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 534200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 534260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 534320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 534380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 534440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 534500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 534560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 534620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 534680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 534740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 534800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 534860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 534920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 534980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 535040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 535100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 535160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 535220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 535280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 535340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 535400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 535460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 535520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 535580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 535640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 535700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 535760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 535820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 535880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 535940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 536000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 536060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 536120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 536180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 536240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 536300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 536360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 536420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 536480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 536540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 536600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 536660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 536720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 536780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 536840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 536900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 536960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 537020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 537080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 537140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 537200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 537260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 537320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 537380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 537440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 537500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 537560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 537620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 537680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 537740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 537800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 537860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 537920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 537980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 538040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 538100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 538160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 538220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 538280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 538340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 538400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 538460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 538520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 538580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 538640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 538700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 538760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 538820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 538880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 538940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 539000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 539060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 539120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 539180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 539240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 539300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 539360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 539420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 539480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 539540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 539600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 539660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 539720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 539780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 539840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 539900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 539960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 540020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 540080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 540140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 540200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 540260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 540320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 540380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 540440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 540500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 540560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 540620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 540680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 540740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 540800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 540860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 540920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 540980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 541040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 541100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 541160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 541220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 541280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 541340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 541400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 541460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 541520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 541580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 541640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 541700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 541760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 541820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 541880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 541940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 542000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 542060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 542120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 542180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 542240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 542300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 542360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 542420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 542480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 542540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 542600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 542660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 542720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 542780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 542840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 542900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 542960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 543020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 543080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 543140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 543200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 543260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 543320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 543380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 543440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 543500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 543560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 543620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 543680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 543740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 543800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 543860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 543920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 543980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 544040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 544100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 544160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 544220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 544280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 544340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 544400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 544460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 544520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 544580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 544640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 544700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 544760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 544820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 544880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 544940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 545000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 545060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 545120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 545180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 545240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 545300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 545360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 545420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 545480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 545540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 545600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 545660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 545720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 545780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 545840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 545900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 545960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 546020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 546080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 546140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 546200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 546260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 546320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 546380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 546440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 546500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 546560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 546620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 546680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 546740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 546800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 546860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 546920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 546980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 547040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 547100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 547160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 547220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 547280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 547340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 547400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 547460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 547520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 547580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 547640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 547700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 547760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 547820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 547880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 547940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 548000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 548060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 548120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 548180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 548240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 548300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 548360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 548420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 548480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 548540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 548600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 548660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 548720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 548780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 548840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 548900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 548960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 549020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 549080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 549140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 549200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 549260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 549320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 549380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 549440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 549500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 549560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 549620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 549680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 549740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 549800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 549860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 549920: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 549980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 550040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 550100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 550160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 550220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 550280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 550340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 550400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 550460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 550520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 550580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 550640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 550700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 550760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 550820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 550880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 550940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 551000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 551060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 551120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 551180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 551240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 551300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 551360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 551420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 551480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 551540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 551600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 551660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 551720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 551780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 551840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 551900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 551960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 552020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 552080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 552140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 552200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 552260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 552320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 552380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 552440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 552500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 552560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 552620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 552680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 552740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 552800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 552860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 552920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 552980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 553040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 553100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 553160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 553220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 553280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 553340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 553400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 553460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 553520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 553580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 553640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 553700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 553760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 553820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 553880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 553940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 554000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 554060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 554120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 554180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 554240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 554300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 554360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 554420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 554480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 554540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 554600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 554660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 554720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 554780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 554840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 554900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 554960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 555020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 555080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 555140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 555200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 555260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 555320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 555380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 555440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 555500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 555560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 555620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 555680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 555740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 555800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 555860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 555920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 555980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 556040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 556100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 556160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 556220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 556280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 556340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 556400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 556460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 556520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 556580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 556640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 556700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 556760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 556820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 556880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 556940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 557000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 557060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 557120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 557180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 557240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 557300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 557360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 557420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 557480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 557540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 557600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 557660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 557720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 557780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 557840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 557900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 557960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 558020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 558080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 558140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 558200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 558260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 558320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 558380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 558440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 558500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 558560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 558620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 558680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 558740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 558800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 558860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 558920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 558980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 559040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 559100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 559160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 559220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 559280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 559340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 559400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 559460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 559520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 559580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 559640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 559700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 559760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 559820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 559880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 559940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 560000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 560060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 560120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 560180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 560240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 560300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 560360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 560420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 560480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 560540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 560600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 560660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 560720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 560780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 560840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 560900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 560960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 561020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 561080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 561140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 561200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 561260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 561320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 561380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 561440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 561500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 561560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 561620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 561680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 561740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 561800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 561860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 561920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 561980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 562040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 562100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 562160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 562220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 562280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 562340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 562400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 562460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 562520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 562580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 562640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 562700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 562760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 562820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 562880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 562940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 563000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 563060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 563120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 563180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 563240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 563300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 563360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 563420: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 563480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 563540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 563600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 563660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 563720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 563780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 563840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 563900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 563960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 564020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 564080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 564140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 564200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 564260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 564320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 564380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 564440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 564500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 564560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 564620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 564680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 564740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 564800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 564860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 564920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 564980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 565040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 565100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 565160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 565220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 565280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 565340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 565400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 565460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 565520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 565580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 565640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 565700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 565760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 565820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 565880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 565940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 566000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 566060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 566120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 566180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 566240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 566300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 566360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 566420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 566480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 566540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 566600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 566660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 566720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 566780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 566840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 566900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 566960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 567020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 567080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 567140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 567200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 567260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 567320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 567380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 567440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 567500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 567560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 567620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 567680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 567740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 567800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 567860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 567920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 567980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 568040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 568100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 568160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 568220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 568280: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 568340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 568400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 568460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 568520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 568580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 568640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 568700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 568760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 568820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 568880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 568940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 569000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 569060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 569120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 569180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 569240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 569300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 569360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 569420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 569480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 569540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 569600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 569660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 569720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 569780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 569840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 569900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 569960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 570020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 570080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 570140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 570200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 570260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 570320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 570380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 570440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 570500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 570560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 570620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 570680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 570740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 570800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 570860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 570920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 570980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 571040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 571100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 571160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 571220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 571280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 571340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 571400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 571460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 571520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 571580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 571640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 571700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 571760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 571820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 571880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 571940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 572000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 572060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 572120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 572180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 572240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 572300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 572360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 572420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 572480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 572540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 572600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 572660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 572720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 572780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 572840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 572900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 572960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 573020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 573080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 573140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 573200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 573260: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 573320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 573380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 573440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 573500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 573560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 573620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 573680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 573740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 573800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 573860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 573920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 573980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 574040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 574100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 574160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 574220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 574280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 574340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 574400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 574460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 574520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 574580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 574640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 574700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 574760: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 574820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 574880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 574940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 575000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 575060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 575120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 575180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 575240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 575300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 575360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 575420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 575480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 575540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 575600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 575660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 575720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 575780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 575840: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 575900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 575960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 576020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 576080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 576140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 576200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 576260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 576320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 576380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 576440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 576500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 576560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 576620: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 576680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 576740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 576800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 576860: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 576920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 576980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 577040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 577100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 577160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 577220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 577280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 577340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 577400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 577460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 577520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 577580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 577640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 577700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 577760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 577820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 577880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 577940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 578000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 578060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 578120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 578180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 578240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 578300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 578360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 578420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 578480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 578540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 578600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 578660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 578720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 578780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 578840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 578900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 578960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 579020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 579080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 579140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 579200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 579260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 579320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 579380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 579440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 579500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 579560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 579620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 579680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 579740: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 579800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 579860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 579920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 579980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 580040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 580100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 580160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 580220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 580280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 580340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 580400: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 580460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 580520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 580580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 580640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 580700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 580760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 580820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 580880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 580940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 581000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 581060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 581120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 581180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 581240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 581300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 581360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 581420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 581480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 581540: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 581600: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 581660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 581720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 581780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 581840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 581900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 581960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 582020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 582080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 582140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 582200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 582260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 582320: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 582380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 582440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 582500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 582560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 582620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 582680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 582740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 582800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 582860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 582920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 582980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 583040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 583100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 583160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 583220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 583280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 583340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 583400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 583460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 583520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 583580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 583640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 583700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 583760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 583820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 583880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 583940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 584000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 584060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 584120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 584180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 584240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 584300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 584360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 584420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 584480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 584540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 584600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 584660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 584720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 584780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 584840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 584900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 584960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 585020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 585080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 585140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 585200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 585260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 585320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 585380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 585440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 585500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 585560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 585620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 585680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 585740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 585800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 585860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 585920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 585980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 586040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 586100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 586160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 586220: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 586280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 586340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 586400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 586460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 586520: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 586580: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 586640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 586700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 586760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 586820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 586880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 586940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 587000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 587060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 587120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 587180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 587240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 587300: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 587360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 587420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 587480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 587540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 587600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 587660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 587720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 587780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 587840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 587900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 587960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 588020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 588080: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 588140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 588200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 588260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 588320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 588380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 588440: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 588500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 588560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 588620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 588680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 588740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 588800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 588860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 588920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 588980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 589040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 589100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 589160: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 589220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 589280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 589340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 589400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 589460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 589520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 589580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 589640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 589700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 589760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 589820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 589880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 589940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 590000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 590060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 590120: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 590180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 590240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 590300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 590360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 590420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 590480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 590540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 590600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 590660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 590720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 590780: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 590840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 590900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 590960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 591020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 591080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 591140: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 591200: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 591260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 591320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 591380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 591440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 591500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 591560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 591620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 591680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 591740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 591800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 591860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 591920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 591980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 592040: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 592100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 592160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 592220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 592280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 592340: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 592400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 592460: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 592520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 592580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 592640: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 592700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 592760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 592820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 592880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 592940: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 593000: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 593060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 593120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 593180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 593240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 593300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 593360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 593420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 593480: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 593540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 593600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 593660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 593720: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 593780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 593840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 593900: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 593960: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 594020: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 594080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 594140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 594200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 594260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 594320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 594380: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 594440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 594500: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 594560: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 594620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 594680: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 594740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 594800: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 594860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 594920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 594980: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 595040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 595100: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 595160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 595220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 595280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 595340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 595400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 595460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 595520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 595580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 595640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 595700: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 595760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 595820: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 595880: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 595940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 596000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 596060: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 596120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 596180: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 596240: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 596300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 596360: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 596420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 596480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 596540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 596600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 596660: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 596720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 596780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 596840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 596900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 596960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 597020: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 597080: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 597140: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 597200: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 597260: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 597320: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 597380: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 597440: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 597500: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 597560: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 597620: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 597680: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 597740: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 597800: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 597860: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 597920: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 597980: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 598040: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 598100: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 598160: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 598220: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 598280: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 598340: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 598400: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 598460: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 598520: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 598580: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 598640: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 598700: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 598760: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 598820: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 598880: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 598940: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 599000: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 599060: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 599120: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 599180: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1884) @ 599240: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 599300: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 599360: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 599420: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 599480: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 599540: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 599600: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 599660: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 599720: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 599780: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1886) @ 599840: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO ../modules/top.sv(1884) @ 599900: uvm_test_top.sa_env.sa_sb [compare] Test: OK!
# UVM_INFO ../modules/top.sv(1886) @ 599960: uvm_test_top.sa_env.sa_sb [compare] Test: Fail!
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 600000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :10003
# UVM_WARNING :    2
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [TPRGED]     2
# [compare]  9999
# ** Note: $finish    : C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 600 us  Iteration: 61  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 17:33:33 on Aug 23,2019
# vcover report template_test.ucdb -cvg -details 
# COVERGROUP COVERAGE:
# -----------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal    Status               
#                                                                                               
# -----------------------------------------------------------------------------------------------
#  TYPE /top/vif/axi4_cg                                  12.5%        100    Uncovered            
#     covered/total bins:                                     2        544                      
#     missing/total bins:                                   542        544                      
#     % Hit:                                               0.3%        100                      
#     Coverpoint axi4_cg::T_VALID                          0.0%        100    ZERO                 
#         covered/total bins:                                 0          2                      
#         missing/total bins:                                 2          2                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::T_READY                        100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#     Coverpoint axi4_cg::CONSECUTIVE_TRANSACTIONS         0.0%        100    ZERO                 
#         covered/total bins:                                 0        443                      
#         missing/total bins:                               443        443                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSACTION_WAITING              0.0%        100    ZERO                 
#         covered/total bins:                                 0         17                      
#         missing/total bins:                                17         17                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSACTION_PAUSE                0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::READY_WITHOUT_VALID              0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSITIONS                      0.0%        100    ZERO                 
#         covered/total bins:                                 0         14                      
#         missing/total bins:                                14         14                      
#         % Hit:                                           0.0%        100                      
#     Cross axi4_cg::CASES_VALID_READY                     0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#  Covergroup instance \/top/vif/axi4                     12.5%        100    Uncovered            
#     covered/total bins:                                     2        544                      
#     missing/total bins:                                   542        544                      
#     % Hit:                                               0.3%        100                      
#     Coverpoint T_VALID                                   0.0%        100    ZERO                 
#         covered/total bins:                                 0          2                      
#         missing/total bins:                                 2          2                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint T_READY                                 100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                        99          1    Covered              
#         bin auto[1]                                     59900          1    Covered              
#     Coverpoint CONSECUTIVE_TRANSACTIONS                  0.0%        100    ZERO                 
#         covered/total bins:                                 0        443                      
#         missing/total bins:                               443        443                      
#         % Hit:                                           0.0%        100                      
#         bin transactions_single                             0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_huge                               0          1    ZERO                 
#     Coverpoint TRANSACTION_WAITING                       0.0%        100    ZERO                 
#         covered/total bins:                                 0         17                      
#         missing/total bins:                                17         17                      
#         % Hit:                                           0.0%        100                      
#         illegal_bin illegal                                 0               ZERO                 
#         bin zero_waiting_time                               0          1    ZERO                 
#         bin low_waiting_time[2[*1]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*2]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*3]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*4]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*5]=>3]                      0          1    ZERO                 
#         bin medium_waiting_time[2[*6]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*7]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*8]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*9]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*10]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*11]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*12]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*13]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*14]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*15]=>3]                  0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint TRANSACTION_PAUSE                         0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin low_waiting_time[3=>0[*1]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*1]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>2]                   0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>2]               0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint READY_WITHOUT_VALID                       0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin short_ready_time[1[*1]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*1]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>0]                      0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>0]                    0          1    ZERO                 
#         bin high_ready_time                                 0          1    ZERO                 
#     Coverpoint TRANSITIONS                               0.0%        100    ZERO                 
#         covered/total bins:                                 0         14                      
#         missing/total bins:                                14         14                      
#         % Hit:                                           0.0%        100                      
#         bin transition[3=>3]                                0          1    ZERO                 
#         bin transition[3=>2]                                0          1    ZERO                 
#         bin transition[3=>1]                                0          1    ZERO                 
#         bin transition[3=>0]                                0          1    ZERO                 
#         bin transition[1=>3]                                0          1    ZERO                 
#         bin transition[1=>2]                                0          1    ZERO                 
#         bin transition[1=>1]                                0          1    ZERO                 
#         bin transition[1=>0]                                0          1    ZERO                 
#         bin transition[0=>3]                                0          1    ZERO                 
#         bin transition[0=>2]                                0          1    ZERO                 
#         bin transition[0=>1]                                0          1    ZERO                 
#         bin transition[0=>0]                                0          1    ZERO                 
#         bin transition[2=>3]                                0          1    ZERO                 
#         bin transition[2=>2]                                0          1    ZERO                 
#     Cross CASES_VALID_READY                              0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin <auto[0],auto[0]>                               0          1    ZERO                 
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
#         bin <auto[0],auto[1]>                               0          1    ZERO                 
#         bin <auto[1],auto[1]>                               0          1    ZERO                 
#  TYPE /socTest_pkg/template_monitor_afterToDut/template_cg 
#                                                         41.6%        100    Uncovered            
#     covered/total bins:                                     8         24                      
#     missing/total bins:                                    16         24                      
#     % Hit:                                              33.3%        100                      
#     Coverpoint template_cg::ina_cp                      50.0%        100    Uncovered            
#         covered/total bins:                                 2          4                      
#         missing/total bins:                                 2          4                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                      4951          1    Covered              
#         bin auto[1]                                      5049          1    Covered              
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Coverpoint template_cg::inb_cp                      50.0%        100    Uncovered            
#         covered/total bins:                                 2          4                      
#         missing/total bins:                                 2          4                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                      5039          1    Covered              
#         bin auto[1]                                      4961          1    Covered              
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Cross template_cg::#cross__0#                       25.0%        100    Uncovered            
#         covered/total bins:                                 4         16                      
#         missing/total bins:                                12         16                      
#         % Hit:                                          25.0%        100                      
#         bin <auto[0],auto[0]>                            2494          1    Covered              
#         bin <auto[1],auto[0]>                            2545          1    Covered              
#         bin <auto[0],auto[1]>                            2457          1    Covered              
#         bin <auto[1],auto[1]>                            2504          1    Covered              
#         bin <auto[2],auto[0]>                               0          1    ZERO                 
#         bin <auto[3],auto[0]>                               0          1    ZERO                 
#         bin <auto[2],auto[1]>                               0          1    ZERO                 
#         bin <auto[3],auto[1]>                               0          1    ZERO                 
#         bin <auto[0],auto[2]>                               0          1    ZERO                 
#         bin <auto[1],auto[2]>                               0          1    ZERO                 
#         bin <auto[2],auto[2]>                               0          1    ZERO                 
#         bin <auto[3],auto[2]>                               0          1    ZERO                 
#         bin <auto[0],auto[3]>                               0          1    ZERO                 
#         bin <auto[1],auto[3]>                               0          1    ZERO                 
#         bin <auto[2],auto[3]>                               0          1    ZERO                 
#         bin <auto[3],auto[3]>                               0          1    ZERO                 
#  CLASS template_monitor_afterToDut
#  TYPE /socTest_pkg/axiLite_fc_subscriber/aL_cg           0.0%        100    ZERO                 
#     covered/total bins:                                     0        128                      
#     missing/total bins:                                   128        128                      
#     % Hit:                                               0.0%        100                      
#     Coverpoint aL_cg::WDATA_cp                           0.0%        100    ZERO                 
#         covered/total bins:                                 0         64                      
#         missing/total bins:                                64         64                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0:67108863]                                0          1    ZERO                 
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#     Coverpoint aL_cg::AWADDR_cp                          0.0%        100    ZERO                 
#         covered/total bins:                                 0         64                      
#         missing/total bins:                                64         64                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0:67108863]                                0          1    ZERO                 
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#  CLASS axiLite_fc_subscriber
#  TYPE /socTest_pkg/rgb_fc_subscriber/rgb_cg             17.6%        100    Uncovered            
#     covered/total bins:                                     9        454                      
#     missing/total bins:                                   445        454                      
#     % Hit:                                               1.9%        100                      
#     Coverpoint rgb_cg::iRed_cp                           1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:3]                                   59999          1    Covered              
#         bin auto[4:7]                                       0          1    ZERO                 
#         bin auto[8:11]                                      0          1    ZERO                 
#         bin auto[12:15]                                     0          1    ZERO                 
#         bin auto[16:19]                                     0          1    ZERO                 
#         bin auto[20:23]                                     0          1    ZERO                 
#         bin auto[24:27]                                     0          1    ZERO                 
#         bin auto[28:31]                                     0          1    ZERO                 
#         bin auto[32:35]                                     0          1    ZERO                 
#         bin auto[36:39]                                     0          1    ZERO                 
#         bin auto[40:43]                                     0          1    ZERO                 
#         bin auto[44:47]                                     0          1    ZERO                 
#         bin auto[48:51]                                     0          1    ZERO                 
#         bin auto[52:55]                                     0          1    ZERO                 
#         bin auto[56:59]                                     0          1    ZERO                 
#         bin auto[60:63]                                     0          1    ZERO                 
#         bin auto[64:67]                                     0          1    ZERO                 
#         bin auto[68:71]                                     0          1    ZERO                 
#         bin auto[72:75]                                     0          1    ZERO                 
#         bin auto[76:79]                                     0          1    ZERO                 
#         bin auto[80:83]                                     0          1    ZERO                 
#         bin auto[84:87]                                     0          1    ZERO                 
#         bin auto[88:91]                                     0          1    ZERO                 
#         bin auto[92:95]                                     0          1    ZERO                 
#         bin auto[96:99]                                     0          1    ZERO                 
#         bin auto[100:103]                                   0          1    ZERO                 
#         bin auto[104:107]                                   0          1    ZERO                 
#         bin auto[108:111]                                   0          1    ZERO                 
#         bin auto[112:115]                                   0          1    ZERO                 
#         bin auto[116:119]                                   0          1    ZERO                 
#         bin auto[120:123]                                   0          1    ZERO                 
#         bin auto[124:127]                                   0          1    ZERO                 
#         bin auto[128:131]                                   0          1    ZERO                 
#         bin auto[132:135]                                   0          1    ZERO                 
#         bin auto[136:139]                                   0          1    ZERO                 
#         bin auto[140:143]                                   0          1    ZERO                 
#         bin auto[144:147]                                   0          1    ZERO                 
#         bin auto[148:151]                                   0          1    ZERO                 
#         bin auto[152:155]                                   0          1    ZERO                 
#         bin auto[156:159]                                   0          1    ZERO                 
#         bin auto[160:163]                                   0          1    ZERO                 
#         bin auto[164:167]                                   0          1    ZERO                 
#         bin auto[168:171]                                   0          1    ZERO                 
#         bin auto[172:175]                                   0          1    ZERO                 
#         bin auto[176:179]                                   0          1    ZERO                 
#         bin auto[180:183]                                   0          1    ZERO                 
#         bin auto[184:187]                                   0          1    ZERO                 
#         bin auto[188:191]                                   0          1    ZERO                 
#         bin auto[192:195]                                   0          1    ZERO                 
#         bin auto[196:199]                                   0          1    ZERO                 
#         bin auto[200:203]                                   0          1    ZERO                 
#         bin auto[204:207]                                   0          1    ZERO                 
#         bin auto[208:211]                                   0          1    ZERO                 
#         bin auto[212:215]                                   0          1    ZERO                 
#         bin auto[216:219]                                   0          1    ZERO                 
#         bin auto[220:223]                                   0          1    ZERO                 
#         bin auto[224:227]                                   0          1    ZERO                 
#         bin auto[228:231]                                   0          1    ZERO                 
#         bin auto[232:235]                                   0          1    ZERO                 
#         bin auto[236:239]                                   0          1    ZERO                 
#         bin auto[240:243]                                   0          1    ZERO                 
#         bin auto[244:247]                                   0          1    ZERO                 
#         bin auto[248:251]                                   0          1    ZERO                 
#         bin auto[252:255]                                   0          1    ZERO                 
#     Coverpoint rgb_cg::iGreen_cp                         1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:3]                                   59999          1    Covered              
#         bin auto[4:7]                                       0          1    ZERO                 
#         bin auto[8:11]                                      0          1    ZERO                 
#         bin auto[12:15]                                     0          1    ZERO                 
#         bin auto[16:19]                                     0          1    ZERO                 
#         bin auto[20:23]                                     0          1    ZERO                 
#         bin auto[24:27]                                     0          1    ZERO                 
#         bin auto[28:31]                                     0          1    ZERO                 
#         bin auto[32:35]                                     0          1    ZERO                 
#         bin auto[36:39]                                     0          1    ZERO                 
#         bin auto[40:43]                                     0          1    ZERO                 
#         bin auto[44:47]                                     0          1    ZERO                 
#         bin auto[48:51]                                     0          1    ZERO                 
#         bin auto[52:55]                                     0          1    ZERO                 
#         bin auto[56:59]                                     0          1    ZERO                 
#         bin auto[60:63]                                     0          1    ZERO                 
#         bin auto[64:67]                                     0          1    ZERO                 
#         bin auto[68:71]                                     0          1    ZERO                 
#         bin auto[72:75]                                     0          1    ZERO                 
#         bin auto[76:79]                                     0          1    ZERO                 
#         bin auto[80:83]                                     0          1    ZERO                 
#         bin auto[84:87]                                     0          1    ZERO                 
#         bin auto[88:91]                                     0          1    ZERO                 
#         bin auto[92:95]                                     0          1    ZERO                 
#         bin auto[96:99]                                     0          1    ZERO                 
#         bin auto[100:103]                                   0          1    ZERO                 
#         bin auto[104:107]                                   0          1    ZERO                 
#         bin auto[108:111]                                   0          1    ZERO                 
#         bin auto[112:115]                                   0          1    ZERO                 
#         bin auto[116:119]                                   0          1    ZERO                 
#         bin auto[120:123]                                   0          1    ZERO                 
#         bin auto[124:127]                                   0          1    ZERO                 
#         bin auto[128:131]                                   0          1    ZERO                 
#         bin auto[132:135]                                   0          1    ZERO                 
#         bin auto[136:139]                                   0          1    ZERO                 
#         bin auto[140:143]                                   0          1    ZERO                 
#         bin auto[144:147]                                   0          1    ZERO                 
#         bin auto[148:151]                                   0          1    ZERO                 
#         bin auto[152:155]                                   0          1    ZERO                 
#         bin auto[156:159]                                   0          1    ZERO                 
#         bin auto[160:163]                                   0          1    ZERO                 
#         bin auto[164:167]                                   0          1    ZERO                 
#         bin auto[168:171]                                   0          1    ZERO                 
#         bin auto[172:175]                                   0          1    ZERO                 
#         bin auto[176:179]                                   0          1    ZERO                 
#         bin auto[180:183]                                   0          1    ZERO                 
#         bin auto[184:187]                                   0          1    ZERO                 
#         bin auto[188:191]                                   0          1    ZERO                 
#         bin auto[192:195]                                   0          1    ZERO                 
#         bin auto[196:199]                                   0          1    ZERO                 
#         bin auto[200:203]                                   0          1    ZERO                 
#         bin auto[204:207]                                   0          1    ZERO                 
#         bin auto[208:211]                                   0          1    ZERO                 
#         bin auto[212:215]                                   0          1    ZERO                 
#         bin auto[216:219]                                   0          1    ZERO                 
#         bin auto[220:223]                                   0          1    ZERO                 
#         bin auto[224:227]                                   0          1    ZERO                 
#         bin auto[228:231]                                   0          1    ZERO                 
#         bin auto[232:235]                                   0          1    ZERO                 
#         bin auto[236:239]                                   0          1    ZERO                 
#         bin auto[240:243]                                   0          1    ZERO                 
#         bin auto[244:247]                                   0          1    ZERO                 
#         bin auto[248:251]                                   0          1    ZERO                 
#         bin auto[252:255]                                   0          1    ZERO                 
#     Coverpoint rgb_cg::iBlue_cp                          1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:3]                                   59999          1    Covered              
#         bin auto[4:7]                                       0          1    ZERO                 
#         bin auto[8:11]                                      0          1    ZERO                 
#         bin auto[12:15]                                     0          1    ZERO                 
#         bin auto[16:19]                                     0          1    ZERO                 
#         bin auto[20:23]                                     0          1    ZERO                 
#         bin auto[24:27]                                     0          1    ZERO                 
#         bin auto[28:31]                                     0          1    ZERO                 
#         bin auto[32:35]                                     0          1    ZERO                 
#         bin auto[36:39]                                     0          1    ZERO                 
#         bin auto[40:43]                                     0          1    ZERO                 
#         bin auto[44:47]                                     0          1    ZERO                 
#         bin auto[48:51]                                     0          1    ZERO                 
#         bin auto[52:55]                                     0          1    ZERO                 
#         bin auto[56:59]                                     0          1    ZERO                 
#         bin auto[60:63]                                     0          1    ZERO                 
#         bin auto[64:67]                                     0          1    ZERO                 
#         bin auto[68:71]                                     0          1    ZERO                 
#         bin auto[72:75]                                     0          1    ZERO                 
#         bin auto[76:79]                                     0          1    ZERO                 
#         bin auto[80:83]                                     0          1    ZERO                 
#         bin auto[84:87]                                     0          1    ZERO                 
#         bin auto[88:91]                                     0          1    ZERO                 
#         bin auto[92:95]                                     0          1    ZERO                 
#         bin auto[96:99]                                     0          1    ZERO                 
#         bin auto[100:103]                                   0          1    ZERO                 
#         bin auto[104:107]                                   0          1    ZERO                 
#         bin auto[108:111]                                   0          1    ZERO                 
#         bin auto[112:115]                                   0          1    ZERO                 
#         bin auto[116:119]                                   0          1    ZERO                 
#         bin auto[120:123]                                   0          1    ZERO                 
#         bin auto[124:127]                                   0          1    ZERO                 
#         bin auto[128:131]                                   0          1    ZERO                 
#         bin auto[132:135]                                   0          1    ZERO                 
#         bin auto[136:139]                                   0          1    ZERO                 
#         bin auto[140:143]                                   0          1    ZERO                 
#         bin auto[144:147]                                   0          1    ZERO                 
#         bin auto[148:151]                                   0          1    ZERO                 
#         bin auto[152:155]                                   0          1    ZERO                 
#         bin auto[156:159]                                   0          1    ZERO                 
#         bin auto[160:163]                                   0          1    ZERO                 
#         bin auto[164:167]                                   0          1    ZERO                 
#         bin auto[168:171]                                   0          1    ZERO                 
#         bin auto[172:175]                                   0          1    ZERO                 
#         bin auto[176:179]                                   0          1    ZERO                 
#         bin auto[180:183]                                   0          1    ZERO                 
#         bin auto[184:187]                                   0          1    ZERO                 
#         bin auto[188:191]                                   0          1    ZERO                 
#         bin auto[192:195]                                   0          1    ZERO                 
#         bin auto[196:199]                                   0          1    ZERO                 
#         bin auto[200:203]                                   0          1    ZERO                 
#         bin auto[204:207]                                   0          1    ZERO                 
#         bin auto[208:211]                                   0          1    ZERO                 
#         bin auto[212:215]                                   0          1    ZERO                 
#         bin auto[216:219]                                   0          1    ZERO                 
#         bin auto[220:223]                                   0          1    ZERO                 
#         bin auto[224:227]                                   0          1    ZERO                 
#         bin auto[228:231]                                   0          1    ZERO                 
#         bin auto[232:235]                                   0          1    ZERO                 
#         bin auto[236:239]                                   0          1    ZERO                 
#         bin auto[240:243]                                   0          1    ZERO                 
#         bin auto[244:247]                                   0          1    ZERO                 
#         bin auto[248:251]                                   0          1    ZERO                 
#         bin auto[252:255]                                   0          1    ZERO                 
#     Coverpoint rgb_cg::iPixelEn_cp                      50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                     59999          1    Covered              
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint rgb_cg::iValid_cp                        50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                     59999          1    Covered              
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint rgb_cg::iEof_cp                          50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                     59999          1    Covered              
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint rgb_cg::iX_cp                             1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:31]                                  59999          1    Covered              
#         bin auto[32:63]                                     0          1    ZERO                 
#         bin auto[64:95]                                     0          1    ZERO                 
#         bin auto[96:127]                                    0          1    ZERO                 
#         bin auto[128:159]                                   0          1    ZERO                 
#         bin auto[160:191]                                   0          1    ZERO                 
#         bin auto[192:223]                                   0          1    ZERO                 
#         bin auto[224:255]                                   0          1    ZERO                 
#         bin auto[256:287]                                   0          1    ZERO                 
#         bin auto[288:319]                                   0          1    ZERO                 
#         bin auto[320:351]                                   0          1    ZERO                 
#         bin auto[352:383]                                   0          1    ZERO                 
#         bin auto[384:415]                                   0          1    ZERO                 
#         bin auto[416:447]                                   0          1    ZERO                 
#         bin auto[448:479]                                   0          1    ZERO                 
#         bin auto[480:511]                                   0          1    ZERO                 
#         bin auto[512:543]                                   0          1    ZERO                 
#         bin auto[544:575]                                   0          1    ZERO                 
#         bin auto[576:607]                                   0          1    ZERO                 
#         bin auto[608:639]                                   0          1    ZERO                 
#         bin auto[640:671]                                   0          1    ZERO                 
#         bin auto[672:703]                                   0          1    ZERO                 
#         bin auto[704:735]                                   0          1    ZERO                 
#         bin auto[736:767]                                   0          1    ZERO                 
#         bin auto[768:799]                                   0          1    ZERO                 
#         bin auto[800:831]                                   0          1    ZERO                 
#         bin auto[832:863]                                   0          1    ZERO                 
#         bin auto[864:895]                                   0          1    ZERO                 
#         bin auto[896:927]                                   0          1    ZERO                 
#         bin auto[928:959]                                   0          1    ZERO                 
#         bin auto[960:991]                                   0          1    ZERO                 
#         bin auto[992:1023]                                  0          1    ZERO                 
#         bin auto[1024:1055]                                 0          1    ZERO                 
#         bin auto[1056:1087]                                 0          1    ZERO                 
#         bin auto[1088:1119]                                 0          1    ZERO                 
#         bin auto[1120:1151]                                 0          1    ZERO                 
#         bin auto[1152:1183]                                 0          1    ZERO                 
#         bin auto[1184:1215]                                 0          1    ZERO                 
#         bin auto[1216:1247]                                 0          1    ZERO                 
#         bin auto[1248:1279]                                 0          1    ZERO                 
#         bin auto[1280:1311]                                 0          1    ZERO                 
#         bin auto[1312:1343]                                 0          1    ZERO                 
#         bin auto[1344:1375]                                 0          1    ZERO                 
#         bin auto[1376:1407]                                 0          1    ZERO                 
#         bin auto[1408:1439]                                 0          1    ZERO                 
#         bin auto[1440:1471]                                 0          1    ZERO                 
#         bin auto[1472:1503]                                 0          1    ZERO                 
#         bin auto[1504:1535]                                 0          1    ZERO                 
#         bin auto[1536:1567]                                 0          1    ZERO                 
#         bin auto[1568:1599]                                 0          1    ZERO                 
#         bin auto[1600:1631]                                 0          1    ZERO                 
#         bin auto[1632:1663]                                 0          1    ZERO                 
#         bin auto[1664:1695]                                 0          1    ZERO                 
#         bin auto[1696:1727]                                 0          1    ZERO                 
#         bin auto[1728:1759]                                 0          1    ZERO                 
#         bin auto[1760:1791]                                 0          1    ZERO                 
#         bin auto[1792:1823]                                 0          1    ZERO                 
#         bin auto[1824:1855]                                 0          1    ZERO                 
#         bin auto[1856:1887]                                 0          1    ZERO                 
#         bin auto[1888:1919]                                 0          1    ZERO                 
#         bin auto[1920:1951]                                 0          1    ZERO                 
#         bin auto[1952:1983]                                 0          1    ZERO                 
#         bin auto[1984:2015]                                 0          1    ZERO                 
#         bin auto[2016:2047]                                 0          1    ZERO                 
#     Coverpoint rgb_cg::iY_cp                             1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:31]                                  59999          1    Covered              
#         bin auto[32:63]                                     0          1    ZERO                 
#         bin auto[64:95]                                     0          1    ZERO                 
#         bin auto[96:127]                                    0          1    ZERO                 
#         bin auto[128:159]                                   0          1    ZERO                 
#         bin auto[160:191]                                   0          1    ZERO                 
#         bin auto[192:223]                                   0          1    ZERO                 
#         bin auto[224:255]                                   0          1    ZERO                 
#         bin auto[256:287]                                   0          1    ZERO                 
#         bin auto[288:319]                                   0          1    ZERO                 
#         bin auto[320:351]                                   0          1    ZERO                 
#         bin auto[352:383]                                   0          1    ZERO                 
#         bin auto[384:415]                                   0          1    ZERO                 
#         bin auto[416:447]                                   0          1    ZERO                 
#         bin auto[448:479]                                   0          1    ZERO                 
#         bin auto[480:511]                                   0          1    ZERO                 
#         bin auto[512:543]                                   0          1    ZERO                 
#         bin auto[544:575]                                   0          1    ZERO                 
#         bin auto[576:607]                                   0          1    ZERO                 
#         bin auto[608:639]                                   0          1    ZERO                 
#         bin auto[640:671]                                   0          1    ZERO                 
#         bin auto[672:703]                                   0          1    ZERO                 
#         bin auto[704:735]                                   0          1    ZERO                 
#         bin auto[736:767]                                   0          1    ZERO                 
#         bin auto[768:799]                                   0          1    ZERO                 
#         bin auto[800:831]                                   0          1    ZERO                 
#         bin auto[832:863]                                   0          1    ZERO                 
#         bin auto[864:895]                                   0          1    ZERO                 
#         bin auto[896:927]                                   0          1    ZERO                 
#         bin auto[928:959]                                   0          1    ZERO                 
#         bin auto[960:991]                                   0          1    ZERO                 
#         bin auto[992:1023]                                  0          1    ZERO                 
#         bin auto[1024:1055]                                 0          1    ZERO                 
#         bin auto[1056:1087]                                 0          1    ZERO                 
#         bin auto[1088:1119]                                 0          1    ZERO                 
#         bin auto[1120:1151]                                 0          1    ZERO                 
#         bin auto[1152:1183]                                 0          1    ZERO                 
#         bin auto[1184:1215]                                 0          1    ZERO                 
#         bin auto[1216:1247]                                 0          1    ZERO                 
#         bin auto[1248:1279]                                 0          1    ZERO                 
#         bin auto[1280:1311]                                 0          1    ZERO                 
#         bin auto[1312:1343]                                 0          1    ZERO                 
#         bin auto[1344:1375]                                 0          1    ZERO                 
#         bin auto[1376:1407]                                 0          1    ZERO                 
#         bin auto[1408:1439]                                 0          1    ZERO                 
#         bin auto[1440:1471]                                 0          1    ZERO                 
#         bin auto[1472:1503]                                 0          1    ZERO                 
#         bin auto[1504:1535]                                 0          1    ZERO                 
#         bin auto[1536:1567]                                 0          1    ZERO                 
#         bin auto[1568:1599]                                 0          1    ZERO                 
#         bin auto[1600:1631]                                 0          1    ZERO                 
#         bin auto[1632:1663]                                 0          1    ZERO                 
#         bin auto[1664:1695]                                 0          1    ZERO                 
#         bin auto[1696:1727]                                 0          1    ZERO                 
#         bin auto[1728:1759]                                 0          1    ZERO                 
#         bin auto[1760:1791]                                 0          1    ZERO                 
#         bin auto[1792:1823]                                 0          1    ZERO                 
#         bin auto[1824:1855]                                 0          1    ZERO                 
#         bin auto[1856:1887]                                 0          1    ZERO                 
#         bin auto[1888:1919]                                 0          1    ZERO                 
#         bin auto[1920:1951]                                 0          1    ZERO                 
#         bin auto[1952:1983]                                 0          1    ZERO                 
#         bin auto[1984:2015]                                 0          1    ZERO                 
#         bin auto[2016:2047]                                 0          1    ZERO                 
#     Cross rgb_cg::#cross__0#                             0.7%        100    Uncovered            
#         covered/total bins:                                 1        128                      
#         missing/total bins:                               127        128                      
#         % Hit:                                           0.7%        100                      
#         bin <auto[0:3],auto[0]>                         59999          1    Covered              
#         bin <auto[4:7],auto[0]>                             0          1    ZERO                 
#         bin <auto[8:11],auto[0]>                            0          1    ZERO                 
#         bin <auto[12:15],auto[0]>                           0          1    ZERO                 
#         bin <auto[16:19],auto[0]>                           0          1    ZERO                 
#         bin <auto[20:23],auto[0]>                           0          1    ZERO                 
#         bin <auto[24:27],auto[0]>                           0          1    ZERO                 
#         bin <auto[28:31],auto[0]>                           0          1    ZERO                 
#         bin <auto[32:35],auto[0]>                           0          1    ZERO                 
#         bin <auto[36:39],auto[0]>                           0          1    ZERO                 
#         bin <auto[40:43],auto[0]>                           0          1    ZERO                 
#         bin <auto[44:47],auto[0]>                           0          1    ZERO                 
#         bin <auto[48:51],auto[0]>                           0          1    ZERO                 
#         bin <auto[52:55],auto[0]>                           0          1    ZERO                 
#         bin <auto[56:59],auto[0]>                           0          1    ZERO                 
#         bin <auto[60:63],auto[0]>                           0          1    ZERO                 
#         bin <auto[64:67],auto[0]>                           0          1    ZERO                 
#         bin <auto[68:71],auto[0]>                           0          1    ZERO                 
#         bin <auto[72:75],auto[0]>                           0          1    ZERO                 
#         bin <auto[76:79],auto[0]>                           0          1    ZERO                 
#         bin <auto[80:83],auto[0]>                           0          1    ZERO                 
#         bin <auto[84:87],auto[0]>                           0          1    ZERO                 
#         bin <auto[88:91],auto[0]>                           0          1    ZERO                 
#         bin <auto[92:95],auto[0]>                           0          1    ZERO                 
#         bin <auto[96:99],auto[0]>                           0          1    ZERO                 
#         bin <auto[100:103],auto[0]>                         0          1    ZERO                 
#         bin <auto[104:107],auto[0]>                         0          1    ZERO                 
#         bin <auto[108:111],auto[0]>                         0          1    ZERO                 
#         bin <auto[112:115],auto[0]>                         0          1    ZERO                 
#         bin <auto[116:119],auto[0]>                         0          1    ZERO                 
#         bin <auto[120:123],auto[0]>                         0          1    ZERO                 
#         bin <auto[124:127],auto[0]>                         0          1    ZERO                 
#         bin <auto[128:131],auto[0]>                         0          1    ZERO                 
#         bin <auto[132:135],auto[0]>                         0          1    ZERO                 
#         bin <auto[136:139],auto[0]>                         0          1    ZERO                 
#         bin <auto[140:143],auto[0]>                         0          1    ZERO                 
#         bin <auto[144:147],auto[0]>                         0          1    ZERO                 
#         bin <auto[148:151],auto[0]>                         0          1    ZERO                 
#         bin <auto[152:155],auto[0]>                         0          1    ZERO                 
#         bin <auto[156:159],auto[0]>                         0          1    ZERO                 
#         bin <auto[160:163],auto[0]>                         0          1    ZERO                 
#         bin <auto[164:167],auto[0]>                         0          1    ZERO                 
#         bin <auto[168:171],auto[0]>                         0          1    ZERO                 
#         bin <auto[172:175],auto[0]>                         0          1    ZERO                 
#         bin <auto[176:179],auto[0]>                         0          1    ZERO                 
#         bin <auto[180:183],auto[0]>                         0          1    ZERO                 
#         bin <auto[184:187],auto[0]>                         0          1    ZERO                 
#         bin <auto[188:191],auto[0]>                         0          1    ZERO                 
#         bin <auto[192:195],auto[0]>                         0          1    ZERO                 
#         bin <auto[196:199],auto[0]>                         0          1    ZERO                 
#         bin <auto[200:203],auto[0]>                         0          1    ZERO                 
#         bin <auto[204:207],auto[0]>                         0          1    ZERO                 
#         bin <auto[208:211],auto[0]>                         0          1    ZERO                 
#         bin <auto[212:215],auto[0]>                         0          1    ZERO                 
#         bin <auto[216:219],auto[0]>                         0          1    ZERO                 
#         bin <auto[220:223],auto[0]>                         0          1    ZERO                 
#         bin <auto[224:227],auto[0]>                         0          1    ZERO                 
#         bin <auto[228:231],auto[0]>                         0          1    ZERO                 
#         bin <auto[232:235],auto[0]>                         0          1    ZERO                 
#         bin <auto[236:239],auto[0]>                         0          1    ZERO                 
#         bin <auto[240:243],auto[0]>                         0          1    ZERO                 
#         bin <auto[244:247],auto[0]>                         0          1    ZERO                 
#         bin <auto[248:251],auto[0]>                         0          1    ZERO                 
#         bin <auto[252:255],auto[0]>                         0          1    ZERO                 
#         bin <auto[0:3],auto[1]>                             0          1    ZERO                 
#         bin <auto[4:7],auto[1]>                             0          1    ZERO                 
#         bin <auto[8:11],auto[1]>                            0          1    ZERO                 
#         bin <auto[12:15],auto[1]>                           0          1    ZERO                 
#         bin <auto[16:19],auto[1]>                           0          1    ZERO                 
#         bin <auto[20:23],auto[1]>                           0          1    ZERO                 
#         bin <auto[24:27],auto[1]>                           0          1    ZERO                 
#         bin <auto[28:31],auto[1]>                           0          1    ZERO                 
#         bin <auto[32:35],auto[1]>                           0          1    ZERO                 
#         bin <auto[36:39],auto[1]>                           0          1    ZERO                 
#         bin <auto[40:43],auto[1]>                           0          1    ZERO                 
#         bin <auto[44:47],auto[1]>                           0          1    ZERO                 
#         bin <auto[48:51],auto[1]>                           0          1    ZERO                 
#         bin <auto[52:55],auto[1]>                           0          1    ZERO                 
#         bin <auto[56:59],auto[1]>                           0          1    ZERO                 
#         bin <auto[60:63],auto[1]>                           0          1    ZERO                 
#         bin <auto[64:67],auto[1]>                           0          1    ZERO                 
#         bin <auto[68:71],auto[1]>                           0          1    ZERO                 
#         bin <auto[72:75],auto[1]>                           0          1    ZERO                 
#         bin <auto[76:79],auto[1]>                           0          1    ZERO                 
#         bin <auto[80:83],auto[1]>                           0          1    ZERO                 
#         bin <auto[84:87],auto[1]>                           0          1    ZERO                 
#         bin <auto[88:91],auto[1]>                           0          1    ZERO                 
#         bin <auto[92:95],auto[1]>                           0          1    ZERO                 
#         bin <auto[96:99],auto[1]>                           0          1    ZERO                 
#         bin <auto[100:103],auto[1]>                         0          1    ZERO                 
#         bin <auto[104:107],auto[1]>                         0          1    ZERO                 
#         bin <auto[108:111],auto[1]>                         0          1    ZERO                 
#         bin <auto[112:115],auto[1]>                         0          1    ZERO                 
#         bin <auto[116:119],auto[1]>                         0          1    ZERO                 
#         bin <auto[120:123],auto[1]>                         0          1    ZERO                 
#         bin <auto[124:127],auto[1]>                         0          1    ZERO                 
#         bin <auto[128:131],auto[1]>                         0          1    ZERO                 
#         bin <auto[132:135],auto[1]>                         0          1    ZERO                 
#         bin <auto[136:139],auto[1]>                         0          1    ZERO                 
#         bin <auto[140:143],auto[1]>                         0          1    ZERO                 
#         bin <auto[144:147],auto[1]>                         0          1    ZERO                 
#         bin <auto[148:151],auto[1]>                         0          1    ZERO                 
#         bin <auto[152:155],auto[1]>                         0          1    ZERO                 
#         bin <auto[156:159],auto[1]>                         0          1    ZERO                 
#         bin <auto[160:163],auto[1]>                         0          1    ZERO                 
#         bin <auto[164:167],auto[1]>                         0          1    ZERO                 
#         bin <auto[168:171],auto[1]>                         0          1    ZERO                 
#         bin <auto[172:175],auto[1]>                         0          1    ZERO                 
#         bin <auto[176:179],auto[1]>                         0          1    ZERO                 
#         bin <auto[180:183],auto[1]>                         0          1    ZERO                 
#         bin <auto[184:187],auto[1]>                         0          1    ZERO                 
#         bin <auto[188:191],auto[1]>                         0          1    ZERO                 
#         bin <auto[192:195],auto[1]>                         0          1    ZERO                 
#         bin <auto[196:199],auto[1]>                         0          1    ZERO                 
#         bin <auto[200:203],auto[1]>                         0          1    ZERO                 
#         bin <auto[204:207],auto[1]>                         0          1    ZERO                 
#         bin <auto[208:211],auto[1]>                         0          1    ZERO                 
#         bin <auto[212:215],auto[1]>                         0          1    ZERO                 
#         bin <auto[216:219],auto[1]>                         0          1    ZERO                 
#         bin <auto[220:223],auto[1]>                         0          1    ZERO                 
#         bin <auto[224:227],auto[1]>                         0          1    ZERO                 
#         bin <auto[228:231],auto[1]>                         0          1    ZERO                 
#         bin <auto[232:235],auto[1]>                         0          1    ZERO                 
#         bin <auto[236:239],auto[1]>                         0          1    ZERO                 
#         bin <auto[240:243],auto[1]>                         0          1    ZERO                 
#         bin <auto[244:247],auto[1]>                         0          1    ZERO                 
#         bin <auto[248:251],auto[1]>                         0          1    ZERO                 
#         bin <auto[252:255],auto[1]>                         0          1    ZERO                 
#  CLASS rgb_fc_subscriber
# 
# TOTAL COVERGROUP COVERAGE: 17.9%  COVERGROUP TYPES: 4
# End time: 17:33:33 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# New HTML report activated...
# Generating 'Scope 20 : /top/vif'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 43 : /top/frame_slave_if'...
# Generating 'Statements'...
# Generating 'Scope 10 : work.template'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 46 : /top/templateDut/dut'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 9 : work.adder'...
# Generating 'Scope 45 : /top/templateDut'...
# Generating 'Scope 15 : work.vfpconfig(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 58 : /top/vfpConfig_test/dutVFP_v1Inst/vfpConfigInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 16 : work.videoprocess_v1_0_m_axis_mm2s(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 172 : /top/vfpConfig_test/dutVFP_v1Inst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 14 : work.vfp_v1_0(arch_imp)'...
# Generating 'Scope 57 : /top/vfpConfig_test/dutVFP_v1Inst'...
# Generating 'Scope 11 : work.vfpConfigDut'...
# Generating 'Scope 56 : /top/vfpConfig_test'...
# Generating 'Scope 17 : work.pixelcord(rtl)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 187 : /top/frame_color/dutModule2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 12 : work.rgb_color'...
# Generating 'Scope 186 : /top/frame_color'...
# Generating 'Scope 8 : work.top'...
# Generating 'Statements'...
# Generating 'Scope 18 : /top'...
# Generating 'Statements'...
# Generating 'Scope 1205 : /socTest_pkg/template_sequence/body/#ublk#215236535#433'...
# Generating 'Assertions'...
# Generating 'Scope 1229 : /socTest_pkg/template_monitor_afterToDut'...
# Generating 'Statements'...
# Generating 'Scope 1261 : /socTest_pkg/axiLite_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1265 : /socTest_pkg/rgb_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1285 : /socTest_pkg/template_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 1147 : /socTest_pkg'...
# Generating 'Scope 2 : work.axi4_stream_if'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 3 : work.rgb_if'...
# Generating 'Statements'...
# Generating 'Scope 1392 : work.socTest_pkg::template_sequence/body/#ublk#215236535#433'...
# Generating 'Assertions'...
# Generating 'Scope 1466 : work.socTest_pkg::template_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 5 : work.socTest_pkg'...
# Generating '../modules/doc/covhtmlreports/template_test/testlist.html'...
# Generating '../modules/doc/covhtmlreports/template_test/globattrlist.html'...
# Generating '../modules/doc/covhtmlreports/template_test/dulist.html'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_4.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_4.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_6.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_6.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_2.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_2.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_3.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_3.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_5.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_5.json'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_1.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__HDL_srcfile_1.json'...
# Cannot open HDL source file '../modules/top.sv' for reading (Result too large)
# Generating '../modules/doc/covhtmlreports/template_test/pages/__head.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__frametop.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/pages/__menu.htm'...
# Generating '../modules/doc/covhtmlreports/template_test/legacy.html'...
# Generating '../modules/doc/covhtmlreports/template_test/index.html'...
# Generating '../modules/doc/covhtmlreports/template_test/covsummary.html'...
# Report created in ../modules/doc/covhtmlreports/template_test/index.html
# End time: 17:33:36 on Aug 23,2019, Elapsed time: 0:00:31
# Errors: 0, Warnings: 4
# vsim top_optimized -coverage "+UVM_TESTNAME=axiLite_test" 
# Start time: 17:33:36 on Aug 23,2019
# Loading sv_std.std
# Loading work.axi4_stream_if(fast)
# Loading work.rgb_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.socTest_pkg(fast)
# Loading work.axiLite_if(fast)
# Loading work.template_if(fast)
# Loading work.top(fast)
# Loading work.axiLite_if(fast)
# Loading work.axi4_stream_if(fast)
# Loading work.rgb_if(fast)
# Loading work.template_if(fast)
# Loading work.adder(fast)
# Loading work.template(fast)
# Loading work.vfpConfigDut(fast)
# Loading work.rgb_color(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constantspackage
# Loading work.vpfrecords
# Loading work.vfp_v1_0(arch_imp)#1
# Loading work.vfpconfig(arch_imp)#1
# Loading work.videoprocess_v1_0_m_axis_mm2s(arch_imp)#1
# Loading work.pixelcord(rtl)#1
# ** Warning: (vsim-3839) ../modules/top.sv(2244): Variable '/top/frame_slave_if/oRed', driven via a port connection, is multiply driven. See ../modules/top.sv(2485).
#    Time: 0 ns  Iteration: 0  Instance: /top/frame_slave_if File: ../modules/top.sv
# Loading C:/questasim64_10.6c/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ** Warning: (vsim-8570) The repeat range '51:100000' specified for a transition item of the bin 'transactions_huge' of coverpoint 'CONSECUTIVE_TRANSACTIONS' in instance '\/top/vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_waiting_time' of coverpoint 'TRANSACTION_WAITING' in instance '\/top/vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_ready_time' of coverpoint 'READY_WITHOUT_VALID' in instance '\/top/vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/vif
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test axiLite_test...
# --------------------------------------------------------------------------
# Name                           Type                            Size  Value
# --------------------------------------------------------------------------
# uvm_test_top                   axiLite_test                    -     @488 
#   aL_env                       template_env                    -     @500 
#     aL_agt                     axiLite_agent                   -     @559 
#       aL_drv                   axiLite_driver                  -     @719 
#         rsp_port               uvm_analysis_port               -     @734 
#         seq_item_port          uvm_seq_item_pull_port          -     @726 
#         id                     integral                        32    'h0  
#       aL_mon                   axiLite_monitor                 -     @591 
#         dut_inputs_port        uvm_analysis_port               -     @750 
#         dut_outputs_port       uvm_analysis_port               -     @758 
#         item_collected_port    uvm_analysis_port               -     @602 
#         id                     integral                        32    'h0  
#       aL_sqr                   axiLite_sequencer               -     @610 
#         rsp_export             uvm_analysis_export             -     @617 
#         seq_item_export        uvm_seq_item_pull_imp           -     @711 
#         id                     integral                        32    'h0  
#         arbitration_queue      array                           0     -    
#         lock_queue             array                           0     -    
#         num_last_reqs          integral                        32    'd1  
#         num_last_rsps          integral                        32    'd1  
#       item_collected_port      uvm_analysis_port               -     @583 
#     aL_fc_sub                  axiLite_fc_subscriber           -     @567 
#       analysis_imp             uvm_analysis_imp                -     @574 
#     frame_agent                uvm_agent                       -     @529 
#       frame_ap                 uvm_analysis_port               -     @775 
#       frame_drvr               uvm_driver #(REQ,RSP)           -     @892 
#         rsp_port               uvm_analysis_port               -     @907 
#         seq_item_port          uvm_seq_item_pull_port          -     @899 
#       frame_mon                uvm_monitor                     -     @915 
#         frame_ap               uvm_analysis_port               -     @924 
#       frame_seqr               uvm_sequencer                   -     @783 
#         rsp_export             uvm_analysis_export             -     @790 
#         seq_item_export        uvm_seq_item_pull_imp           -     @884 
#         arbitration_queue      array                           0     -    
#         lock_queue             array                           0     -    
#         num_last_reqs          integral                        32    'd1  
#         num_last_rsps          integral                        32    'd1  
#     frame_fc_sub               rgb_fc_subscriber               -     @536 
#       analysis_imp             uvm_analysis_imp                -     @543 
#     frame_sb                   rgb_scoreboard                  -     @551 
#       frame_analysis_export    uvm_analysis_export             -     @937 
#       frame_sb_sub             rgb_sb_subscriber               -     @945 
#         analysis_imp           uvm_analysis_imp                -     @952 
#     sa_agent                   template_agent                  -     @507 
#       agent_ap_afterToDut      uvm_analysis_port               -     @969 
#       agent_ap_beforeFromDut   uvm_analysis_port               -     @961 
#       sa_drvr                  template_driver                 -     @1086
#         rsp_port               uvm_analysis_port               -     @1101
#         seq_item_port          uvm_seq_item_pull_port          -     @1093
#       sa_mon_afterToDut        template_monitor_afterToDut     -     @1116
#         mon_ap_afterToDut      uvm_analysis_port               -     @1125
#       sa_mon_beforeFromDut     template_monitor_beforeFromDut  -     @1109
#         mon_ap_beforeFromDut   uvm_analysis_port               -     @1134
#       sa_seqr                  template_sequencer              -     @977 
#         rsp_export             uvm_analysis_export             -     @984 
#         seq_item_export        uvm_seq_item_pull_imp           -     @1078
#         arbitration_queue      array                           0     -    
#         lock_queue             array                           0     -    
#         num_last_reqs          integral                        32    'd1  
#         num_last_rsps          integral                        32    'd1  
#     sa_sb                      template_scoreboard             -     @514 
#       after_fifo               uvm_tlm_analysis_fifo #(T)      -     @1210
#         analysis_export        uvm_analysis_imp                -     @1249
#         get_ap                 uvm_analysis_port               -     @1241
#         get_peek_export        uvm_get_peek_imp                -     @1225
#         put_ap                 uvm_analysis_port               -     @1233
#         put_export             uvm_put_imp                     -     @1217
#       before_fifo              uvm_tlm_analysis_fifo #(T)      -     @1163
#         analysis_export        uvm_analysis_imp                -     @1202
#         get_ap                 uvm_analysis_port               -     @1194
#         get_peek_export        uvm_get_peek_imp                -     @1178
#         put_ap                 uvm_analysis_port               -     @1186
#         put_export             uvm_put_imp                     -     @1170
#       sb_export_afterToDut     uvm_analysis_export             -     @1155
#       sb_export_beforeFromDut  uvm_analysis_export             -     @1147
# --------------------------------------------------------------------------
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 109 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   ax_module_mon
#   ax_packet
#   axi4_stream_agents_config
#   axi4_stream_ax_monitor
#   axi4_stream_config
#   axi4_stream_env
#   axi4_stream_master_agent
#   axi4_stream_master_driver
#   axi4_stream_master_sequence
#   axi4_stream_master_sequencer
#   axi4_stream_monitor
#   axi4_stream_slave_agent
#   axi4_stream_slave_driver
#   axi4_stream_test
#   axi4_stream_valid_cycle
#   axiLite_agent
#   axiLite_configuration
#   axiLite_directed_sequence
#   axiLite_driver
#   axiLite_fc_subscriber
#   axiLite_monitor
#   axiLite_no_activity_sequence
#   axiLite_random_sequence
#   axiLite_sequencer
#   axiLite_test
#   axiLite_transaction
#   axiLite_usevar_sequence
#   questa_uvm_recorder
#   random_sequence_r2
#   rgb_configuration
#   rgb_fc_subscriber
#   rgb_sb_subscriber
#   rgb_scoreboard
#   rgb_test
#   rgb_test1
#   rgb_test2
#   rgb_transaction#(cfg)
#   template_agent
#   template_configuration
#   template_driver
#   template_env
#   template_monitor_afterToDut
#   template_monitor_beforeFromDut
#   template_scoreboard
#   template_sequence
#   template_sequencer
#   template_test
#   template_transaction
#   top_sequence
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO ../modules/top.sv(2047) @ 0: uvm_test_top [aL_env] 
# ----------------------------------------------------
# Name         Type                       Size  Value 
# ----------------------------------------------------
# axiLite_seq  axiLite_directed_sequence  -     @1257 
#   req        object                     -     <null>
#   rsp        object                     -     <null>
# ----------------------------------------------------
# 
# Detected new frame_tx on interface #         1
# 
# UVM_INFO ../modules/top.sv(380) @ 0: uvm_test_top.aL_env.aL_agt.aL_sqr@@axiLite_seq [SEQ] executing...WR->RD->WR->RD
# UVM_INFO ../modules/top.sv(389) @ 98280: uvm_test_top.aL_env.aL_agt.aL_sqr@@axiLite_seq [SEQ] executing...WR->WR->RD->RD
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 249850: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    7
# UVM_WARNING :    2
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [SEQ]     2
# [TEST_DONE]     1
# [TPRGED]     2
# [aL_env]     1
# ** Note: $finish    : C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 249850 ns  Iteration: 61  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 17:33:53 on Aug 23,2019
# vcover report axiLite_test.ucdb -cvg -details 
# COVERGROUP COVERAGE:
# -----------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal    Status               
#                                                                                               
# -----------------------------------------------------------------------------------------------
#  TYPE /top/vif/axi4_cg                                  12.5%        100    Uncovered            
#     covered/total bins:                                     2        544                      
#     missing/total bins:                                   542        544                      
#     % Hit:                                               0.3%        100                      
#     Coverpoint axi4_cg::T_VALID                          0.0%        100    ZERO                 
#         covered/total bins:                                 0          2                      
#         missing/total bins:                                 2          2                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::T_READY                        100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#     Coverpoint axi4_cg::CONSECUTIVE_TRANSACTIONS         0.0%        100    ZERO                 
#         covered/total bins:                                 0        443                      
#         missing/total bins:                               443        443                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSACTION_WAITING              0.0%        100    ZERO                 
#         covered/total bins:                                 0         17                      
#         missing/total bins:                                17         17                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSACTION_PAUSE                0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::READY_WITHOUT_VALID              0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSITIONS                      0.0%        100    ZERO                 
#         covered/total bins:                                 0         14                      
#         missing/total bins:                                14         14                      
#         % Hit:                                           0.0%        100                      
#     Cross axi4_cg::CASES_VALID_READY                     0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#  Covergroup instance \/top/vif/axi4                     12.5%        100    Uncovered            
#     covered/total bins:                                     2        544                      
#     missing/total bins:                                   542        544                      
#     % Hit:                                               0.3%        100                      
#     Coverpoint T_VALID                                   0.0%        100    ZERO                 
#         covered/total bins:                                 0          2                      
#         missing/total bins:                                 2          2                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint T_READY                                 100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                        99          1    Covered              
#         bin auto[1]                                     24885          1    Covered              
#     Coverpoint CONSECUTIVE_TRANSACTIONS                  0.0%        100    ZERO                 
#         covered/total bins:                                 0        443                      
#         missing/total bins:                               443        443                      
#         % Hit:                                           0.0%        100                      
#         bin transactions_single                             0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_huge                               0          1    ZERO                 
#     Coverpoint TRANSACTION_WAITING                       0.0%        100    ZERO                 
#         covered/total bins:                                 0         17                      
#         missing/total bins:                                17         17                      
#         % Hit:                                           0.0%        100                      
#         illegal_bin illegal                                 0               ZERO                 
#         bin zero_waiting_time                               0          1    ZERO                 
#         bin low_waiting_time[2[*1]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*2]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*3]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*4]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*5]=>3]                      0          1    ZERO                 
#         bin medium_waiting_time[2[*6]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*7]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*8]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*9]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*10]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*11]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*12]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*13]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*14]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*15]=>3]                  0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint TRANSACTION_PAUSE                         0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin low_waiting_time[3=>0[*1]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*1]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>2]                   0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>2]               0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint READY_WITHOUT_VALID                       0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin short_ready_time[1[*1]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*1]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>0]                      0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>0]                    0          1    ZERO                 
#         bin high_ready_time                                 0          1    ZERO                 
#     Coverpoint TRANSITIONS                               0.0%        100    ZERO                 
#         covered/total bins:                                 0         14                      
#         missing/total bins:                                14         14                      
#         % Hit:                                           0.0%        100                      
#         bin transition[3=>3]                                0          1    ZERO                 
#         bin transition[3=>2]                                0          1    ZERO                 
#         bin transition[3=>1]                                0          1    ZERO                 
#         bin transition[3=>0]                                0          1    ZERO                 
#         bin transition[1=>3]                                0          1    ZERO                 
#         bin transition[1=>2]                                0          1    ZERO                 
#         bin transition[1=>1]                                0          1    ZERO                 
#         bin transition[1=>0]                                0          1    ZERO                 
#         bin transition[0=>3]                                0          1    ZERO                 
#         bin transition[0=>2]                                0          1    ZERO                 
#         bin transition[0=>1]                                0          1    ZERO                 
#         bin transition[0=>0]                                0          1    ZERO                 
#         bin transition[2=>3]                                0          1    ZERO                 
#         bin transition[2=>2]                                0          1    ZERO                 
#     Cross CASES_VALID_READY                              0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin <auto[0],auto[0]>                               0          1    ZERO                 
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
#         bin <auto[0],auto[1]>                               0          1    ZERO                 
#         bin <auto[1],auto[1]>                               0          1    ZERO                 
#  TYPE /socTest_pkg/template_monitor_afterToDut/template_cg 
#                                                          0.0%        100    ZERO                 
#     covered/total bins:                                     0         24                      
#     missing/total bins:                                    24         24                      
#     % Hit:                                               0.0%        100                      
#     Coverpoint template_cg::ina_cp                       0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Coverpoint template_cg::inb_cp                       0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Cross template_cg::#cross__0#                        0.0%        100    ZERO                 
#         covered/total bins:                                 0         16                      
#         missing/total bins:                                16         16                      
#         % Hit:                                           0.0%        100                      
#         bin <auto[0],auto[0]>                               0          1    ZERO                 
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
#         bin <auto[2],auto[0]>                               0          1    ZERO                 
#         bin <auto[3],auto[0]>                               0          1    ZERO                 
#         bin <auto[0],auto[1]>                               0          1    ZERO                 
#         bin <auto[1],auto[1]>                               0          1    ZERO                 
#         bin <auto[2],auto[1]>                               0          1    ZERO                 
#         bin <auto[3],auto[1]>                               0          1    ZERO                 
#         bin <auto[0],auto[2]>                               0          1    ZERO                 
#         bin <auto[1],auto[2]>                               0          1    ZERO                 
#         bin <auto[2],auto[2]>                               0          1    ZERO                 
#         bin <auto[3],auto[2]>                               0          1    ZERO                 
#         bin <auto[0],auto[3]>                               0          1    ZERO                 
#         bin <auto[1],auto[3]>                               0          1    ZERO                 
#         bin <auto[2],auto[3]>                               0          1    ZERO                 
#         bin <auto[3],auto[3]>                               0          1    ZERO                 
#  CLASS template_monitor_afterToDut
#  TYPE /socTest_pkg/axiLite_fc_subscriber/aL_cg           1.5%        100    Uncovered            
#     covered/total bins:                                     2        128                      
#     missing/total bins:                                   126        128                      
#     % Hit:                                               1.5%        100                      
#     Coverpoint aL_cg::WDATA_cp                           1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:67108863]                              511          1    Covered              
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#     Coverpoint aL_cg::AWADDR_cp                          1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:67108863]                              511          1    Covered              
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#  CLASS axiLite_fc_subscriber
#  TYPE /socTest_pkg/rgb_fc_subscriber/rgb_cg             17.6%        100    Uncovered            
#     covered/total bins:                                     9        454                      
#     missing/total bins:                                   445        454                      
#     % Hit:                                               1.9%        100                      
#     Coverpoint rgb_cg::iRed_cp                           1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:3]                                   24984          1    Covered              
#         bin auto[4:7]                                       0          1    ZERO                 
#         bin auto[8:11]                                      0          1    ZERO                 
#         bin auto[12:15]                                     0          1    ZERO                 
#         bin auto[16:19]                                     0          1    ZERO                 
#         bin auto[20:23]                                     0          1    ZERO                 
#         bin auto[24:27]                                     0          1    ZERO                 
#         bin auto[28:31]                                     0          1    ZERO                 
#         bin auto[32:35]                                     0          1    ZERO                 
#         bin auto[36:39]                                     0          1    ZERO                 
#         bin auto[40:43]                                     0          1    ZERO                 
#         bin auto[44:47]                                     0          1    ZERO                 
#         bin auto[48:51]                                     0          1    ZERO                 
#         bin auto[52:55]                                     0          1    ZERO                 
#         bin auto[56:59]                                     0          1    ZERO                 
#         bin auto[60:63]                                     0          1    ZERO                 
#         bin auto[64:67]                                     0          1    ZERO                 
#         bin auto[68:71]                                     0          1    ZERO                 
#         bin auto[72:75]                                     0          1    ZERO                 
#         bin auto[76:79]                                     0          1    ZERO                 
#         bin auto[80:83]                                     0          1    ZERO                 
#         bin auto[84:87]                                     0          1    ZERO                 
#         bin auto[88:91]                                     0          1    ZERO                 
#         bin auto[92:95]                                     0          1    ZERO                 
#         bin auto[96:99]                                     0          1    ZERO                 
#         bin auto[100:103]                                   0          1    ZERO                 
#         bin auto[104:107]                                   0          1    ZERO                 
#         bin auto[108:111]                                   0          1    ZERO                 
#         bin auto[112:115]                                   0          1    ZERO                 
#         bin auto[116:119]                                   0          1    ZERO                 
#         bin auto[120:123]                                   0          1    ZERO                 
#         bin auto[124:127]                                   0          1    ZERO                 
#         bin auto[128:131]                                   0          1    ZERO                 
#         bin auto[132:135]                                   0          1    ZERO                 
#         bin auto[136:139]                                   0          1    ZERO                 
#         bin auto[140:143]                                   0          1    ZERO                 
#         bin auto[144:147]                                   0          1    ZERO                 
#         bin auto[148:151]                                   0          1    ZERO                 
#         bin auto[152:155]                                   0          1    ZERO                 
#         bin auto[156:159]                                   0          1    ZERO                 
#         bin auto[160:163]                                   0          1    ZERO                 
#         bin auto[164:167]                                   0          1    ZERO                 
#         bin auto[168:171]                                   0          1    ZERO                 
#         bin auto[172:175]                                   0          1    ZERO                 
#         bin auto[176:179]                                   0          1    ZERO                 
#         bin auto[180:183]                                   0          1    ZERO                 
#         bin auto[184:187]                                   0          1    ZERO                 
#         bin auto[188:191]                                   0          1    ZERO                 
#         bin auto[192:195]                                   0          1    ZERO                 
#         bin auto[196:199]                                   0          1    ZERO                 
#         bin auto[200:203]                                   0          1    ZERO                 
#         bin auto[204:207]                                   0          1    ZERO                 
#         bin auto[208:211]                                   0          1    ZERO                 
#         bin auto[212:215]                                   0          1    ZERO                 
#         bin auto[216:219]                                   0          1    ZERO                 
#         bin auto[220:223]                                   0          1    ZERO                 
#         bin auto[224:227]                                   0          1    ZERO                 
#         bin auto[228:231]                                   0          1    ZERO                 
#         bin auto[232:235]                                   0          1    ZERO                 
#         bin auto[236:239]                                   0          1    ZERO                 
#         bin auto[240:243]                                   0          1    ZERO                 
#         bin auto[244:247]                                   0          1    ZERO                 
#         bin auto[248:251]                                   0          1    ZERO                 
#         bin auto[252:255]                                   0          1    ZERO                 
#     Coverpoint rgb_cg::iGreen_cp                         1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:3]                                   24984          1    Covered              
#         bin auto[4:7]                                       0          1    ZERO                 
#         bin auto[8:11]                                      0          1    ZERO                 
#         bin auto[12:15]                                     0          1    ZERO                 
#         bin auto[16:19]                                     0          1    ZERO                 
#         bin auto[20:23]                                     0          1    ZERO                 
#         bin auto[24:27]                                     0          1    ZERO                 
#         bin auto[28:31]                                     0          1    ZERO                 
#         bin auto[32:35]                                     0          1    ZERO                 
#         bin auto[36:39]                                     0          1    ZERO                 
#         bin auto[40:43]                                     0          1    ZERO                 
#         bin auto[44:47]                                     0          1    ZERO                 
#         bin auto[48:51]                                     0          1    ZERO                 
#         bin auto[52:55]                                     0          1    ZERO                 
#         bin auto[56:59]                                     0          1    ZERO                 
#         bin auto[60:63]                                     0          1    ZERO                 
#         bin auto[64:67]                                     0          1    ZERO                 
#         bin auto[68:71]                                     0          1    ZERO                 
#         bin auto[72:75]                                     0          1    ZERO                 
#         bin auto[76:79]                                     0          1    ZERO                 
#         bin auto[80:83]                                     0          1    ZERO                 
#         bin auto[84:87]                                     0          1    ZERO                 
#         bin auto[88:91]                                     0          1    ZERO                 
#         bin auto[92:95]                                     0          1    ZERO                 
#         bin auto[96:99]                                     0          1    ZERO                 
#         bin auto[100:103]                                   0          1    ZERO                 
#         bin auto[104:107]                                   0          1    ZERO                 
#         bin auto[108:111]                                   0          1    ZERO                 
#         bin auto[112:115]                                   0          1    ZERO                 
#         bin auto[116:119]                                   0          1    ZERO                 
#         bin auto[120:123]                                   0          1    ZERO                 
#         bin auto[124:127]                                   0          1    ZERO                 
#         bin auto[128:131]                                   0          1    ZERO                 
#         bin auto[132:135]                                   0          1    ZERO                 
#         bin auto[136:139]                                   0          1    ZERO                 
#         bin auto[140:143]                                   0          1    ZERO                 
#         bin auto[144:147]                                   0          1    ZERO                 
#         bin auto[148:151]                                   0          1    ZERO                 
#         bin auto[152:155]                                   0          1    ZERO                 
#         bin auto[156:159]                                   0          1    ZERO                 
#         bin auto[160:163]                                   0          1    ZERO                 
#         bin auto[164:167]                                   0          1    ZERO                 
#         bin auto[168:171]                                   0          1    ZERO                 
#         bin auto[172:175]                                   0          1    ZERO                 
#         bin auto[176:179]                                   0          1    ZERO                 
#         bin auto[180:183]                                   0          1    ZERO                 
#         bin auto[184:187]                                   0          1    ZERO                 
#         bin auto[188:191]                                   0          1    ZERO                 
#         bin auto[192:195]                                   0          1    ZERO                 
#         bin auto[196:199]                                   0          1    ZERO                 
#         bin auto[200:203]                                   0          1    ZERO                 
#         bin auto[204:207]                                   0          1    ZERO                 
#         bin auto[208:211]                                   0          1    ZERO                 
#         bin auto[212:215]                                   0          1    ZERO                 
#         bin auto[216:219]                                   0          1    ZERO                 
#         bin auto[220:223]                                   0          1    ZERO                 
#         bin auto[224:227]                                   0          1    ZERO                 
#         bin auto[228:231]                                   0          1    ZERO                 
#         bin auto[232:235]                                   0          1    ZERO                 
#         bin auto[236:239]                                   0          1    ZERO                 
#         bin auto[240:243]                                   0          1    ZERO                 
#         bin auto[244:247]                                   0          1    ZERO                 
#         bin auto[248:251]                                   0          1    ZERO                 
#         bin auto[252:255]                                   0          1    ZERO                 
#     Coverpoint rgb_cg::iBlue_cp                          1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:3]                                   24984          1    Covered              
#         bin auto[4:7]                                       0          1    ZERO                 
#         bin auto[8:11]                                      0          1    ZERO                 
#         bin auto[12:15]                                     0          1    ZERO                 
#         bin auto[16:19]                                     0          1    ZERO                 
#         bin auto[20:23]                                     0          1    ZERO                 
#         bin auto[24:27]                                     0          1    ZERO                 
#         bin auto[28:31]                                     0          1    ZERO                 
#         bin auto[32:35]                                     0          1    ZERO                 
#         bin auto[36:39]                                     0          1    ZERO                 
#         bin auto[40:43]                                     0          1    ZERO                 
#         bin auto[44:47]                                     0          1    ZERO                 
#         bin auto[48:51]                                     0          1    ZERO                 
#         bin auto[52:55]                                     0          1    ZERO                 
#         bin auto[56:59]                                     0          1    ZERO                 
#         bin auto[60:63]                                     0          1    ZERO                 
#         bin auto[64:67]                                     0          1    ZERO                 
#         bin auto[68:71]                                     0          1    ZERO                 
#         bin auto[72:75]                                     0          1    ZERO                 
#         bin auto[76:79]                                     0          1    ZERO                 
#         bin auto[80:83]                                     0          1    ZERO                 
#         bin auto[84:87]                                     0          1    ZERO                 
#         bin auto[88:91]                                     0          1    ZERO                 
#         bin auto[92:95]                                     0          1    ZERO                 
#         bin auto[96:99]                                     0          1    ZERO                 
#         bin auto[100:103]                                   0          1    ZERO                 
#         bin auto[104:107]                                   0          1    ZERO                 
#         bin auto[108:111]                                   0          1    ZERO                 
#         bin auto[112:115]                                   0          1    ZERO                 
#         bin auto[116:119]                                   0          1    ZERO                 
#         bin auto[120:123]                                   0          1    ZERO                 
#         bin auto[124:127]                                   0          1    ZERO                 
#         bin auto[128:131]                                   0          1    ZERO                 
#         bin auto[132:135]                                   0          1    ZERO                 
#         bin auto[136:139]                                   0          1    ZERO                 
#         bin auto[140:143]                                   0          1    ZERO                 
#         bin auto[144:147]                                   0          1    ZERO                 
#         bin auto[148:151]                                   0          1    ZERO                 
#         bin auto[152:155]                                   0          1    ZERO                 
#         bin auto[156:159]                                   0          1    ZERO                 
#         bin auto[160:163]                                   0          1    ZERO                 
#         bin auto[164:167]                                   0          1    ZERO                 
#         bin auto[168:171]                                   0          1    ZERO                 
#         bin auto[172:175]                                   0          1    ZERO                 
#         bin auto[176:179]                                   0          1    ZERO                 
#         bin auto[180:183]                                   0          1    ZERO                 
#         bin auto[184:187]                                   0          1    ZERO                 
#         bin auto[188:191]                                   0          1    ZERO                 
#         bin auto[192:195]                                   0          1    ZERO                 
#         bin auto[196:199]                                   0          1    ZERO                 
#         bin auto[200:203]                                   0          1    ZERO                 
#         bin auto[204:207]                                   0          1    ZERO                 
#         bin auto[208:211]                                   0          1    ZERO                 
#         bin auto[212:215]                                   0          1    ZERO                 
#         bin auto[216:219]                                   0          1    ZERO                 
#         bin auto[220:223]                                   0          1    ZERO                 
#         bin auto[224:227]                                   0          1    ZERO                 
#         bin auto[228:231]                                   0          1    ZERO                 
#         bin auto[232:235]                                   0          1    ZERO                 
#         bin auto[236:239]                                   0          1    ZERO                 
#         bin auto[240:243]                                   0          1    ZERO                 
#         bin auto[244:247]                                   0          1    ZERO                 
#         bin auto[248:251]                                   0          1    ZERO                 
#         bin auto[252:255]                                   0          1    ZERO                 
#     Coverpoint rgb_cg::iPixelEn_cp                      50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                     24984          1    Covered              
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint rgb_cg::iValid_cp                        50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                     24984          1    Covered              
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint rgb_cg::iEof_cp                          50.0%        100    Uncovered            
#         covered/total bins:                                 1          2                      
#         missing/total bins:                                 1          2                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                     24984          1    Covered              
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint rgb_cg::iX_cp                             1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:31]                                  24984          1    Covered              
#         bin auto[32:63]                                     0          1    ZERO                 
#         bin auto[64:95]                                     0          1    ZERO                 
#         bin auto[96:127]                                    0          1    ZERO                 
#         bin auto[128:159]                                   0          1    ZERO                 
#         bin auto[160:191]                                   0          1    ZERO                 
#         bin auto[192:223]                                   0          1    ZERO                 
#         bin auto[224:255]                                   0          1    ZERO                 
#         bin auto[256:287]                                   0          1    ZERO                 
#         bin auto[288:319]                                   0          1    ZERO                 
#         bin auto[320:351]                                   0          1    ZERO                 
#         bin auto[352:383]                                   0          1    ZERO                 
#         bin auto[384:415]                                   0          1    ZERO                 
#         bin auto[416:447]                                   0          1    ZERO                 
#         bin auto[448:479]                                   0          1    ZERO                 
#         bin auto[480:511]                                   0          1    ZERO                 
#         bin auto[512:543]                                   0          1    ZERO                 
#         bin auto[544:575]                                   0          1    ZERO                 
#         bin auto[576:607]                                   0          1    ZERO                 
#         bin auto[608:639]                                   0          1    ZERO                 
#         bin auto[640:671]                                   0          1    ZERO                 
#         bin auto[672:703]                                   0          1    ZERO                 
#         bin auto[704:735]                                   0          1    ZERO                 
#         bin auto[736:767]                                   0          1    ZERO                 
#         bin auto[768:799]                                   0          1    ZERO                 
#         bin auto[800:831]                                   0          1    ZERO                 
#         bin auto[832:863]                                   0          1    ZERO                 
#         bin auto[864:895]                                   0          1    ZERO                 
#         bin auto[896:927]                                   0          1    ZERO                 
#         bin auto[928:959]                                   0          1    ZERO                 
#         bin auto[960:991]                                   0          1    ZERO                 
#         bin auto[992:1023]                                  0          1    ZERO                 
#         bin auto[1024:1055]                                 0          1    ZERO                 
#         bin auto[1056:1087]                                 0          1    ZERO                 
#         bin auto[1088:1119]                                 0          1    ZERO                 
#         bin auto[1120:1151]                                 0          1    ZERO                 
#         bin auto[1152:1183]                                 0          1    ZERO                 
#         bin auto[1184:1215]                                 0          1    ZERO                 
#         bin auto[1216:1247]                                 0          1    ZERO                 
#         bin auto[1248:1279]                                 0          1    ZERO                 
#         bin auto[1280:1311]                                 0          1    ZERO                 
#         bin auto[1312:1343]                                 0          1    ZERO                 
#         bin auto[1344:1375]                                 0          1    ZERO                 
#         bin auto[1376:1407]                                 0          1    ZERO                 
#         bin auto[1408:1439]                                 0          1    ZERO                 
#         bin auto[1440:1471]                                 0          1    ZERO                 
#         bin auto[1472:1503]                                 0          1    ZERO                 
#         bin auto[1504:1535]                                 0          1    ZERO                 
#         bin auto[1536:1567]                                 0          1    ZERO                 
#         bin auto[1568:1599]                                 0          1    ZERO                 
#         bin auto[1600:1631]                                 0          1    ZERO                 
#         bin auto[1632:1663]                                 0          1    ZERO                 
#         bin auto[1664:1695]                                 0          1    ZERO                 
#         bin auto[1696:1727]                                 0          1    ZERO                 
#         bin auto[1728:1759]                                 0          1    ZERO                 
#         bin auto[1760:1791]                                 0          1    ZERO                 
#         bin auto[1792:1823]                                 0          1    ZERO                 
#         bin auto[1824:1855]                                 0          1    ZERO                 
#         bin auto[1856:1887]                                 0          1    ZERO                 
#         bin auto[1888:1919]                                 0          1    ZERO                 
#         bin auto[1920:1951]                                 0          1    ZERO                 
#         bin auto[1952:1983]                                 0          1    ZERO                 
#         bin auto[1984:2015]                                 0          1    ZERO                 
#         bin auto[2016:2047]                                 0          1    ZERO                 
#     Coverpoint rgb_cg::iY_cp                             1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:31]                                  24984          1    Covered              
#         bin auto[32:63]                                     0          1    ZERO                 
#         bin auto[64:95]                                     0          1    ZERO                 
#         bin auto[96:127]                                    0          1    ZERO                 
#         bin auto[128:159]                                   0          1    ZERO                 
#         bin auto[160:191]                                   0          1    ZERO                 
#         bin auto[192:223]                                   0          1    ZERO                 
#         bin auto[224:255]                                   0          1    ZERO                 
#         bin auto[256:287]                                   0          1    ZERO                 
#         bin auto[288:319]                                   0          1    ZERO                 
#         bin auto[320:351]                                   0          1    ZERO                 
#         bin auto[352:383]                                   0          1    ZERO                 
#         bin auto[384:415]                                   0          1    ZERO                 
#         bin auto[416:447]                                   0          1    ZERO                 
#         bin auto[448:479]                                   0          1    ZERO                 
#         bin auto[480:511]                                   0          1    ZERO                 
#         bin auto[512:543]                                   0          1    ZERO                 
#         bin auto[544:575]                                   0          1    ZERO                 
#         bin auto[576:607]                                   0          1    ZERO                 
#         bin auto[608:639]                                   0          1    ZERO                 
#         bin auto[640:671]                                   0          1    ZERO                 
#         bin auto[672:703]                                   0          1    ZERO                 
#         bin auto[704:735]                                   0          1    ZERO                 
#         bin auto[736:767]                                   0          1    ZERO                 
#         bin auto[768:799]                                   0          1    ZERO                 
#         bin auto[800:831]                                   0          1    ZERO                 
#         bin auto[832:863]                                   0          1    ZERO                 
#         bin auto[864:895]                                   0          1    ZERO                 
#         bin auto[896:927]                                   0          1    ZERO                 
#         bin auto[928:959]                                   0          1    ZERO                 
#         bin auto[960:991]                                   0          1    ZERO                 
#         bin auto[992:1023]                                  0          1    ZERO                 
#         bin auto[1024:1055]                                 0          1    ZERO                 
#         bin auto[1056:1087]                                 0          1    ZERO                 
#         bin auto[1088:1119]                                 0          1    ZERO                 
#         bin auto[1120:1151]                                 0          1    ZERO                 
#         bin auto[1152:1183]                                 0          1    ZERO                 
#         bin auto[1184:1215]                                 0          1    ZERO                 
#         bin auto[1216:1247]                                 0          1    ZERO                 
#         bin auto[1248:1279]                                 0          1    ZERO                 
#         bin auto[1280:1311]                                 0          1    ZERO                 
#         bin auto[1312:1343]                                 0          1    ZERO                 
#         bin auto[1344:1375]                                 0          1    ZERO                 
#         bin auto[1376:1407]                                 0          1    ZERO                 
#         bin auto[1408:1439]                                 0          1    ZERO                 
#         bin auto[1440:1471]                                 0          1    ZERO                 
#         bin auto[1472:1503]                                 0          1    ZERO                 
#         bin auto[1504:1535]                                 0          1    ZERO                 
#         bin auto[1536:1567]                                 0          1    ZERO                 
#         bin auto[1568:1599]                                 0          1    ZERO                 
#         bin auto[1600:1631]                                 0          1    ZERO                 
#         bin auto[1632:1663]                                 0          1    ZERO                 
#         bin auto[1664:1695]                                 0          1    ZERO                 
#         bin auto[1696:1727]                                 0          1    ZERO                 
#         bin auto[1728:1759]                                 0          1    ZERO                 
#         bin auto[1760:1791]                                 0          1    ZERO                 
#         bin auto[1792:1823]                                 0          1    ZERO                 
#         bin auto[1824:1855]                                 0          1    ZERO                 
#         bin auto[1856:1887]                                 0          1    ZERO                 
#         bin auto[1888:1919]                                 0          1    ZERO                 
#         bin auto[1920:1951]                                 0          1    ZERO                 
#         bin auto[1952:1983]                                 0          1    ZERO                 
#         bin auto[1984:2015]                                 0          1    ZERO                 
#         bin auto[2016:2047]                                 0          1    ZERO                 
#     Cross rgb_cg::#cross__0#                             0.7%        100    Uncovered            
#         covered/total bins:                                 1        128                      
#         missing/total bins:                               127        128                      
#         % Hit:                                           0.7%        100                      
#         bin <auto[0:3],auto[0]>                         24984          1    Covered              
#         bin <auto[4:7],auto[0]>                             0          1    ZERO                 
#         bin <auto[8:11],auto[0]>                            0          1    ZERO                 
#         bin <auto[12:15],auto[0]>                           0          1    ZERO                 
#         bin <auto[16:19],auto[0]>                           0          1    ZERO                 
#         bin <auto[20:23],auto[0]>                           0          1    ZERO                 
#         bin <auto[24:27],auto[0]>                           0          1    ZERO                 
#         bin <auto[28:31],auto[0]>                           0          1    ZERO                 
#         bin <auto[32:35],auto[0]>                           0          1    ZERO                 
#         bin <auto[36:39],auto[0]>                           0          1    ZERO                 
#         bin <auto[40:43],auto[0]>                           0          1    ZERO                 
#         bin <auto[44:47],auto[0]>                           0          1    ZERO                 
#         bin <auto[48:51],auto[0]>                           0          1    ZERO                 
#         bin <auto[52:55],auto[0]>                           0          1    ZERO                 
#         bin <auto[56:59],auto[0]>                           0          1    ZERO                 
#         bin <auto[60:63],auto[0]>                           0          1    ZERO                 
#         bin <auto[64:67],auto[0]>                           0          1    ZERO                 
#         bin <auto[68:71],auto[0]>                           0          1    ZERO                 
#         bin <auto[72:75],auto[0]>                           0          1    ZERO                 
#         bin <auto[76:79],auto[0]>                           0          1    ZERO                 
#         bin <auto[80:83],auto[0]>                           0          1    ZERO                 
#         bin <auto[84:87],auto[0]>                           0          1    ZERO                 
#         bin <auto[88:91],auto[0]>                           0          1    ZERO                 
#         bin <auto[92:95],auto[0]>                           0          1    ZERO                 
#         bin <auto[96:99],auto[0]>                           0          1    ZERO                 
#         bin <auto[100:103],auto[0]>                         0          1    ZERO                 
#         bin <auto[104:107],auto[0]>                         0          1    ZERO                 
#         bin <auto[108:111],auto[0]>                         0          1    ZERO                 
#         bin <auto[112:115],auto[0]>                         0          1    ZERO                 
#         bin <auto[116:119],auto[0]>                         0          1    ZERO                 
#         bin <auto[120:123],auto[0]>                         0          1    ZERO                 
#         bin <auto[124:127],auto[0]>                         0          1    ZERO                 
#         bin <auto[128:131],auto[0]>                         0          1    ZERO                 
#         bin <auto[132:135],auto[0]>                         0          1    ZERO                 
#         bin <auto[136:139],auto[0]>                         0          1    ZERO                 
#         bin <auto[140:143],auto[0]>                         0          1    ZERO                 
#         bin <auto[144:147],auto[0]>                         0          1    ZERO                 
#         bin <auto[148:151],auto[0]>                         0          1    ZERO                 
#         bin <auto[152:155],auto[0]>                         0          1    ZERO                 
#         bin <auto[156:159],auto[0]>                         0          1    ZERO                 
#         bin <auto[160:163],auto[0]>                         0          1    ZERO                 
#         bin <auto[164:167],auto[0]>                         0          1    ZERO                 
#         bin <auto[168:171],auto[0]>                         0          1    ZERO                 
#         bin <auto[172:175],auto[0]>                         0          1    ZERO                 
#         bin <auto[176:179],auto[0]>                         0          1    ZERO                 
#         bin <auto[180:183],auto[0]>                         0          1    ZERO                 
#         bin <auto[184:187],auto[0]>                         0          1    ZERO                 
#         bin <auto[188:191],auto[0]>                         0          1    ZERO                 
#         bin <auto[192:195],auto[0]>                         0          1    ZERO                 
#         bin <auto[196:199],auto[0]>                         0          1    ZERO                 
#         bin <auto[200:203],auto[0]>                         0          1    ZERO                 
#         bin <auto[204:207],auto[0]>                         0          1    ZERO                 
#         bin <auto[208:211],auto[0]>                         0          1    ZERO                 
#         bin <auto[212:215],auto[0]>                         0          1    ZERO                 
#         bin <auto[216:219],auto[0]>                         0          1    ZERO                 
#         bin <auto[220:223],auto[0]>                         0          1    ZERO                 
#         bin <auto[224:227],auto[0]>                         0          1    ZERO                 
#         bin <auto[228:231],auto[0]>                         0          1    ZERO                 
#         bin <auto[232:235],auto[0]>                         0          1    ZERO                 
#         bin <auto[236:239],auto[0]>                         0          1    ZERO                 
#         bin <auto[240:243],auto[0]>                         0          1    ZERO                 
#         bin <auto[244:247],auto[0]>                         0          1    ZERO                 
#         bin <auto[248:251],auto[0]>                         0          1    ZERO                 
#         bin <auto[252:255],auto[0]>                         0          1    ZERO                 
#         bin <auto[0:3],auto[1]>                             0          1    ZERO                 
#         bin <auto[4:7],auto[1]>                             0          1    ZERO                 
#         bin <auto[8:11],auto[1]>                            0          1    ZERO                 
#         bin <auto[12:15],auto[1]>                           0          1    ZERO                 
#         bin <auto[16:19],auto[1]>                           0          1    ZERO                 
#         bin <auto[20:23],auto[1]>                           0          1    ZERO                 
#         bin <auto[24:27],auto[1]>                           0          1    ZERO                 
#         bin <auto[28:31],auto[1]>                           0          1    ZERO                 
#         bin <auto[32:35],auto[1]>                           0          1    ZERO                 
#         bin <auto[36:39],auto[1]>                           0          1    ZERO                 
#         bin <auto[40:43],auto[1]>                           0          1    ZERO                 
#         bin <auto[44:47],auto[1]>                           0          1    ZERO                 
#         bin <auto[48:51],auto[1]>                           0          1    ZERO                 
#         bin <auto[52:55],auto[1]>                           0          1    ZERO                 
#         bin <auto[56:59],auto[1]>                           0          1    ZERO                 
#         bin <auto[60:63],auto[1]>                           0          1    ZERO                 
#         bin <auto[64:67],auto[1]>                           0          1    ZERO                 
#         bin <auto[68:71],auto[1]>                           0          1    ZERO                 
#         bin <auto[72:75],auto[1]>                           0          1    ZERO                 
#         bin <auto[76:79],auto[1]>                           0          1    ZERO                 
#         bin <auto[80:83],auto[1]>                           0          1    ZERO                 
#         bin <auto[84:87],auto[1]>                           0          1    ZERO                 
#         bin <auto[88:91],auto[1]>                           0          1    ZERO                 
#         bin <auto[92:95],auto[1]>                           0          1    ZERO                 
#         bin <auto[96:99],auto[1]>                           0          1    ZERO                 
#         bin <auto[100:103],auto[1]>                         0          1    ZERO                 
#         bin <auto[104:107],auto[1]>                         0          1    ZERO                 
#         bin <auto[108:111],auto[1]>                         0          1    ZERO                 
#         bin <auto[112:115],auto[1]>                         0          1    ZERO                 
#         bin <auto[116:119],auto[1]>                         0          1    ZERO                 
#         bin <auto[120:123],auto[1]>                         0          1    ZERO                 
#         bin <auto[124:127],auto[1]>                         0          1    ZERO                 
#         bin <auto[128:131],auto[1]>                         0          1    ZERO                 
#         bin <auto[132:135],auto[1]>                         0          1    ZERO                 
#         bin <auto[136:139],auto[1]>                         0          1    ZERO                 
#         bin <auto[140:143],auto[1]>                         0          1    ZERO                 
#         bin <auto[144:147],auto[1]>                         0          1    ZERO                 
#         bin <auto[148:151],auto[1]>                         0          1    ZERO                 
#         bin <auto[152:155],auto[1]>                         0          1    ZERO                 
#         bin <auto[156:159],auto[1]>                         0          1    ZERO                 
#         bin <auto[160:163],auto[1]>                         0          1    ZERO                 
#         bin <auto[164:167],auto[1]>                         0          1    ZERO                 
#         bin <auto[168:171],auto[1]>                         0          1    ZERO                 
#         bin <auto[172:175],auto[1]>                         0          1    ZERO                 
#         bin <auto[176:179],auto[1]>                         0          1    ZERO                 
#         bin <auto[180:183],auto[1]>                         0          1    ZERO                 
#         bin <auto[184:187],auto[1]>                         0          1    ZERO                 
#         bin <auto[188:191],auto[1]>                         0          1    ZERO                 
#         bin <auto[192:195],auto[1]>                         0          1    ZERO                 
#         bin <auto[196:199],auto[1]>                         0          1    ZERO                 
#         bin <auto[200:203],auto[1]>                         0          1    ZERO                 
#         bin <auto[204:207],auto[1]>                         0          1    ZERO                 
#         bin <auto[208:211],auto[1]>                         0          1    ZERO                 
#         bin <auto[212:215],auto[1]>                         0          1    ZERO                 
#         bin <auto[216:219],auto[1]>                         0          1    ZERO                 
#         bin <auto[220:223],auto[1]>                         0          1    ZERO                 
#         bin <auto[224:227],auto[1]>                         0          1    ZERO                 
#         bin <auto[228:231],auto[1]>                         0          1    ZERO                 
#         bin <auto[232:235],auto[1]>                         0          1    ZERO                 
#         bin <auto[236:239],auto[1]>                         0          1    ZERO                 
#         bin <auto[240:243],auto[1]>                         0          1    ZERO                 
#         bin <auto[244:247],auto[1]>                         0          1    ZERO                 
#         bin <auto[248:251],auto[1]>                         0          1    ZERO                 
#         bin <auto[252:255],auto[1]>                         0          1    ZERO                 
#  CLASS rgb_fc_subscriber
# 
# TOTAL COVERGROUP COVERAGE: 7.9%  COVERGROUP TYPES: 4
# End time: 17:33:53 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# New HTML report activated...
# Generating 'Scope 20 : /top/vif'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 43 : /top/frame_slave_if'...
# Generating 'Statements'...
# Generating 'Scope 10 : work.template'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 46 : /top/templateDut/dut'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 9 : work.adder'...
# Generating 'Scope 45 : /top/templateDut'...
# Generating 'Scope 15 : work.vfpconfig(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 58 : /top/vfpConfig_test/dutVFP_v1Inst/vfpConfigInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 16 : work.videoprocess_v1_0_m_axis_mm2s(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 172 : /top/vfpConfig_test/dutVFP_v1Inst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 14 : work.vfp_v1_0(arch_imp)'...
# Generating 'Scope 57 : /top/vfpConfig_test/dutVFP_v1Inst'...
# Generating 'Scope 11 : work.vfpConfigDut'...
# Generating 'Scope 56 : /top/vfpConfig_test'...
# Generating 'Scope 17 : work.pixelcord(rtl)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 187 : /top/frame_color/dutModule2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 12 : work.rgb_color'...
# Generating 'Scope 186 : /top/frame_color'...
# Generating 'Scope 8 : work.top'...
# Generating 'Statements'...
# Generating 'Scope 18 : /top'...
# Generating 'Statements'...
# Generating 'Scope 1229 : /socTest_pkg/template_monitor_afterToDut'...
# Generating 'Statements'...
# Generating 'Scope 1261 : /socTest_pkg/axiLite_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1265 : /socTest_pkg/rgb_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1289 : /socTest_pkg/axiLite_test/build_phase/#ublk#215236535#2029'...
# Generating 'Assertions'...
# Generating 'Scope 1291 : /socTest_pkg/axiLite_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 1147 : /socTest_pkg'...
# Generating 'Scope 2 : work.axi4_stream_if'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 3 : work.rgb_if'...
# Generating 'Statements'...
# Generating 'Scope 1470 : work.socTest_pkg::axiLite_test/build_phase/#ublk#215236535#2029'...
# Generating 'Assertions'...
# Generating 'Scope 1472 : work.socTest_pkg::axiLite_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 5 : work.socTest_pkg'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/testlist.html'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/globattrlist.html'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/dulist.html'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_4.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_4.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_6.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_6.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_2.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_2.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_3.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_3.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_5.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_5.json'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_1.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__HDL_srcfile_1.json'...
# Cannot open HDL source file '../modules/top.sv' for reading (Result too large)
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__head.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__frametop.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/pages/__menu.htm'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/legacy.html'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/index.html'...
# Generating '../modules/doc/covhtmlreports/axiLite_test/covsummary.html'...
# Report created in ../modules/doc/covhtmlreports/axiLite_test/index.html
# End time: 17:33:56 on Aug 23,2019, Elapsed time: 0:00:20
# Errors: 0, Warnings: 4
# vsim top_optimized -coverage "+UVM_TESTNAME=rgb_test" 
# Start time: 17:33:56 on Aug 23,2019
# Loading sv_std.std
# Loading work.axi4_stream_if(fast)
# Loading work.rgb_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.socTest_pkg(fast)
# Loading work.axiLite_if(fast)
# Loading work.template_if(fast)
# Loading work.top(fast)
# Loading work.axiLite_if(fast)
# Loading work.axi4_stream_if(fast)
# Loading work.rgb_if(fast)
# Loading work.template_if(fast)
# Loading work.adder(fast)
# Loading work.template(fast)
# Loading work.vfpConfigDut(fast)
# Loading work.rgb_color(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constantspackage
# Loading work.vpfrecords
# Loading work.vfp_v1_0(arch_imp)#1
# Loading work.vfpconfig(arch_imp)#1
# Loading work.videoprocess_v1_0_m_axis_mm2s(arch_imp)#1
# Loading work.pixelcord(rtl)#1
# ** Warning: (vsim-3839) ../modules/top.sv(2244): Variable '/top/frame_slave_if/oRed', driven via a port connection, is multiply driven. See ../modules/top.sv(2485).
#    Time: 0 ns  Iteration: 0  Instance: /top/frame_slave_if File: ../modules/top.sv
# Loading C:/questasim64_10.6c/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ** Warning: (vsim-8570) The repeat range '51:100000' specified for a transition item of the bin 'transactions_huge' of coverpoint 'CONSECUTIVE_TRANSACTIONS' in instance '\/top/vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_waiting_time' of coverpoint 'TRANSACTION_WAITING' in instance '\/top/vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_ready_time' of coverpoint 'READY_WITHOUT_VALID' in instance '\/top/vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/vif
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test rgb_test...
# --------------------------------------------------------------------------
# Name                           Type                            Size  Value
# --------------------------------------------------------------------------
# uvm_test_top                   rgb_test                        -     @488 
#   frame_agent                  uvm_agent                       -     @507 
#     frame_ap                   uvm_analysis_port               -     @550 
#     frame_drvr                 uvm_driver #(REQ,RSP)           -     @667 
#       rsp_port                 uvm_analysis_port               -     @682 
#       seq_item_port            uvm_seq_item_pull_port          -     @674 
#     frame_mon                  uvm_monitor                     -     @690 
#       frame_ap                 uvm_analysis_port               -     @699 
#     frame_seqr                 uvm_sequencer                   -     @558 
#       rsp_export               uvm_analysis_export             -     @565 
#       seq_item_export          uvm_seq_item_pull_imp           -     @659 
#       arbitration_queue        array                           0     -    
#       lock_queue               array                           0     -    
#       num_last_reqs            integral                        32    'd1  
#       num_last_rsps            integral                        32    'd1  
#   frame_agent_b                uvm_agent                       -     @514 
#     frame_ap                   uvm_analysis_port               -     @713 
#     frame_drvr                 uvm_driver #(REQ,RSP)           -     @830 
#       rsp_port                 uvm_analysis_port               -     @845 
#       seq_item_port            uvm_seq_item_pull_port          -     @837 
#     frame_mon                  uvm_monitor                     -     @853 
#       frame_ap                 uvm_analysis_port               -     @862 
#     frame_seqr                 uvm_sequencer                   -     @721 
#       rsp_export               uvm_analysis_export             -     @728 
#       seq_item_export          uvm_seq_item_pull_imp           -     @822 
#       arbitration_queue        array                           0     -    
#       lock_queue               array                           0     -    
#       num_last_reqs            integral                        32    'd1  
#       num_last_rsps            integral                        32    'd1  
#   frame_agent_cs_0             uvm_agent                       -     @521 
#     frame_ap                   uvm_analysis_port               -     @876 
#     frame_drvr                 uvm_driver #(REQ,RSP)           -     @993 
#       rsp_port                 uvm_analysis_port               -     @1008
#       seq_item_port            uvm_seq_item_pull_port          -     @1000
#     frame_mon                  uvm_monitor                     -     @1016
#       frame_ap                 uvm_analysis_port               -     @1025
#     frame_seqr                 uvm_sequencer                   -     @884 
#       rsp_export               uvm_analysis_export             -     @891 
#       seq_item_export          uvm_seq_item_pull_imp           -     @985 
#       arbitration_queue        array                           0     -    
#       lock_queue               array                           0     -    
#       num_last_reqs            integral                        32    'd1  
#       num_last_rsps            integral                        32    'd1  
#   frame_agent_cs_1             uvm_agent                       -     @528 
#     frame_ap                   uvm_analysis_port               -     @1039
#     frame_drvr                 uvm_driver #(REQ,RSP)           -     @1156
#       rsp_port                 uvm_analysis_port               -     @1171
#       seq_item_port            uvm_seq_item_pull_port          -     @1163
#     frame_mon                  uvm_monitor                     -     @1179
#       frame_ap                 uvm_analysis_port               -     @1188
#     frame_seqr                 uvm_sequencer                   -     @1047
#       rsp_export               uvm_analysis_export             -     @1054
#       seq_item_export          uvm_seq_item_pull_imp           -     @1148
#       arbitration_queue        array                           0     -    
#       lock_queue               array                           0     -    
#       num_last_reqs            integral                        32    'd1  
#       num_last_rsps            integral                        32    'd1  
#   frame_agent_cs_2             uvm_agent                       -     @535 
#     frame_ap                   uvm_analysis_port               -     @1202
#     frame_drvr                 uvm_driver #(REQ,RSP)           -     @1319
#       rsp_port                 uvm_analysis_port               -     @1334
#       seq_item_port            uvm_seq_item_pull_port          -     @1326
#     frame_mon                  uvm_monitor                     -     @1342
#       frame_ap                 uvm_analysis_port               -     @1351
#     frame_seqr                 uvm_sequencer                   -     @1210
#       rsp_export               uvm_analysis_export             -     @1217
#       seq_item_export          uvm_seq_item_pull_imp           -     @1311
#       arbitration_queue        array                           0     -    
#       lock_queue               array                           0     -    
#       num_last_reqs            integral                        32    'd1  
#       num_last_rsps            integral                        32    'd1  
#   frame_agent_cs_3             uvm_agent                       -     @542 
#     frame_ap                   uvm_analysis_port               -     @1365
#     frame_drvr                 uvm_driver #(REQ,RSP)           -     @1482
#       rsp_port                 uvm_analysis_port               -     @1497
#       seq_item_port            uvm_seq_item_pull_port          -     @1489
#     frame_mon                  uvm_monitor                     -     @1505
#       frame_ap                 uvm_analysis_port               -     @1514
#     frame_seqr                 uvm_sequencer                   -     @1373
#       rsp_export               uvm_analysis_export             -     @1380
#       seq_item_export          uvm_seq_item_pull_imp           -     @1474
#       arbitration_queue        array                           0     -    
#       lock_queue               array                           0     -    
#       num_last_reqs            integral                        32    'd1  
#       num_last_rsps            integral                        32    'd1  
#   frame_env                    template_env                    -     @500 
#     aL_agt                     axiLite_agent                   -     @1579
#       aL_drv                   axiLite_driver                  -     @1739
#         rsp_port               uvm_analysis_port               -     @1754
#         seq_item_port          uvm_seq_item_pull_port          -     @1746
#         id                     integral                        32    'h0  
#       aL_mon                   axiLite_monitor                 -     @1611
#         dut_inputs_port        uvm_analysis_port               -     @1770
#         dut_outputs_port       uvm_analysis_port               -     @1778
#         item_collected_port    uvm_analysis_port               -     @1622
#         id                     integral                        32    'h0  
#       aL_sqr                   axiLite_sequencer               -     @1630
#         rsp_export             uvm_analysis_export             -     @1637
#         seq_item_export        uvm_seq_item_pull_imp           -     @1731
#         id                     integral                        32    'h0  
#         arbitration_queue      array                           0     -    
#         lock_queue             array                           0     -    
#         num_last_reqs          integral                        32    'd1  
#         num_last_rsps          integral                        32    'd1  
#       item_collected_port      uvm_analysis_port               -     @1603
#     aL_fc_sub                  axiLite_fc_subscriber           -     @1587
#       analysis_imp             uvm_analysis_imp                -     @1594
#     frame_agent                uvm_agent                       -     @1549
#       frame_ap                 uvm_analysis_port               -     @1795
#       frame_drvr               uvm_driver #(REQ,RSP)           -     @1912
#         rsp_port               uvm_analysis_port               -     @1927
#         seq_item_port          uvm_seq_item_pull_port          -     @1919
#       frame_mon                uvm_monitor                     -     @1935
#         frame_ap               uvm_analysis_port               -     @1944
#       frame_seqr               uvm_sequencer                   -     @1803
#         rsp_export             uvm_analysis_export             -     @1810
#         seq_item_export        uvm_seq_item_pull_imp           -     @1904
#         arbitration_queue      array                           0     -    
#         lock_queue             array                           0     -    
#         num_last_reqs          integral                        32    'd1  
#         num_last_rsps          integral                        32    'd1  
#     frame_fc_sub               rgb_fc_subscriber               -     @1556
#       analysis_imp             uvm_analysis_imp                -     @1563
#     frame_sb                   rgb_scoreboard                  -     @1571
#       frame_analysis_export    uvm_analysis_export             -     @1957
#       frame_sb_sub             rgb_sb_subscriber               -     @1965
#         analysis_imp           uvm_analysis_imp                -     @1972
#     sa_agent                   template_agent                  -     @1527
#       agent_ap_afterToDut      uvm_analysis_port               -     @1989
#       agent_ap_beforeFromDut   uvm_analysis_port               -     @1981
#       sa_drvr                  template_driver                 -     @2106
#         rsp_port               uvm_analysis_port               -     @2121
#         seq_item_port          uvm_seq_item_pull_port          -     @2113
#       sa_mon_afterToDut        template_monitor_afterToDut     -     @2136
#         mon_ap_afterToDut      uvm_analysis_port               -     @2145
#       sa_mon_beforeFromDut     template_monitor_beforeFromDut  -     @2129
#         mon_ap_beforeFromDut   uvm_analysis_port               -     @2154
#       sa_seqr                  template_sequencer              -     @1997
#         rsp_export             uvm_analysis_export             -     @2004
#         seq_item_export        uvm_seq_item_pull_imp           -     @2098
#         arbitration_queue      array                           0     -    
#         lock_queue             array                           0     -    
#         num_last_reqs          integral                        32    'd1  
#         num_last_rsps          integral                        32    'd1  
#     sa_sb                      template_scoreboard             -     @1534
#       after_fifo               uvm_tlm_analysis_fifo #(T)      -     @2230
#         analysis_export        uvm_analysis_imp                -     @2269
#         get_ap                 uvm_analysis_port               -     @2261
#         get_peek_export        uvm_get_peek_imp                -     @2245
#         put_ap                 uvm_analysis_port               -     @2253
#         put_export             uvm_put_imp                     -     @2237
#       before_fifo              uvm_tlm_analysis_fifo #(T)      -     @2183
#         analysis_export        uvm_analysis_imp                -     @2222
#         get_ap                 uvm_analysis_port               -     @2214
#         get_peek_export        uvm_get_peek_imp                -     @2198
#         put_ap                 uvm_analysis_port               -     @2206
#         put_export             uvm_put_imp                     -     @2190
#       sb_export_afterToDut     uvm_analysis_export             -     @2175
#       sb_export_beforeFromDut  uvm_analysis_export             -     @2167
# --------------------------------------------------------------------------
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 109 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   ax_module_mon
#   ax_packet
#   axi4_stream_agents_config
#   axi4_stream_ax_monitor
#   axi4_stream_config
#   axi4_stream_env
#   axi4_stream_master_agent
#   axi4_stream_master_driver
#   axi4_stream_master_sequence
#   axi4_stream_master_sequencer
#   axi4_stream_monitor
#   axi4_stream_slave_agent
#   axi4_stream_slave_driver
#   axi4_stream_test
#   axi4_stream_valid_cycle
#   axiLite_agent
#   axiLite_configuration
#   axiLite_directed_sequence
#   axiLite_driver
#   axiLite_fc_subscriber
#   axiLite_monitor
#   axiLite_no_activity_sequence
#   axiLite_random_sequence
#   axiLite_sequencer
#   axiLite_test
#   axiLite_transaction
#   axiLite_usevar_sequence
#   questa_uvm_recorder
#   random_sequence_r2
#   rgb_configuration
#   rgb_fc_subscriber
#   rgb_sb_subscriber
#   rgb_scoreboard
#   rgb_test
#   rgb_test1
#   rgb_test2
#   rgb_transaction#(cfg)
#   template_agent
#   template_configuration
#   template_driver
#   template_env
#   template_monitor_afterToDut
#   template_monitor_beforeFromDut
#   template_scoreboard
#   template_sequence
#   template_sequencer
#   template_test
#   template_transaction
#   top_sequence
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# Detected new frame_tx on interface #         1
# 
# Detected new frame_tx on interface #         5
# 
# Detected new frame_tx on interface #         4
# 
# Detected new frame_tx on interface #         3
# 
# Detected new frame_tx on interface #         2
# 
# Detected new frame_tx on interface #         1
# 
# Detected new frame_tx on interface #         0
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 6100000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    2
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [TPRGED]     2
# ** Note: $finish    : C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 6100 us  Iteration: 53  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 17:37:08 on Aug 23,2019
# vcover report rgb_test.ucdb -cvg -details 
# COVERGROUP COVERAGE:
# -----------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal    Status               
#                                                                                               
# -----------------------------------------------------------------------------------------------
#  TYPE /top/vif/axi4_cg                                  12.5%        100    Uncovered            
#     covered/total bins:                                     2        544                      
#     missing/total bins:                                   542        544                      
#     % Hit:                                               0.3%        100                      
#     Coverpoint axi4_cg::T_VALID                          0.0%        100    ZERO                 
#         covered/total bins:                                 0          2                      
#         missing/total bins:                                 2          2                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::T_READY                        100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#     Coverpoint axi4_cg::CONSECUTIVE_TRANSACTIONS         0.0%        100    ZERO                 
#         covered/total bins:                                 0        443                      
#         missing/total bins:                               443        443                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSACTION_WAITING              0.0%        100    ZERO                 
#         covered/total bins:                                 0         17                      
#         missing/total bins:                                17         17                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSACTION_PAUSE                0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::READY_WITHOUT_VALID              0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSITIONS                      0.0%        100    ZERO                 
#         covered/total bins:                                 0         14                      
#         missing/total bins:                                14         14                      
#         % Hit:                                           0.0%        100                      
#     Cross axi4_cg::CASES_VALID_READY                     0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#  Covergroup instance \/top/vif/axi4                     12.5%        100    Uncovered            
#     covered/total bins:                                     2        544                      
#     missing/total bins:                                   542        544                      
#     % Hit:                                               0.3%        100                      
#     Coverpoint T_VALID                                   0.0%        100    ZERO                 
#         covered/total bins:                                 0          2                      
#         missing/total bins:                                 2          2                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint T_READY                                 100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                        99          1    Covered              
#         bin auto[1]                                    609900          1    Covered              
#     Coverpoint CONSECUTIVE_TRANSACTIONS                  0.0%        100    ZERO                 
#         covered/total bins:                                 0        443                      
#         missing/total bins:                               443        443                      
#         % Hit:                                           0.0%        100                      
#         bin transactions_single                             0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_huge                               0          1    ZERO                 
#     Coverpoint TRANSACTION_WAITING                       0.0%        100    ZERO                 
#         covered/total bins:                                 0         17                      
#         missing/total bins:                                17         17                      
#         % Hit:                                           0.0%        100                      
#         illegal_bin illegal                                 0               ZERO                 
#         bin zero_waiting_time                               0          1    ZERO                 
#         bin low_waiting_time[2[*1]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*2]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*3]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*4]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*5]=>3]                      0          1    ZERO                 
#         bin medium_waiting_time[2[*6]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*7]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*8]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*9]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*10]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*11]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*12]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*13]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*14]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*15]=>3]                  0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint TRANSACTION_PAUSE                         0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin low_waiting_time[3=>0[*1]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*1]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>2]                   0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>2]               0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint READY_WITHOUT_VALID                       0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin short_ready_time[1[*1]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*1]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>0]                      0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>0]                    0          1    ZERO                 
#         bin high_ready_time                                 0          1    ZERO                 
#     Coverpoint TRANSITIONS                               0.0%        100    ZERO                 
#         covered/total bins:                                 0         14                      
#         missing/total bins:                                14         14                      
#         % Hit:                                           0.0%        100                      
#         bin transition[3=>3]                                0          1    ZERO                 
#         bin transition[3=>2]                                0          1    ZERO                 
#         bin transition[3=>1]                                0          1    ZERO                 
#         bin transition[3=>0]                                0          1    ZERO                 
#         bin transition[1=>3]                                0          1    ZERO                 
#         bin transition[1=>2]                                0          1    ZERO                 
#         bin transition[1=>1]                                0          1    ZERO                 
#         bin transition[1=>0]                                0          1    ZERO                 
#         bin transition[0=>3]                                0          1    ZERO                 
#         bin transition[0=>2]                                0          1    ZERO                 
#         bin transition[0=>1]                                0          1    ZERO                 
#         bin transition[0=>0]                                0          1    ZERO                 
#         bin transition[2=>3]                                0          1    ZERO                 
#         bin transition[2=>2]                                0          1    ZERO                 
#     Cross CASES_VALID_READY                              0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin <auto[0],auto[0]>                               0          1    ZERO                 
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
#         bin <auto[0],auto[1]>                               0          1    ZERO                 
#         bin <auto[1],auto[1]>                               0          1    ZERO                 
#  TYPE /socTest_pkg/template_monitor_afterToDut/template_cg 
#                                                          0.0%        100    ZERO                 
#     covered/total bins:                                     0         24                      
#     missing/total bins:                                    24         24                      
#     % Hit:                                               0.0%        100                      
#     Coverpoint template_cg::ina_cp                       0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Coverpoint template_cg::inb_cp                       0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Cross template_cg::#cross__0#                        0.0%        100    ZERO                 
#         covered/total bins:                                 0         16                      
#         missing/total bins:                                16         16                      
#         % Hit:                                           0.0%        100                      
#         bin <auto[0],auto[0]>                               0          1    ZERO                 
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
#         bin <auto[2],auto[0]>                               0          1    ZERO                 
#         bin <auto[3],auto[0]>                               0          1    ZERO                 
#         bin <auto[0],auto[1]>                               0          1    ZERO                 
#         bin <auto[1],auto[1]>                               0          1    ZERO                 
#         bin <auto[2],auto[1]>                               0          1    ZERO                 
#         bin <auto[3],auto[1]>                               0          1    ZERO                 
#         bin <auto[0],auto[2]>                               0          1    ZERO                 
#         bin <auto[1],auto[2]>                               0          1    ZERO                 
#         bin <auto[2],auto[2]>                               0          1    ZERO                 
#         bin <auto[3],auto[2]>                               0          1    ZERO                 
#         bin <auto[0],auto[3]>                               0          1    ZERO                 
#         bin <auto[1],auto[3]>                               0          1    ZERO                 
#         bin <auto[2],auto[3]>                               0          1    ZERO                 
#         bin <auto[3],auto[3]>                               0          1    ZERO                 
#  CLASS template_monitor_afterToDut
#  TYPE /socTest_pkg/axiLite_fc_subscriber/aL_cg           0.0%        100    ZERO                 
#     covered/total bins:                                     0        128                      
#     missing/total bins:                                   128        128                      
#     % Hit:                                               0.0%        100                      
#     Coverpoint aL_cg::WDATA_cp                           0.0%        100    ZERO                 
#         covered/total bins:                                 0         64                      
#         missing/total bins:                                64         64                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0:67108863]                                0          1    ZERO                 
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#     Coverpoint aL_cg::AWADDR_cp                          0.0%        100    ZERO                 
#         covered/total bins:                                 0         64                      
#         missing/total bins:                                64         64                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0:67108863]                                0          1    ZERO                 
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#  CLASS axiLite_fc_subscriber
#  TYPE /socTest_pkg/rgb_fc_subscriber/rgb_cg            100.0%        100    Covered              
#     covered/total bins:                                   454        454                      
#     missing/total bins:                                     0        454                      
#     % Hit:                                             100.0%        100                      
#     Coverpoint rgb_cg::iRed_cp                         100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:3]                                    9362          1    Covered              
#         bin auto[4:7]                                    9224          1    Covered              
#         bin auto[8:11]                                   9414          1    Covered              
#         bin auto[12:15]                                  9562          1    Covered              
#         bin auto[16:19]                                  9362          1    Covered              
#         bin auto[20:23]                                  9208          1    Covered              
#         bin auto[24:27]                                  9522          1    Covered              
#         bin auto[28:31]                                  9236          1    Covered              
#         bin auto[32:35]                                  9304          1    Covered              
#         bin auto[36:39]                                  9316          1    Covered              
#         bin auto[40:43]                                  9480          1    Covered              
#         bin auto[44:47]                                  9342          1    Covered              
#         bin auto[48:51]                                  9556          1    Covered              
#         bin auto[52:55]                                  9414          1    Covered              
#         bin auto[56:59]                                  9302          1    Covered              
#         bin auto[60:63]                                  9298          1    Covered              
#         bin auto[64:67]                                  9554          1    Covered              
#         bin auto[68:71]                                  9114          1    Covered              
#         bin auto[72:75]                                  9348          1    Covered              
#         bin auto[76:79]                                  9386          1    Covered              
#         bin auto[80:83]                                  9358          1    Covered              
#         bin auto[84:87]                                  9248          1    Covered              
#         bin auto[88:91]                                  9608          1    Covered              
#         bin auto[92:95]                                  9412          1    Covered              
#         bin auto[96:99]                                  9460          1    Covered              
#         bin auto[100:103]                                9492          1    Covered              
#         bin auto[104:107]                                9548          1    Covered              
#         bin auto[108:111]                                9390          1    Covered              
#         bin auto[112:115]                                9234          1    Covered              
#         bin auto[116:119]                                9306          1    Covered              
#         bin auto[120:123]                                9408          1    Covered              
#         bin auto[124:127]                                9206          1    Covered              
#         bin auto[128:131]                                9268          1    Covered              
#         bin auto[132:135]                                9274          1    Covered              
#         bin auto[136:139]                                9502          1    Covered              
#         bin auto[140:143]                                9282          1    Covered              
#         bin auto[144:147]                                9284          1    Covered              
#         bin auto[148:151]                                9486          1    Covered              
#         bin auto[152:155]                                9324          1    Covered              
#         bin auto[156:159]                                9296          1    Covered              
#         bin auto[160:163]                                9440          1    Covered              
#         bin auto[164:167]                                9408          1    Covered              
#         bin auto[168:171]                                9258          1    Covered              
#         bin auto[172:175]                                9258          1    Covered              
#         bin auto[176:179]                                9502          1    Covered              
#         bin auto[180:183]                                9360          1    Covered              
#         bin auto[184:187]                                9368          1    Covered              
#         bin auto[188:191]                                9414          1    Covered              
#         bin auto[192:195]                                9498          1    Covered              
#         bin auto[196:199]                                9444          1    Covered              
#         bin auto[200:203]                                9270          1    Covered              
#         bin auto[204:207]                                9558          1    Covered              
#         bin auto[208:211]                                9292          1    Covered              
#         bin auto[212:215]                                9148          1    Covered              
#         bin auto[216:219]                                9528          1    Covered              
#         bin auto[220:223]                                9288          1    Covered              
#         bin auto[224:227]                                9350          1    Covered              
#         bin auto[228:231]                                9596          1    Covered              
#         bin auto[232:235]                                9582          1    Covered              
#         bin auto[236:239]                                9158          1    Covered              
#         bin auto[240:243]                                9486          1    Covered              
#         bin auto[244:247]                                9436          1    Covered              
#         bin auto[248:251]                               19365          1    Covered              
#         bin auto[252:255]                                9302          1    Covered              
#     Coverpoint rgb_cg::iGreen_cp                       100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:3]                                    9426          1    Covered              
#         bin auto[4:7]                                    9254          1    Covered              
#         bin auto[8:11]                                   9200          1    Covered              
#         bin auto[12:15]                                  9654          1    Covered              
#         bin auto[16:19]                                  9356          1    Covered              
#         bin auto[20:23]                                  9308          1    Covered              
#         bin auto[24:27]                                  9378          1    Covered              
#         bin auto[28:31]                                  9274          1    Covered              
#         bin auto[32:35]                                  9412          1    Covered              
#         bin auto[36:39]                                  9520          1    Covered              
#         bin auto[40:43]                                  9438          1    Covered              
#         bin auto[44:47]                                  9150          1    Covered              
#         bin auto[48:51]                                  9260          1    Covered              
#         bin auto[52:55]                                  9170          1    Covered              
#         bin auto[56:59]                                  9150          1    Covered              
#         bin auto[60:63]                                  9356          1    Covered              
#         bin auto[64:67]                                  9344          1    Covered              
#         bin auto[68:71]                                  9324          1    Covered              
#         bin auto[72:75]                                  9450          1    Covered              
#         bin auto[76:79]                                  9468          1    Covered              
#         bin auto[80:83]                                  9392          1    Covered              
#         bin auto[84:87]                                  9138          1    Covered              
#         bin auto[88:91]                                  9304          1    Covered              
#         bin auto[92:95]                                  9374          1    Covered              
#         bin auto[96:99]                                  9470          1    Covered              
#         bin auto[100:103]                                9416          1    Covered              
#         bin auto[104:107]                                9232          1    Covered              
#         bin auto[108:111]                                9368          1    Covered              
#         bin auto[112:115]                                9462          1    Covered              
#         bin auto[116:119]                                9396          1    Covered              
#         bin auto[120:123]                                9516          1    Covered              
#         bin auto[124:127]                                9556          1    Covered              
#         bin auto[128:131]                                9508          1    Covered              
#         bin auto[132:135]                                9456          1    Covered              
#         bin auto[136:139]                                9462          1    Covered              
#         bin auto[140:143]                                9402          1    Covered              
#         bin auto[144:147]                                9386          1    Covered              
#         bin auto[148:151]                                9470          1    Covered              
#         bin auto[152:155]                                9378          1    Covered              
#         bin auto[156:159]                                9326          1    Covered              
#         bin auto[160:163]                                9608          1    Covered              
#         bin auto[164:167]                                9450          1    Covered              
#         bin auto[168:171]                                9094          1    Covered              
#         bin auto[172:175]                                9286          1    Covered              
#         bin auto[176:179]                                9052          1    Covered              
#         bin auto[180:183]                                9384          1    Covered              
#         bin auto[184:187]                                9304          1    Covered              
#         bin auto[188:191]                               19505          1    Covered              
#         bin auto[192:195]                                9350          1    Covered              
#         bin auto[196:199]                                9500          1    Covered              
#         bin auto[200:203]                                9684          1    Covered              
#         bin auto[204:207]                                9382          1    Covered              
#         bin auto[208:211]                                9598          1    Covered              
#         bin auto[212:215]                                9556          1    Covered              
#         bin auto[216:219]                                9446          1    Covered              
#         bin auto[220:223]                                9260          1    Covered              
#         bin auto[224:227]                                9302          1    Covered              
#         bin auto[228:231]                                9160          1    Covered              
#         bin auto[232:235]                                9330          1    Covered              
#         bin auto[236:239]                                9320          1    Covered              
#         bin auto[240:243]                                9364          1    Covered              
#         bin auto[244:247]                                9296          1    Covered              
#         bin auto[248:251]                                9458          1    Covered              
#         bin auto[252:255]                                9406          1    Covered              
#     Coverpoint rgb_cg::iBlue_cp                        100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:3]                                    9214          1    Covered              
#         bin auto[4:7]                                    9418          1    Covered              
#         bin auto[8:11]                                   9492          1    Covered              
#         bin auto[12:15]                                  9276          1    Covered              
#         bin auto[16:19]                                  9508          1    Covered              
#         bin auto[20:23]                                  9294          1    Covered              
#         bin auto[24:27]                                  9708          1    Covered              
#         bin auto[28:31]                                  9562          1    Covered              
#         bin auto[32:35]                                  9264          1    Covered              
#         bin auto[36:39]                                  9278          1    Covered              
#         bin auto[40:43]                                  9288          1    Covered              
#         bin auto[44:47]                                  9482          1    Covered              
#         bin auto[48:51]                                  9516          1    Covered              
#         bin auto[52:55]                                  9442          1    Covered              
#         bin auto[56:59]                                  9460          1    Covered              
#         bin auto[60:63]                                  9510          1    Covered              
#         bin auto[64:67]                                  9284          1    Covered              
#         bin auto[68:71]                                  9458          1    Covered              
#         bin auto[72:75]                                  9364          1    Covered              
#         bin auto[76:79]                                  9598          1    Covered              
#         bin auto[80:83]                                  9472          1    Covered              
#         bin auto[84:87]                                  9258          1    Covered              
#         bin auto[88:91]                                  9488          1    Covered              
#         bin auto[92:95]                                  9324          1    Covered              
#         bin auto[96:99]                                  9438          1    Covered              
#         bin auto[100:103]                                9428          1    Covered              
#         bin auto[104:107]                                9338          1    Covered              
#         bin auto[108:111]                                9532          1    Covered              
#         bin auto[112:115]                                9342          1    Covered              
#         bin auto[116:119]                                9080          1    Covered              
#         bin auto[120:123]                                9506          1    Covered              
#         bin auto[124:127]                                9610          1    Covered              
#         bin auto[128:131]                                9292          1    Covered              
#         bin auto[132:135]                                9116          1    Covered              
#         bin auto[136:139]                                9310          1    Covered              
#         bin auto[140:143]                                9392          1    Covered              
#         bin auto[144:147]                                9360          1    Covered              
#         bin auto[148:151]                                9506          1    Covered              
#         bin auto[152:155]                                9476          1    Covered              
#         bin auto[156:159]                                9276          1    Covered              
#         bin auto[160:163]                                9386          1    Covered              
#         bin auto[164:167]                                9166          1    Covered              
#         bin auto[168:171]                               18931          1    Covered              
#         bin auto[172:175]                                9440          1    Covered              
#         bin auto[176:179]                                9308          1    Covered              
#         bin auto[180:183]                                9356          1    Covered              
#         bin auto[184:187]                                9374          1    Covered              
#         bin auto[188:191]                                9326          1    Covered              
#         bin auto[192:195]                                9342          1    Covered              
#         bin auto[196:199]                                9306          1    Covered              
#         bin auto[200:203]                                9460          1    Covered              
#         bin auto[204:207]                                8976          1    Covered              
#         bin auto[208:211]                                9440          1    Covered              
#         bin auto[212:215]                                9306          1    Covered              
#         bin auto[216:219]                                9580          1    Covered              
#         bin auto[220:223]                                9300          1    Covered              
#         bin auto[224:227]                                9288          1    Covered              
#         bin auto[228:231]                                9330          1    Covered              
#         bin auto[232:235]                                9424          1    Covered              
#         bin auto[236:239]                                9288          1    Covered              
#         bin auto[240:243]                                9258          1    Covered              
#         bin auto[244:247]                                9530          1    Covered              
#         bin auto[248:251]                                9566          1    Covered              
#         bin auto[252:255]                                9358          1    Covered              
#     Coverpoint rgb_cg::iPixelEn_cp                     100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                    309671          1    Covered              
#         bin auto[1]                                    300328          1    Covered              
#     Coverpoint rgb_cg::iValid_cp                       100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                    309979          1    Covered              
#         bin auto[1]                                    300020          1    Covered              
#     Coverpoint rgb_cg::iEof_cp                         100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                    309281          1    Covered              
#         bin auto[1]                                    300718          1    Covered              
#     Coverpoint rgb_cg::iX_cp                           100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:31]                                   9584          1    Covered              
#         bin auto[32:63]                                  9246          1    Covered              
#         bin auto[64:95]                                  9174          1    Covered              
#         bin auto[96:127]                                 9568          1    Covered              
#         bin auto[128:159]                                9284          1    Covered              
#         bin auto[160:191]                                9512          1    Covered              
#         bin auto[192:223]                                9488          1    Covered              
#         bin auto[224:255]                                9458          1    Covered              
#         bin auto[256:287]                                9462          1    Covered              
#         bin auto[288:319]                                9466          1    Covered              
#         bin auto[320:351]                                9174          1    Covered              
#         bin auto[352:383]                                9326          1    Covered              
#         bin auto[384:415]                                9324          1    Covered              
#         bin auto[416:447]                                9222          1    Covered              
#         bin auto[448:479]                                9510          1    Covered              
#         bin auto[480:511]                                9200          1    Covered              
#         bin auto[512:543]                                9186          1    Covered              
#         bin auto[544:575]                                9398          1    Covered              
#         bin auto[576:607]                                9502          1    Covered              
#         bin auto[608:639]                                9562          1    Covered              
#         bin auto[640:671]                                9468          1    Covered              
#         bin auto[672:703]                                9408          1    Covered              
#         bin auto[704:735]                                9362          1    Covered              
#         bin auto[736:767]                                9212          1    Covered              
#         bin auto[768:799]                                9374          1    Covered              
#         bin auto[800:831]                                9534          1    Covered              
#         bin auto[832:863]                                9144          1    Covered              
#         bin auto[864:895]                                9514          1    Covered              
#         bin auto[896:927]                                9286          1    Covered              
#         bin auto[928:959]                                9430          1    Covered              
#         bin auto[960:991]                                9514          1    Covered              
#         bin auto[992:1023]                               9468          1    Covered              
#         bin auto[1024:1055]                              9328          1    Covered              
#         bin auto[1056:1087]                              9394          1    Covered              
#         bin auto[1088:1119]                              9106          1    Covered              
#         bin auto[1120:1151]                              9398          1    Covered              
#         bin auto[1152:1183]                              9256          1    Covered              
#         bin auto[1184:1215]                             19319          1    Covered              
#         bin auto[1216:1247]                              9258          1    Covered              
#         bin auto[1248:1279]                              9478          1    Covered              
#         bin auto[1280:1311]                              9314          1    Covered              
#         bin auto[1312:1343]                              9464          1    Covered              
#         bin auto[1344:1375]                              9626          1    Covered              
#         bin auto[1376:1407]                              9294          1    Covered              
#         bin auto[1408:1439]                              9402          1    Covered              
#         bin auto[1440:1471]                              9060          1    Covered              
#         bin auto[1472:1503]                              9400          1    Covered              
#         bin auto[1504:1535]                              9510          1    Covered              
#         bin auto[1536:1567]                              9414          1    Covered              
#         bin auto[1568:1599]                              9248          1    Covered              
#         bin auto[1600:1631]                              9386          1    Covered              
#         bin auto[1632:1663]                              9418          1    Covered              
#         bin auto[1664:1695]                              9476          1    Covered              
#         bin auto[1696:1727]                              9302          1    Covered              
#         bin auto[1728:1759]                              9058          1    Covered              
#         bin auto[1760:1791]                              9518          1    Covered              
#         bin auto[1792:1823]                              9166          1    Covered              
#         bin auto[1824:1855]                              9406          1    Covered              
#         bin auto[1856:1887]                              9508          1    Covered              
#         bin auto[1888:1919]                              9306          1    Covered              
#         bin auto[1920:1951]                              9456          1    Covered              
#         bin auto[1952:1983]                              9360          1    Covered              
#         bin auto[1984:2015]                              9536          1    Covered              
#         bin auto[2016:2047]                              9474          1    Covered              
#     Coverpoint rgb_cg::iY_cp                           100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:31]                                   9516          1    Covered              
#         bin auto[32:63]                                  9248          1    Covered              
#         bin auto[64:95]                                  9206          1    Covered              
#         bin auto[96:127]                                 9464          1    Covered              
#         bin auto[128:159]                                9180          1    Covered              
#         bin auto[160:191]                                9490          1    Covered              
#         bin auto[192:223]                                9422          1    Covered              
#         bin auto[224:255]                                9518          1    Covered              
#         bin auto[256:287]                                9320          1    Covered              
#         bin auto[288:319]                                9188          1    Covered              
#         bin auto[320:351]                                9462          1    Covered              
#         bin auto[352:383]                                9244          1    Covered              
#         bin auto[384:415]                                9568          1    Covered              
#         bin auto[416:447]                                9528          1    Covered              
#         bin auto[448:479]                                9650          1    Covered              
#         bin auto[480:511]                                9374          1    Covered              
#         bin auto[512:543]                                9426          1    Covered              
#         bin auto[544:575]                                9244          1    Covered              
#         bin auto[576:607]                                9144          1    Covered              
#         bin auto[608:639]                                9438          1    Covered              
#         bin auto[640:671]                                9298          1    Covered              
#         bin auto[672:703]                                9236          1    Covered              
#         bin auto[704:735]                                9516          1    Covered              
#         bin auto[736:767]                                9568          1    Covered              
#         bin auto[768:799]                                9434          1    Covered              
#         bin auto[800:831]                                9564          1    Covered              
#         bin auto[832:863]                                9090          1    Covered              
#         bin auto[864:895]                                9344          1    Covered              
#         bin auto[896:927]                                9394          1    Covered              
#         bin auto[928:959]                                9248          1    Covered              
#         bin auto[960:991]                                9566          1    Covered              
#         bin auto[992:1023]                               9320          1    Covered              
#         bin auto[1024:1055]                              9352          1    Covered              
#         bin auto[1056:1087]                              9456          1    Covered              
#         bin auto[1088:1119]                              9560          1    Covered              
#         bin auto[1120:1151]                              9438          1    Covered              
#         bin auto[1152:1183]                              9364          1    Covered              
#         bin auto[1184:1215]                              9366          1    Covered              
#         bin auto[1216:1247]                              9388          1    Covered              
#         bin auto[1248:1279]                              9300          1    Covered              
#         bin auto[1280:1311]                              9394          1    Covered              
#         bin auto[1312:1343]                              9230          1    Covered              
#         bin auto[1344:1375]                              9658          1    Covered              
#         bin auto[1376:1407]                              9252          1    Covered              
#         bin auto[1408:1439]                              9358          1    Covered              
#         bin auto[1440:1471]                              9420          1    Covered              
#         bin auto[1472:1503]                              9272          1    Covered              
#         bin auto[1504:1535]                              9320          1    Covered              
#         bin auto[1536:1567]                              9260          1    Covered              
#         bin auto[1568:1599]                              9374          1    Covered              
#         bin auto[1600:1631]                             19569          1    Covered              
#         bin auto[1632:1663]                              9230          1    Covered              
#         bin auto[1664:1695]                              9282          1    Covered              
#         bin auto[1696:1727]                              9346          1    Covered              
#         bin auto[1728:1759]                              9422          1    Covered              
#         bin auto[1760:1791]                              9464          1    Covered              
#         bin auto[1792:1823]                              9120          1    Covered              
#         bin auto[1824:1855]                              9574          1    Covered              
#         bin auto[1856:1887]                              9146          1    Covered              
#         bin auto[1888:1919]                              9134          1    Covered              
#         bin auto[1920:1951]                              9602          1    Covered              
#         bin auto[1952:1983]                              9262          1    Covered              
#         bin auto[1984:2015]                              9442          1    Covered              
#         bin auto[2016:2047]                              9436          1    Covered              
#     Cross rgb_cg::#cross__0#                           100.0%        100    Covered              
#         covered/total bins:                               128        128                      
#         missing/total bins:                                 0        128                      
#         % Hit:                                         100.0%        100                      
#         bin <auto[0:3],auto[0]>                          4784          1    Covered              
#         bin <auto[4:7],auto[0]>                          4588          1    Covered              
#         bin <auto[8:11],auto[0]>                         4660          1    Covered              
#         bin <auto[12:15],auto[0]>                        4730          1    Covered              
#         bin <auto[16:19],auto[0]>                        4674          1    Covered              
#         bin <auto[20:23],auto[0]>                        4504          1    Covered              
#         bin <auto[24:27],auto[0]>                        4726          1    Covered              
#         bin <auto[28:31],auto[0]>                        4654          1    Covered              
#         bin <auto[32:35],auto[0]>                        4654          1    Covered              
#         bin <auto[36:39],auto[0]>                        4682          1    Covered              
#         bin <auto[40:43],auto[0]>                        4798          1    Covered              
#         bin <auto[44:47],auto[0]>                        4788          1    Covered              
#         bin <auto[48:51],auto[0]>                        4752          1    Covered              
#         bin <auto[52:55],auto[0]>                        4654          1    Covered              
#         bin <auto[56:59],auto[0]>                        4624          1    Covered              
#         bin <auto[60:63],auto[0]>                        4502          1    Covered              
#         bin <auto[64:67],auto[0]>                        4772          1    Covered              
#         bin <auto[68:71],auto[0]>                        4610          1    Covered              
#         bin <auto[72:75],auto[0]>                        4530          1    Covered              
#         bin <auto[76:79],auto[0]>                        4692          1    Covered              
#         bin <auto[80:83],auto[0]>                        4634          1    Covered              
#         bin <auto[84:87],auto[0]>                        4594          1    Covered              
#         bin <auto[88:91],auto[0]>                        4764          1    Covered              
#         bin <auto[92:95],auto[0]>                        4634          1    Covered              
#         bin <auto[96:99],auto[0]>                        4800          1    Covered              
#         bin <auto[100:103],auto[0]>                      4764          1    Covered              
#         bin <auto[104:107],auto[0]>                      4644          1    Covered              
#         bin <auto[108:111],auto[0]>                      4722          1    Covered              
#         bin <auto[112:115],auto[0]>                      4638          1    Covered              
#         bin <auto[116:119],auto[0]>                      4686          1    Covered              
#         bin <auto[120:123],auto[0]>                      4758          1    Covered              
#         bin <auto[124:127],auto[0]>                      4404          1    Covered              
#         bin <auto[128:131],auto[0]>                      4656          1    Covered              
#         bin <auto[132:135],auto[0]>                      4710          1    Covered              
#         bin <auto[136:139],auto[0]>                      4758          1    Covered              
#         bin <auto[140:143],auto[0]>                      4552          1    Covered              
#         bin <auto[144:147],auto[0]>                      4648          1    Covered              
#         bin <auto[148:151],auto[0]>                      4614          1    Covered              
#         bin <auto[152:155],auto[0]>                      4758          1    Covered              
#         bin <auto[156:159],auto[0]>                      4628          1    Covered              
#         bin <auto[160:163],auto[0]>                      4598          1    Covered              
#         bin <auto[164:167],auto[0]>                      4698          1    Covered              
#         bin <auto[168:171],auto[0]>                      4648          1    Covered              
#         bin <auto[172:175],auto[0]>                      4612          1    Covered              
#         bin <auto[176:179],auto[0]>                      4740          1    Covered              
#         bin <auto[180:183],auto[0]>                      4654          1    Covered              
#         bin <auto[184:187],auto[0]>                      4622          1    Covered              
#         bin <auto[188:191],auto[0]>                      4654          1    Covered              
#         bin <auto[192:195],auto[0]>                      4776          1    Covered              
#         bin <auto[196:199],auto[0]>                      4714          1    Covered              
#         bin <auto[200:203],auto[0]>                      4636          1    Covered              
#         bin <auto[204:207],auto[0]>                      4822          1    Covered              
#         bin <auto[208:211],auto[0]>                      4680          1    Covered              
#         bin <auto[212:215],auto[0]>                      4556          1    Covered              
#         bin <auto[216:219],auto[0]>                      4762          1    Covered              
#         bin <auto[220:223],auto[0]>                      4758          1    Covered              
#         bin <auto[224:227],auto[0]>                      4604          1    Covered              
#         bin <auto[228:231],auto[0]>                      4782          1    Covered              
#         bin <auto[232:235],auto[0]>                      4926          1    Covered              
#         bin <auto[236:239],auto[0]>                      4512          1    Covered              
#         bin <auto[240:243],auto[0]>                      4716          1    Covered              
#         bin <auto[244:247],auto[0]>                      4686          1    Covered              
#         bin <auto[248:251],auto[0]>                     14697          1    Covered              
#         bin <auto[252:255],auto[0]>                      4684          1    Covered              
#         bin <auto[0:3],auto[1]>                          4578          1    Covered              
#         bin <auto[4:7],auto[1]>                          4636          1    Covered              
#         bin <auto[8:11],auto[1]>                         4754          1    Covered              
#         bin <auto[12:15],auto[1]>                        4832          1    Covered              
#         bin <auto[16:19],auto[1]>                        4688          1    Covered              
#         bin <auto[20:23],auto[1]>                        4704          1    Covered              
#         bin <auto[24:27],auto[1]>                        4796          1    Covered              
#         bin <auto[28:31],auto[1]>                        4582          1    Covered              
#         bin <auto[32:35],auto[1]>                        4650          1    Covered              
#         bin <auto[36:39],auto[1]>                        4634          1    Covered              
#         bin <auto[40:43],auto[1]>                        4682          1    Covered              
#         bin <auto[44:47],auto[1]>                        4554          1    Covered              
#         bin <auto[48:51],auto[1]>                        4804          1    Covered              
#         bin <auto[52:55],auto[1]>                        4760          1    Covered              
#         bin <auto[56:59],auto[1]>                        4678          1    Covered              
#         bin <auto[60:63],auto[1]>                        4796          1    Covered              
#         bin <auto[64:67],auto[1]>                        4782          1    Covered              
#         bin <auto[68:71],auto[1]>                        4504          1    Covered              
#         bin <auto[72:75],auto[1]>                        4818          1    Covered              
#         bin <auto[76:79],auto[1]>                        4694          1    Covered              
#         bin <auto[80:83],auto[1]>                        4724          1    Covered              
#         bin <auto[84:87],auto[1]>                        4654          1    Covered              
#         bin <auto[88:91],auto[1]>                        4844          1    Covered              
#         bin <auto[92:95],auto[1]>                        4778          1    Covered              
#         bin <auto[96:99],auto[1]>                        4660          1    Covered              
#         bin <auto[100:103],auto[1]>                      4728          1    Covered              
#         bin <auto[104:107],auto[1]>                      4904          1    Covered              
#         bin <auto[108:111],auto[1]>                      4668          1    Covered              
#         bin <auto[112:115],auto[1]>                      4596          1    Covered              
#         bin <auto[116:119],auto[1]>                      4620          1    Covered              
#         bin <auto[120:123],auto[1]>                      4650          1    Covered              
#         bin <auto[124:127],auto[1]>                      4802          1    Covered              
#         bin <auto[128:131],auto[1]>                      4612          1    Covered              
#         bin <auto[132:135],auto[1]>                      4564          1    Covered              
#         bin <auto[136:139],auto[1]>                      4744          1    Covered              
#         bin <auto[140:143],auto[1]>                      4730          1    Covered              
#         bin <auto[144:147],auto[1]>                      4636          1    Covered              
#         bin <auto[148:151],auto[1]>                      4872          1    Covered              
#         bin <auto[152:155],auto[1]>                      4566          1    Covered              
#         bin <auto[156:159],auto[1]>                      4668          1    Covered              
#         bin <auto[160:163],auto[1]>                      4842          1    Covered              
#         bin <auto[164:167],auto[1]>                      4710          1    Covered              
#         bin <auto[168:171],auto[1]>                      4610          1    Covered              
#         bin <auto[172:175],auto[1]>                      4646          1    Covered              
#         bin <auto[176:179],auto[1]>                      4762          1    Covered              
#         bin <auto[180:183],auto[1]>                      4706          1    Covered              
#         bin <auto[184:187],auto[1]>                      4746          1    Covered              
#         bin <auto[188:191],auto[1]>                      4760          1    Covered              
#         bin <auto[192:195],auto[1]>                      4722          1    Covered              
#         bin <auto[196:199],auto[1]>                      4730          1    Covered              
#         bin <auto[200:203],auto[1]>                      4634          1    Covered              
#         bin <auto[204:207],auto[1]>                      4736          1    Covered              
#         bin <auto[208:211],auto[1]>                      4612          1    Covered              
#         bin <auto[212:215],auto[1]>                      4592          1    Covered              
#         bin <auto[216:219],auto[1]>                      4766          1    Covered              
#         bin <auto[220:223],auto[1]>                      4530          1    Covered              
#         bin <auto[224:227],auto[1]>                      4746          1    Covered              
#         bin <auto[228:231],auto[1]>                      4814          1    Covered              
#         bin <auto[232:235],auto[1]>                      4656          1    Covered              
#         bin <auto[236:239],auto[1]>                      4646          1    Covered              
#         bin <auto[240:243],auto[1]>                      4770          1    Covered              
#         bin <auto[244:247],auto[1]>                      4750          1    Covered              
#         bin <auto[248:251],auto[1]>                      4668          1    Covered              
#         bin <auto[252:255],auto[1]>                      4618          1    Covered              
#  CLASS rgb_fc_subscriber
# 
# TOTAL COVERGROUP COVERAGE: 28.1%  COVERGROUP TYPES: 4
# End time: 17:37:08 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# New HTML report activated...
# Generating 'Scope 20 : /top/vif'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 43 : /top/frame_slave_if'...
# Generating 'Statements'...
# Generating 'Scope 10 : work.template'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 46 : /top/templateDut/dut'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 9 : work.adder'...
# Generating 'Scope 45 : /top/templateDut'...
# Generating 'Scope 15 : work.vfpconfig(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 58 : /top/vfpConfig_test/dutVFP_v1Inst/vfpConfigInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 16 : work.videoprocess_v1_0_m_axis_mm2s(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 172 : /top/vfpConfig_test/dutVFP_v1Inst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 14 : work.vfp_v1_0(arch_imp)'...
# Generating 'Scope 57 : /top/vfpConfig_test/dutVFP_v1Inst'...
# Generating 'Scope 11 : work.vfpConfigDut'...
# Generating 'Scope 56 : /top/vfpConfig_test'...
# Generating 'Scope 17 : work.pixelcord(rtl)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 187 : /top/frame_color/dutModule2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 12 : work.rgb_color'...
# Generating 'Scope 186 : /top/frame_color'...
# Generating 'Scope 8 : work.top'...
# Generating 'Statements'...
# Generating 'Scope 18 : /top'...
# Generating 'Statements'...
# Generating 'Scope 1177 : /socTest_pkg/rgb_random_sequence/rgb_random_sequence__1/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1181 : /socTest_pkg/rgb_random_sequence/rgb_random_sequence__2/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1185 : /socTest_pkg/rgb_random_sequence/rgb_random_sequence__3/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1229 : /socTest_pkg/template_monitor_afterToDut'...
# Generating 'Statements'...
# Generating 'Scope 1261 : /socTest_pkg/axiLite_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1265 : /socTest_pkg/rgb_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1300 : /socTest_pkg/rgb_test/build_phase/#ublk#215236535#2104'...
# Generating 'Assertions'...
# Generating 'Scope 1147 : /socTest_pkg'...
# Generating 'Scope 2 : work.axi4_stream_if'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 3 : work.rgb_if'...
# Generating 'Statements'...
# Generating 'Scope 1372 : work.socTest_pkg::rgb_random_sequence/rgb_random_sequence__1/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1481 : work.socTest_pkg::rgb_test/build_phase/#ublk#215236535#2104'...
# Generating 'Assertions'...
# Generating 'Scope 5 : work.socTest_pkg'...
# Generating '../modules/doc/covhtmlreports/rgb_test/testlist.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test/globattrlist.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test/dulist.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_4.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_4.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_6.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_6.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_2.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_2.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_3.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_3.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_5.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_5.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_1.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__HDL_srcfile_1.json'...
# Cannot open HDL source file '../modules/top.sv' for reading (Result too large)
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__head.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__frametop.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/pages/__menu.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test/legacy.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test/index.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test/covsummary.html'...
# Report created in ../modules/doc/covhtmlreports/rgb_test/index.html
# End time: 17:37:11 on Aug 23,2019, Elapsed time: 0:03:15
# Errors: 0, Warnings: 4
# vsim top_optimized -coverage "+UVM_TESTNAME=rgb_test1" 
# Start time: 17:37:11 on Aug 23,2019
# Loading sv_std.std
# Loading work.axi4_stream_if(fast)
# Loading work.rgb_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.socTest_pkg(fast)
# Loading work.axiLite_if(fast)
# Loading work.template_if(fast)
# Loading work.top(fast)
# Loading work.axiLite_if(fast)
# Loading work.axi4_stream_if(fast)
# Loading work.rgb_if(fast)
# Loading work.template_if(fast)
# Loading work.adder(fast)
# Loading work.template(fast)
# Loading work.vfpConfigDut(fast)
# Loading work.rgb_color(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constantspackage
# Loading work.vpfrecords
# Loading work.vfp_v1_0(arch_imp)#1
# Loading work.vfpconfig(arch_imp)#1
# Loading work.videoprocess_v1_0_m_axis_mm2s(arch_imp)#1
# Loading work.pixelcord(rtl)#1
# ** Warning: (vsim-3839) ../modules/top.sv(2244): Variable '/top/frame_slave_if/oRed', driven via a port connection, is multiply driven. See ../modules/top.sv(2485).
#    Time: 0 ns  Iteration: 0  Instance: /top/frame_slave_if File: ../modules/top.sv
# Loading C:/questasim64_10.6c/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ** Warning: (vsim-8570) The repeat range '51:100000' specified for a transition item of the bin 'transactions_huge' of coverpoint 'CONSECUTIVE_TRANSACTIONS' in instance '\/top/vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_waiting_time' of coverpoint 'TRANSACTION_WAITING' in instance '\/top/vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_ready_time' of coverpoint 'READY_WITHOUT_VALID' in instance '\/top/vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/vif
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test rgb_test1...
# Detected new frame_tx on interface #         1
# 
# UVM_INFO ../modules/top.sv(281) @ 0: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 2000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 4000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 6000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 8000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 10000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 12000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 14000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 16000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 18000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 20000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 22000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 24000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 26000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 28000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 30000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 32000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 34000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 36000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 38000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 40000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 42000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 44000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 46000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 48000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 50000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 52000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 54000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 56000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 58000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 60000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 62000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 64000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 66000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 68000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 70000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 72000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 74000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 76000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 78000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 80000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 82000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 84000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 86000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 88000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 90000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 92000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 94000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 96000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 98000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 100000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 102000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 104000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 106000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 108000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 110000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 112000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 114000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 116000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 118000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 120000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 122000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 124000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 126000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 128000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 130000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 132000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 134000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 136000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 138000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 140000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 142000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 144000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 146000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 148000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 150000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 152000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 154000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 156000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 158000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 160000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 162000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 164000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 166000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 168000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 170000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 172000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 174000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 176000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 178000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 180000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 182000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 184000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 186000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 188000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 190000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 192000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 194000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 196000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 198000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 200000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 202000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 204000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 206000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 208000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 210000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 212000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 214000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 216000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO ../modules/top.sv(281) @ 218000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r1] executing...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 220000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  114
# UVM_WARNING :    2
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [TPRGED]     2
# [random_sequence_r1]   110
# ** Note: $finish    : C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 220 us  Iteration: 72  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 17:37:29 on Aug 23,2019
# vcover report rgb_test1.ucdb -cvg -details 
# COVERGROUP COVERAGE:
# -----------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal    Status               
#                                                                                               
# -----------------------------------------------------------------------------------------------
#  TYPE /top/vif/axi4_cg                                  12.5%        100    Uncovered            
#     covered/total bins:                                     2        544                      
#     missing/total bins:                                   542        544                      
#     % Hit:                                               0.3%        100                      
#     Coverpoint axi4_cg::T_VALID                          0.0%        100    ZERO                 
#         covered/total bins:                                 0          2                      
#         missing/total bins:                                 2          2                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::T_READY                        100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#     Coverpoint axi4_cg::CONSECUTIVE_TRANSACTIONS         0.0%        100    ZERO                 
#         covered/total bins:                                 0        443                      
#         missing/total bins:                               443        443                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSACTION_WAITING              0.0%        100    ZERO                 
#         covered/total bins:                                 0         17                      
#         missing/total bins:                                17         17                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSACTION_PAUSE                0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::READY_WITHOUT_VALID              0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSITIONS                      0.0%        100    ZERO                 
#         covered/total bins:                                 0         14                      
#         missing/total bins:                                14         14                      
#         % Hit:                                           0.0%        100                      
#     Cross axi4_cg::CASES_VALID_READY                     0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#  Covergroup instance \/top/vif/axi4                     12.5%        100    Uncovered            
#     covered/total bins:                                     2        544                      
#     missing/total bins:                                   542        544                      
#     % Hit:                                               0.3%        100                      
#     Coverpoint T_VALID                                   0.0%        100    ZERO                 
#         covered/total bins:                                 0          2                      
#         missing/total bins:                                 2          2                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint T_READY                                 100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                        99          1    Covered              
#         bin auto[1]                                     21900          1    Covered              
#     Coverpoint CONSECUTIVE_TRANSACTIONS                  0.0%        100    ZERO                 
#         covered/total bins:                                 0        443                      
#         missing/total bins:                               443        443                      
#         % Hit:                                           0.0%        100                      
#         bin transactions_single                             0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_huge                               0          1    ZERO                 
#     Coverpoint TRANSACTION_WAITING                       0.0%        100    ZERO                 
#         covered/total bins:                                 0         17                      
#         missing/total bins:                                17         17                      
#         % Hit:                                           0.0%        100                      
#         illegal_bin illegal                                 0               ZERO                 
#         bin zero_waiting_time                               0          1    ZERO                 
#         bin low_waiting_time[2[*1]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*2]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*3]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*4]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*5]=>3]                      0          1    ZERO                 
#         bin medium_waiting_time[2[*6]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*7]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*8]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*9]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*10]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*11]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*12]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*13]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*14]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*15]=>3]                  0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint TRANSACTION_PAUSE                         0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin low_waiting_time[3=>0[*1]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*1]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>2]                   0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>2]               0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint READY_WITHOUT_VALID                       0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin short_ready_time[1[*1]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*1]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>0]                      0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>0]                    0          1    ZERO                 
#         bin high_ready_time                                 0          1    ZERO                 
#     Coverpoint TRANSITIONS                               0.0%        100    ZERO                 
#         covered/total bins:                                 0         14                      
#         missing/total bins:                                14         14                      
#         % Hit:                                           0.0%        100                      
#         bin transition[3=>3]                                0          1    ZERO                 
#         bin transition[3=>2]                                0          1    ZERO                 
#         bin transition[3=>1]                                0          1    ZERO                 
#         bin transition[3=>0]                                0          1    ZERO                 
#         bin transition[1=>3]                                0          1    ZERO                 
#         bin transition[1=>2]                                0          1    ZERO                 
#         bin transition[1=>1]                                0          1    ZERO                 
#         bin transition[1=>0]                                0          1    ZERO                 
#         bin transition[0=>3]                                0          1    ZERO                 
#         bin transition[0=>2]                                0          1    ZERO                 
#         bin transition[0=>1]                                0          1    ZERO                 
#         bin transition[0=>0]                                0          1    ZERO                 
#         bin transition[2=>3]                                0          1    ZERO                 
#         bin transition[2=>2]                                0          1    ZERO                 
#     Cross CASES_VALID_READY                              0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin <auto[0],auto[0]>                               0          1    ZERO                 
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
#         bin <auto[0],auto[1]>                               0          1    ZERO                 
#         bin <auto[1],auto[1]>                               0          1    ZERO                 
#  TYPE /socTest_pkg/template_monitor_afterToDut/template_cg 
#                                                          0.0%        100    ZERO                 
#     covered/total bins:                                     0         24                      
#     missing/total bins:                                    24         24                      
#     % Hit:                                               0.0%        100                      
#     Coverpoint template_cg::ina_cp                       0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Coverpoint template_cg::inb_cp                       0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Cross template_cg::#cross__0#                        0.0%        100    ZERO                 
#         covered/total bins:                                 0         16                      
#         missing/total bins:                                16         16                      
#         % Hit:                                           0.0%        100                      
#         bin <auto[0],auto[0]>                               0          1    ZERO                 
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
#         bin <auto[2],auto[0]>                               0          1    ZERO                 
#         bin <auto[3],auto[0]>                               0          1    ZERO                 
#         bin <auto[0],auto[1]>                               0          1    ZERO                 
#         bin <auto[1],auto[1]>                               0          1    ZERO                 
#         bin <auto[2],auto[1]>                               0          1    ZERO                 
#         bin <auto[3],auto[1]>                               0          1    ZERO                 
#         bin <auto[0],auto[2]>                               0          1    ZERO                 
#         bin <auto[1],auto[2]>                               0          1    ZERO                 
#         bin <auto[2],auto[2]>                               0          1    ZERO                 
#         bin <auto[3],auto[2]>                               0          1    ZERO                 
#         bin <auto[0],auto[3]>                               0          1    ZERO                 
#         bin <auto[1],auto[3]>                               0          1    ZERO                 
#         bin <auto[2],auto[3]>                               0          1    ZERO                 
#         bin <auto[3],auto[3]>                               0          1    ZERO                 
#  CLASS template_monitor_afterToDut
#  TYPE /socTest_pkg/axiLite_fc_subscriber/aL_cg           0.0%        100    ZERO                 
#     covered/total bins:                                     0        128                      
#     missing/total bins:                                   128        128                      
#     % Hit:                                               0.0%        100                      
#     Coverpoint aL_cg::WDATA_cp                           0.0%        100    ZERO                 
#         covered/total bins:                                 0         64                      
#         missing/total bins:                                64         64                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0:67108863]                                0          1    ZERO                 
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#     Coverpoint aL_cg::AWADDR_cp                          0.0%        100    ZERO                 
#         covered/total bins:                                 0         64                      
#         missing/total bins:                                64         64                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0:67108863]                                0          1    ZERO                 
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#  CLASS axiLite_fc_subscriber
#  TYPE /socTest_pkg/rgb_fc_subscriber/rgb_cg            100.0%        100    Covered              
#     covered/total bins:                                   454        454                      
#     missing/total bins:                                     0        454                      
#     % Hit:                                             100.0%        100                      
#     Coverpoint rgb_cg::iRed_cp                         100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:3]                                     352          1    Covered              
#         bin auto[4:7]                                     346          1    Covered              
#         bin auto[8:11]                                    324          1    Covered              
#         bin auto[12:15]                                   326          1    Covered              
#         bin auto[16:19]                                   356          1    Covered              
#         bin auto[20:23]                                   288          1    Covered              
#         bin auto[24:27]                                   326          1    Covered              
#         bin auto[28:31]                                   312          1    Covered              
#         bin auto[32:35]                                   328          1    Covered              
#         bin auto[36:39]                                   348          1    Covered              
#         bin auto[40:43]                                   378          1    Covered              
#         bin auto[44:47]                                   396          1    Covered              
#         bin auto[48:51]                                   358          1    Covered              
#         bin auto[52:55]                                   334          1    Covered              
#         bin auto[56:59]                                   362          1    Covered              
#         bin auto[60:63]                                   350          1    Covered              
#         bin auto[64:67]                                   370          1    Covered              
#         bin auto[68:71]                                   352          1    Covered              
#         bin auto[72:75]                                   360          1    Covered              
#         bin auto[76:79]                                   300          1    Covered              
#         bin auto[80:83]                                   366          1    Covered              
#         bin auto[84:87]                                   354          1    Covered              
#         bin auto[88:91]                                   362          1    Covered              
#         bin auto[92:95]                                   328          1    Covered              
#         bin auto[96:99]                                   308          1    Covered              
#         bin auto[100:103]                                 318          1    Covered              
#         bin auto[104:107]                                 348          1    Covered              
#         bin auto[108:111]                                 376          1    Covered              
#         bin auto[112:115]                                 358          1    Covered              
#         bin auto[116:119]                                 342          1    Covered              
#         bin auto[120:123]                                 312          1    Covered              
#         bin auto[124:127]                                 310          1    Covered              
#         bin auto[128:131]                                 388          1    Covered              
#         bin auto[132:135]                                 326          1    Covered              
#         bin auto[136:139]                                 338          1    Covered              
#         bin auto[140:143]                                 336          1    Covered              
#         bin auto[144:147]                                 330          1    Covered              
#         bin auto[148:151]                                 338          1    Covered              
#         bin auto[152:155]                                 362          1    Covered              
#         bin auto[156:159]                                 362          1    Covered              
#         bin auto[160:163]                                 366          1    Covered              
#         bin auto[164:167]                                 370          1    Covered              
#         bin auto[168:171]                                 370          1    Covered              
#         bin auto[172:175]                                 344          1    Covered              
#         bin auto[176:179]                                 296          1    Covered              
#         bin auto[180:183]                                 350          1    Covered              
#         bin auto[184:187]                                 362          1    Covered              
#         bin auto[188:191]                                 320          1    Covered              
#         bin auto[192:195]                                 326          1    Covered              
#         bin auto[196:199]                                 352          1    Covered              
#         bin auto[200:203]                                 306          1    Covered              
#         bin auto[204:207]                                 328          1    Covered              
#         bin auto[208:211]                                 318          1    Covered              
#         bin auto[212:215]                                 358          1    Covered              
#         bin auto[216:219]                                 348          1    Covered              
#         bin auto[220:223]                                 360          1    Covered              
#         bin auto[224:227]                                 336          1    Covered              
#         bin auto[228:231]                                 326          1    Covered              
#         bin auto[232:235]                                 344          1    Covered              
#         bin auto[236:239]                                 352          1    Covered              
#         bin auto[240:243]                                 342          1    Covered              
#         bin auto[244:247]                                 366          1    Covered              
#         bin auto[248:251]                                 366          1    Covered              
#         bin auto[252:255]                                 366          1    Covered              
#     Coverpoint rgb_cg::iGreen_cp                       100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:3]                                     326          1    Covered              
#         bin auto[4:7]                                     364          1    Covered              
#         bin auto[8:11]                                    358          1    Covered              
#         bin auto[12:15]                                   346          1    Covered              
#         bin auto[16:19]                                   336          1    Covered              
#         bin auto[20:23]                                   312          1    Covered              
#         bin auto[24:27]                                   374          1    Covered              
#         bin auto[28:31]                                   370          1    Covered              
#         bin auto[32:35]                                   372          1    Covered              
#         bin auto[36:39]                                   350          1    Covered              
#         bin auto[40:43]                                   334          1    Covered              
#         bin auto[44:47]                                   332          1    Covered              
#         bin auto[48:51]                                   338          1    Covered              
#         bin auto[52:55]                                   318          1    Covered              
#         bin auto[56:59]                                   320          1    Covered              
#         bin auto[60:63]                                   336          1    Covered              
#         bin auto[64:67]                                   346          1    Covered              
#         bin auto[68:71]                                   394          1    Covered              
#         bin auto[72:75]                                   362          1    Covered              
#         bin auto[76:79]                                   370          1    Covered              
#         bin auto[80:83]                                   306          1    Covered              
#         bin auto[84:87]                                   342          1    Covered              
#         bin auto[88:91]                                   366          1    Covered              
#         bin auto[92:95]                                   386          1    Covered              
#         bin auto[96:99]                                   298          1    Covered              
#         bin auto[100:103]                                 284          1    Covered              
#         bin auto[104:107]                                 372          1    Covered              
#         bin auto[108:111]                                 414          1    Covered              
#         bin auto[112:115]                                 366          1    Covered              
#         bin auto[116:119]                                 340          1    Covered              
#         bin auto[120:123]                                 320          1    Covered              
#         bin auto[124:127]                                 304          1    Covered              
#         bin auto[128:131]                                 322          1    Covered              
#         bin auto[132:135]                                 312          1    Covered              
#         bin auto[136:139]                                 340          1    Covered              
#         bin auto[140:143]                                 352          1    Covered              
#         bin auto[144:147]                                 382          1    Covered              
#         bin auto[148:151]                                 342          1    Covered              
#         bin auto[152:155]                                 342          1    Covered              
#         bin auto[156:159]                                 324          1    Covered              
#         bin auto[160:163]                                 318          1    Covered              
#         bin auto[164:167]                                 318          1    Covered              
#         bin auto[168:171]                                 318          1    Covered              
#         bin auto[172:175]                                 340          1    Covered              
#         bin auto[176:179]                                 342          1    Covered              
#         bin auto[180:183]                                 354          1    Covered              
#         bin auto[184:187]                                 354          1    Covered              
#         bin auto[188:191]                                 342          1    Covered              
#         bin auto[192:195]                                 316          1    Covered              
#         bin auto[196:199]                                 348          1    Covered              
#         bin auto[200:203]                                 336          1    Covered              
#         bin auto[204:207]                                 364          1    Covered              
#         bin auto[208:211]                                 322          1    Covered              
#         bin auto[212:215]                                 392          1    Covered              
#         bin auto[216:219]                                 308          1    Covered              
#         bin auto[220:223]                                 338          1    Covered              
#         bin auto[224:227]                                 404          1    Covered              
#         bin auto[228:231]                                 366          1    Covered              
#         bin auto[232:235]                                 374          1    Covered              
#         bin auto[236:239]                                 354          1    Covered              
#         bin auto[240:243]                                 340          1    Covered              
#         bin auto[244:247]                                 346          1    Covered              
#         bin auto[248:251]                                 328          1    Covered              
#         bin auto[252:255]                                 306          1    Covered              
#     Coverpoint rgb_cg::iBlue_cp                        100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:3]                                     344          1    Covered              
#         bin auto[4:7]                                     382          1    Covered              
#         bin auto[8:11]                                    362          1    Covered              
#         bin auto[12:15]                                   282          1    Covered              
#         bin auto[16:19]                                   310          1    Covered              
#         bin auto[20:23]                                   392          1    Covered              
#         bin auto[24:27]                                   348          1    Covered              
#         bin auto[28:31]                                   306          1    Covered              
#         bin auto[32:35]                                   304          1    Covered              
#         bin auto[36:39]                                   314          1    Covered              
#         bin auto[40:43]                                   392          1    Covered              
#         bin auto[44:47]                                   376          1    Covered              
#         bin auto[48:51]                                   380          1    Covered              
#         bin auto[52:55]                                   338          1    Covered              
#         bin auto[56:59]                                   364          1    Covered              
#         bin auto[60:63]                                   370          1    Covered              
#         bin auto[64:67]                                   370          1    Covered              
#         bin auto[68:71]                                   426          1    Covered              
#         bin auto[72:75]                                   334          1    Covered              
#         bin auto[76:79]                                   316          1    Covered              
#         bin auto[80:83]                                   346          1    Covered              
#         bin auto[84:87]                                   344          1    Covered              
#         bin auto[88:91]                                   340          1    Covered              
#         bin auto[92:95]                                   324          1    Covered              
#         bin auto[96:99]                                   386          1    Covered              
#         bin auto[100:103]                                 330          1    Covered              
#         bin auto[104:107]                                 312          1    Covered              
#         bin auto[108:111]                                 350          1    Covered              
#         bin auto[112:115]                                 322          1    Covered              
#         bin auto[116:119]                                 314          1    Covered              
#         bin auto[120:123]                                 312          1    Covered              
#         bin auto[124:127]                                 316          1    Covered              
#         bin auto[128:131]                                 364          1    Covered              
#         bin auto[132:135]                                 330          1    Covered              
#         bin auto[136:139]                                 336          1    Covered              
#         bin auto[140:143]                                 368          1    Covered              
#         bin auto[144:147]                                 378          1    Covered              
#         bin auto[148:151]                                 316          1    Covered              
#         bin auto[152:155]                                 284          1    Covered              
#         bin auto[156:159]                                 344          1    Covered              
#         bin auto[160:163]                                 344          1    Covered              
#         bin auto[164:167]                                 346          1    Covered              
#         bin auto[168:171]                                 342          1    Covered              
#         bin auto[172:175]                                 308          1    Covered              
#         bin auto[176:179]                                 352          1    Covered              
#         bin auto[180:183]                                 362          1    Covered              
#         bin auto[184:187]                                 348          1    Covered              
#         bin auto[188:191]                                 364          1    Covered              
#         bin auto[192:195]                                 344          1    Covered              
#         bin auto[196:199]                                 304          1    Covered              
#         bin auto[200:203]                                 332          1    Covered              
#         bin auto[204:207]                                 360          1    Covered              
#         bin auto[208:211]                                 364          1    Covered              
#         bin auto[212:215]                                 380          1    Covered              
#         bin auto[216:219]                                 328          1    Covered              
#         bin auto[220:223]                                 330          1    Covered              
#         bin auto[224:227]                                 390          1    Covered              
#         bin auto[228:231]                                 322          1    Covered              
#         bin auto[232:235]                                 278          1    Covered              
#         bin auto[236:239]                                 364          1    Covered              
#         bin auto[240:243]                                 364          1    Covered              
#         bin auto[244:247]                                 356          1    Covered              
#         bin auto[248:251]                                 404          1    Covered              
#         bin auto[252:255]                                 288          1    Covered              
#     Coverpoint rgb_cg::iPixelEn_cp                     100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                     10944          1    Covered              
#         bin auto[1]                                     11056          1    Covered              
#     Coverpoint rgb_cg::iValid_cp                       100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                     11066          1    Covered              
#         bin auto[1]                                     10934          1    Covered              
#     Coverpoint rgb_cg::iEof_cp                         100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                     11094          1    Covered              
#         bin auto[1]                                     10906          1    Covered              
#     Coverpoint rgb_cg::iX_cp                           100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:31]                                    346          1    Covered              
#         bin auto[32:63]                                   308          1    Covered              
#         bin auto[64:95]                                   382          1    Covered              
#         bin auto[96:127]                                  324          1    Covered              
#         bin auto[128:159]                                 340          1    Covered              
#         bin auto[160:191]                                 328          1    Covered              
#         bin auto[192:223]                                 372          1    Covered              
#         bin auto[224:255]                                 366          1    Covered              
#         bin auto[256:287]                                 362          1    Covered              
#         bin auto[288:319]                                 320          1    Covered              
#         bin auto[320:351]                                 392          1    Covered              
#         bin auto[352:383]                                 332          1    Covered              
#         bin auto[384:415]                                 372          1    Covered              
#         bin auto[416:447]                                 300          1    Covered              
#         bin auto[448:479]                                 350          1    Covered              
#         bin auto[480:511]                                 356          1    Covered              
#         bin auto[512:543]                                 332          1    Covered              
#         bin auto[544:575]                                 368          1    Covered              
#         bin auto[576:607]                                 344          1    Covered              
#         bin auto[608:639]                                 358          1    Covered              
#         bin auto[640:671]                                 340          1    Covered              
#         bin auto[672:703]                                 366          1    Covered              
#         bin auto[704:735]                                 358          1    Covered              
#         bin auto[736:767]                                 334          1    Covered              
#         bin auto[768:799]                                 352          1    Covered              
#         bin auto[800:831]                                 348          1    Covered              
#         bin auto[832:863]                                 328          1    Covered              
#         bin auto[864:895]                                 332          1    Covered              
#         bin auto[896:927]                                 326          1    Covered              
#         bin auto[928:959]                                 344          1    Covered              
#         bin auto[960:991]                                 364          1    Covered              
#         bin auto[992:1023]                                378          1    Covered              
#         bin auto[1024:1055]                               330          1    Covered              
#         bin auto[1056:1087]                               306          1    Covered              
#         bin auto[1088:1119]                               334          1    Covered              
#         bin auto[1120:1151]                               376          1    Covered              
#         bin auto[1152:1183]                               338          1    Covered              
#         bin auto[1184:1215]                               394          1    Covered              
#         bin auto[1216:1247]                               324          1    Covered              
#         bin auto[1248:1279]                               282          1    Covered              
#         bin auto[1280:1311]                               334          1    Covered              
#         bin auto[1312:1343]                               372          1    Covered              
#         bin auto[1344:1375]                               340          1    Covered              
#         bin auto[1376:1407]                               352          1    Covered              
#         bin auto[1408:1439]                               332          1    Covered              
#         bin auto[1440:1471]                               368          1    Covered              
#         bin auto[1472:1503]                               334          1    Covered              
#         bin auto[1504:1535]                               338          1    Covered              
#         bin auto[1536:1567]                               376          1    Covered              
#         bin auto[1568:1599]                               336          1    Covered              
#         bin auto[1600:1631]                               346          1    Covered              
#         bin auto[1632:1663]                               340          1    Covered              
#         bin auto[1664:1695]                               300          1    Covered              
#         bin auto[1696:1727]                               406          1    Covered              
#         bin auto[1728:1759]                               314          1    Covered              
#         bin auto[1760:1791]                               304          1    Covered              
#         bin auto[1792:1823]                               348          1    Covered              
#         bin auto[1824:1855]                               348          1    Covered              
#         bin auto[1856:1887]                               366          1    Covered              
#         bin auto[1888:1919]                               338          1    Covered              
#         bin auto[1920:1951]                               340          1    Covered              
#         bin auto[1952:1983]                               324          1    Covered              
#         bin auto[1984:2015]                               326          1    Covered              
#         bin auto[2016:2047]                               312          1    Covered              
#     Coverpoint rgb_cg::iY_cp                           100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:31]                                    338          1    Covered              
#         bin auto[32:63]                                   340          1    Covered              
#         bin auto[64:95]                                   358          1    Covered              
#         bin auto[96:127]                                  342          1    Covered              
#         bin auto[128:159]                                 360          1    Covered              
#         bin auto[160:191]                                 358          1    Covered              
#         bin auto[192:223]                                 362          1    Covered              
#         bin auto[224:255]                                 344          1    Covered              
#         bin auto[256:287]                                 346          1    Covered              
#         bin auto[288:319]                                 320          1    Covered              
#         bin auto[320:351]                                 372          1    Covered              
#         bin auto[352:383]                                 364          1    Covered              
#         bin auto[384:415]                                 348          1    Covered              
#         bin auto[416:447]                                 338          1    Covered              
#         bin auto[448:479]                                 342          1    Covered              
#         bin auto[480:511]                                 366          1    Covered              
#         bin auto[512:543]                                 336          1    Covered              
#         bin auto[544:575]                                 326          1    Covered              
#         bin auto[576:607]                                 352          1    Covered              
#         bin auto[608:639]                                 302          1    Covered              
#         bin auto[640:671]                                 336          1    Covered              
#         bin auto[672:703]                                 322          1    Covered              
#         bin auto[704:735]                                 360          1    Covered              
#         bin auto[736:767]                                 356          1    Covered              
#         bin auto[768:799]                                 350          1    Covered              
#         bin auto[800:831]                                 398          1    Covered              
#         bin auto[832:863]                                 344          1    Covered              
#         bin auto[864:895]                                 266          1    Covered              
#         bin auto[896:927]                                 366          1    Covered              
#         bin auto[928:959]                                 364          1    Covered              
#         bin auto[960:991]                                 328          1    Covered              
#         bin auto[992:1023]                                320          1    Covered              
#         bin auto[1024:1055]                               344          1    Covered              
#         bin auto[1056:1087]                               370          1    Covered              
#         bin auto[1088:1119]                               354          1    Covered              
#         bin auto[1120:1151]                               344          1    Covered              
#         bin auto[1152:1183]                               340          1    Covered              
#         bin auto[1184:1215]                               356          1    Covered              
#         bin auto[1216:1247]                               354          1    Covered              
#         bin auto[1248:1279]                               380          1    Covered              
#         bin auto[1280:1311]                               366          1    Covered              
#         bin auto[1312:1343]                               324          1    Covered              
#         bin auto[1344:1375]                               328          1    Covered              
#         bin auto[1376:1407]                               360          1    Covered              
#         bin auto[1408:1439]                               318          1    Covered              
#         bin auto[1440:1471]                               352          1    Covered              
#         bin auto[1472:1503]                               354          1    Covered              
#         bin auto[1504:1535]                               334          1    Covered              
#         bin auto[1536:1567]                               368          1    Covered              
#         bin auto[1568:1599]                               346          1    Covered              
#         bin auto[1600:1631]                               322          1    Covered              
#         bin auto[1632:1663]                               344          1    Covered              
#         bin auto[1664:1695]                               364          1    Covered              
#         bin auto[1696:1727]                               340          1    Covered              
#         bin auto[1728:1759]                               360          1    Covered              
#         bin auto[1760:1791]                               294          1    Covered              
#         bin auto[1792:1823]                               384          1    Covered              
#         bin auto[1824:1855]                               348          1    Covered              
#         bin auto[1856:1887]                               308          1    Covered              
#         bin auto[1888:1919]                               364          1    Covered              
#         bin auto[1920:1951]                               298          1    Covered              
#         bin auto[1952:1983]                               338          1    Covered              
#         bin auto[1984:2015]                               324          1    Covered              
#         bin auto[2016:2047]                               296          1    Covered              
#     Cross rgb_cg::#cross__0#                           100.0%        100    Covered              
#         covered/total bins:                               128        128                      
#         missing/total bins:                                 0        128                      
#         % Hit:                                         100.0%        100                      
#         bin <auto[0:3],auto[0]>                           206          1    Covered              
#         bin <auto[4:7],auto[0]>                           186          1    Covered              
#         bin <auto[8:11],auto[0]>                          136          1    Covered              
#         bin <auto[12:15],auto[0]>                         176          1    Covered              
#         bin <auto[16:19],auto[0]>                         160          1    Covered              
#         bin <auto[20:23],auto[0]>                         146          1    Covered              
#         bin <auto[24:27],auto[0]>                         160          1    Covered              
#         bin <auto[28:31],auto[0]>                         148          1    Covered              
#         bin <auto[32:35],auto[0]>                         162          1    Covered              
#         bin <auto[36:39],auto[0]>                         182          1    Covered              
#         bin <auto[40:43],auto[0]>                         186          1    Covered              
#         bin <auto[44:47],auto[0]>                         196          1    Covered              
#         bin <auto[48:51],auto[0]>                         188          1    Covered              
#         bin <auto[52:55],auto[0]>                         174          1    Covered              
#         bin <auto[56:59],auto[0]>                         196          1    Covered              
#         bin <auto[60:63],auto[0]>                         182          1    Covered              
#         bin <auto[64:67],auto[0]>                         176          1    Covered              
#         bin <auto[68:71],auto[0]>                         188          1    Covered              
#         bin <auto[72:75],auto[0]>                         176          1    Covered              
#         bin <auto[76:79],auto[0]>                         154          1    Covered              
#         bin <auto[80:83],auto[0]>                         174          1    Covered              
#         bin <auto[84:87],auto[0]>                         176          1    Covered              
#         bin <auto[88:91],auto[0]>                         154          1    Covered              
#         bin <auto[92:95],auto[0]>                         170          1    Covered              
#         bin <auto[96:99],auto[0]>                         180          1    Covered              
#         bin <auto[100:103],auto[0]>                       144          1    Covered              
#         bin <auto[104:107],auto[0]>                       168          1    Covered              
#         bin <auto[108:111],auto[0]>                       200          1    Covered              
#         bin <auto[112:115],auto[0]>                       188          1    Covered              
#         bin <auto[116:119],auto[0]>                       176          1    Covered              
#         bin <auto[120:123],auto[0]>                       140          1    Covered              
#         bin <auto[124:127],auto[0]>                       158          1    Covered              
#         bin <auto[128:131],auto[0]>                       188          1    Covered              
#         bin <auto[132:135],auto[0]>                       178          1    Covered              
#         bin <auto[136:139],auto[0]>                       172          1    Covered              
#         bin <auto[140:143],auto[0]>                       154          1    Covered              
#         bin <auto[144:147],auto[0]>                       166          1    Covered              
#         bin <auto[148:151],auto[0]>                       166          1    Covered              
#         bin <auto[152:155],auto[0]>                       168          1    Covered              
#         bin <auto[156:159],auto[0]>                       164          1    Covered              
#         bin <auto[160:163],auto[0]>                       190          1    Covered              
#         bin <auto[164:167],auto[0]>                       206          1    Covered              
#         bin <auto[168:171],auto[0]>                       172          1    Covered              
#         bin <auto[172:175],auto[0]>                       168          1    Covered              
#         bin <auto[176:179],auto[0]>                       160          1    Covered              
#         bin <auto[180:183],auto[0]>                       172          1    Covered              
#         bin <auto[184:187],auto[0]>                       202          1    Covered              
#         bin <auto[188:191],auto[0]>                       154          1    Covered              
#         bin <auto[192:195],auto[0]>                       166          1    Covered              
#         bin <auto[196:199],auto[0]>                       178          1    Covered              
#         bin <auto[200:203],auto[0]>                       154          1    Covered              
#         bin <auto[204:207],auto[0]>                       172          1    Covered              
#         bin <auto[208:211],auto[0]>                       154          1    Covered              
#         bin <auto[212:215],auto[0]>                       170          1    Covered              
#         bin <auto[216:219],auto[0]>                       158          1    Covered              
#         bin <auto[220:223],auto[0]>                       210          1    Covered              
#         bin <auto[224:227],auto[0]>                       188          1    Covered              
#         bin <auto[228:231],auto[0]>                       158          1    Covered              
#         bin <auto[232:235],auto[0]>                       168          1    Covered              
#         bin <auto[236:239],auto[0]>                       204          1    Covered              
#         bin <auto[240:243],auto[0]>                       162          1    Covered              
#         bin <auto[244:247],auto[0]>                       178          1    Covered              
#         bin <auto[248:251],auto[0]>                       202          1    Covered              
#         bin <auto[252:255],auto[0]>                       186          1    Covered              
#         bin <auto[0:3],auto[1]>                           146          1    Covered              
#         bin <auto[4:7],auto[1]>                           160          1    Covered              
#         bin <auto[8:11],auto[1]>                          188          1    Covered              
#         bin <auto[12:15],auto[1]>                         150          1    Covered              
#         bin <auto[16:19],auto[1]>                         196          1    Covered              
#         bin <auto[20:23],auto[1]>                         142          1    Covered              
#         bin <auto[24:27],auto[1]>                         166          1    Covered              
#         bin <auto[28:31],auto[1]>                         164          1    Covered              
#         bin <auto[32:35],auto[1]>                         166          1    Covered              
#         bin <auto[36:39],auto[1]>                         166          1    Covered              
#         bin <auto[40:43],auto[1]>                         192          1    Covered              
#         bin <auto[44:47],auto[1]>                         200          1    Covered              
#         bin <auto[48:51],auto[1]>                         170          1    Covered              
#         bin <auto[52:55],auto[1]>                         160          1    Covered              
#         bin <auto[56:59],auto[1]>                         166          1    Covered              
#         bin <auto[60:63],auto[1]>                         168          1    Covered              
#         bin <auto[64:67],auto[1]>                         194          1    Covered              
#         bin <auto[68:71],auto[1]>                         164          1    Covered              
#         bin <auto[72:75],auto[1]>                         184          1    Covered              
#         bin <auto[76:79],auto[1]>                         146          1    Covered              
#         bin <auto[80:83],auto[1]>                         192          1    Covered              
#         bin <auto[84:87],auto[1]>                         178          1    Covered              
#         bin <auto[88:91],auto[1]>                         208          1    Covered              
#         bin <auto[92:95],auto[1]>                         158          1    Covered              
#         bin <auto[96:99],auto[1]>                         128          1    Covered              
#         bin <auto[100:103],auto[1]>                       174          1    Covered              
#         bin <auto[104:107],auto[1]>                       180          1    Covered              
#         bin <auto[108:111],auto[1]>                       176          1    Covered              
#         bin <auto[112:115],auto[1]>                       170          1    Covered              
#         bin <auto[116:119],auto[1]>                       166          1    Covered              
#         bin <auto[120:123],auto[1]>                       172          1    Covered              
#         bin <auto[124:127],auto[1]>                       152          1    Covered              
#         bin <auto[128:131],auto[1]>                       200          1    Covered              
#         bin <auto[132:135],auto[1]>                       148          1    Covered              
#         bin <auto[136:139],auto[1]>                       166          1    Covered              
#         bin <auto[140:143],auto[1]>                       182          1    Covered              
#         bin <auto[144:147],auto[1]>                       164          1    Covered              
#         bin <auto[148:151],auto[1]>                       172          1    Covered              
#         bin <auto[152:155],auto[1]>                       194          1    Covered              
#         bin <auto[156:159],auto[1]>                       198          1    Covered              
#         bin <auto[160:163],auto[1]>                       176          1    Covered              
#         bin <auto[164:167],auto[1]>                       164          1    Covered              
#         bin <auto[168:171],auto[1]>                       198          1    Covered              
#         bin <auto[172:175],auto[1]>                       176          1    Covered              
#         bin <auto[176:179],auto[1]>                       136          1    Covered              
#         bin <auto[180:183],auto[1]>                       178          1    Covered              
#         bin <auto[184:187],auto[1]>                       160          1    Covered              
#         bin <auto[188:191],auto[1]>                       166          1    Covered              
#         bin <auto[192:195],auto[1]>                       160          1    Covered              
#         bin <auto[196:199],auto[1]>                       174          1    Covered              
#         bin <auto[200:203],auto[1]>                       152          1    Covered              
#         bin <auto[204:207],auto[1]>                       156          1    Covered              
#         bin <auto[208:211],auto[1]>                       164          1    Covered              
#         bin <auto[212:215],auto[1]>                       188          1    Covered              
#         bin <auto[216:219],auto[1]>                       190          1    Covered              
#         bin <auto[220:223],auto[1]>                       150          1    Covered              
#         bin <auto[224:227],auto[1]>                       148          1    Covered              
#         bin <auto[228:231],auto[1]>                       168          1    Covered              
#         bin <auto[232:235],auto[1]>                       176          1    Covered              
#         bin <auto[236:239],auto[1]>                       148          1    Covered              
#         bin <auto[240:243],auto[1]>                       180          1    Covered              
#         bin <auto[244:247],auto[1]>                       188          1    Covered              
#         bin <auto[248:251],auto[1]>                       164          1    Covered              
#         bin <auto[252:255],auto[1]>                       180          1    Covered              
#  CLASS rgb_fc_subscriber
# 
# TOTAL COVERGROUP COVERAGE: 28.1%  COVERGROUP TYPES: 4
# End time: 17:37:29 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# New HTML report activated...
# Generating 'Scope 20 : /top/vif'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 43 : /top/frame_slave_if'...
# Generating 'Statements'...
# Generating 'Scope 10 : work.template'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 46 : /top/templateDut/dut'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 9 : work.adder'...
# Generating 'Scope 45 : /top/templateDut'...
# Generating 'Scope 15 : work.vfpconfig(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 58 : /top/vfpConfig_test/dutVFP_v1Inst/vfpConfigInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 16 : work.videoprocess_v1_0_m_axis_mm2s(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 172 : /top/vfpConfig_test/dutVFP_v1Inst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 14 : work.vfp_v1_0(arch_imp)'...
# Generating 'Scope 57 : /top/vfpConfig_test/dutVFP_v1Inst'...
# Generating 'Scope 11 : work.vfpConfigDut'...
# Generating 'Scope 56 : /top/vfpConfig_test'...
# Generating 'Scope 17 : work.pixelcord(rtl)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 187 : /top/frame_color/dutModule2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 12 : work.rgb_color'...
# Generating 'Scope 186 : /top/frame_color'...
# Generating 'Scope 8 : work.top'...
# Generating 'Statements'...
# Generating 'Scope 18 : /top'...
# Generating 'Statements'...
# Generating 'Scope 1190 : /socTest_pkg/random_sequence_r1/random_sequence_r1__1/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1229 : /socTest_pkg/template_monitor_afterToDut'...
# Generating 'Statements'...
# Generating 'Scope 1261 : /socTest_pkg/axiLite_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1265 : /socTest_pkg/rgb_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1295 : /socTest_pkg/rgb_test1/build_phase/#ublk#215236535#2061'...
# Generating 'Assertions'...
# Generating 'Scope 1147 : /socTest_pkg'...
# Generating 'Scope 2 : work.axi4_stream_if'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 3 : work.rgb_if'...
# Generating 'Statements'...
# Generating 'Scope 1377 : work.socTest_pkg::random_sequence_r1/random_sequence_r1__1/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1476 : work.socTest_pkg::rgb_test1/build_phase/#ublk#215236535#2061'...
# Generating 'Assertions'...
# Generating 'Scope 5 : work.socTest_pkg'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/testlist.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/globattrlist.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/dulist.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_4.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_4.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_6.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_6.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_2.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_2.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_3.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_3.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_5.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_5.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_1.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__HDL_srcfile_1.json'...
# Cannot open HDL source file '../modules/top.sv' for reading (Result too large)
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__head.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__frametop.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/pages/__menu.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/legacy.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/index.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test1/covsummary.html'...
# Report created in ../modules/doc/covhtmlreports/rgb_test1/index.html
# End time: 17:37:32 on Aug 23,2019, Elapsed time: 0:00:21
# Errors: 0, Warnings: 4
# vsim top_optimized -coverage "+UVM_TESTNAME=rgb_test2" 
# Start time: 17:37:32 on Aug 23,2019
# Loading sv_std.std
# Loading work.axi4_stream_if(fast)
# Loading work.rgb_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.socTest_pkg(fast)
# Loading work.axiLite_if(fast)
# Loading work.template_if(fast)
# Loading work.top(fast)
# Loading work.axiLite_if(fast)
# Loading work.axi4_stream_if(fast)
# Loading work.rgb_if(fast)
# Loading work.template_if(fast)
# Loading work.adder(fast)
# Loading work.template(fast)
# Loading work.vfpConfigDut(fast)
# Loading work.rgb_color(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constantspackage
# Loading work.vpfrecords
# Loading work.vfp_v1_0(arch_imp)#1
# Loading work.vfpconfig(arch_imp)#1
# Loading work.videoprocess_v1_0_m_axis_mm2s(arch_imp)#1
# Loading work.pixelcord(rtl)#1
# ** Warning: (vsim-3839) ../modules/top.sv(2244): Variable '/top/frame_slave_if/oRed', driven via a port connection, is multiply driven. See ../modules/top.sv(2485).
#    Time: 0 ns  Iteration: 0  Instance: /top/frame_slave_if File: ../modules/top.sv
# Loading C:/questasim64_10.6c/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ** Warning: (vsim-8570) The repeat range '51:100000' specified for a transition item of the bin 'transactions_huge' of coverpoint 'CONSECUTIVE_TRANSACTIONS' in instance '\/top/vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_waiting_time' of coverpoint 'TRANSACTION_WAITING' in instance '\/top/vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_ready_time' of coverpoint 'READY_WITHOUT_VALID' in instance '\/top/vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/vif
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test rgb_test2...
# Detected new frame_tx on interface #         1
# 
# UVM_INFO ../modules/top.sv(297) @ 0: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 20: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 40: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 60: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 80: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 100: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 120: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 140: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 160: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 180: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 200: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 220: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 240: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 260: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 280: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 300: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 320: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 340: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 360: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 380: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 400: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 420: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 440: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 460: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 480: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 500: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 520: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 540: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 560: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 580: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 600: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 620: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 640: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 660: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 680: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 700: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 720: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 740: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 760: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 780: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 800: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 820: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 840: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 860: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 880: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 900: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 920: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 940: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 960: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 980: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1020: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1040: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1060: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1080: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1100: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1120: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1140: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1160: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1180: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1200: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1220: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1240: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1260: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1280: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1300: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1320: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1340: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1360: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1380: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1400: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1420: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1440: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1460: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1480: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1500: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1520: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1540: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1560: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1580: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1600: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1620: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1640: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1660: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1680: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1700: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1720: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1740: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1760: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1780: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1800: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1820: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1840: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1860: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1880: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1900: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1920: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1940: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1960: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 1980: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 2000: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 2020: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 2040: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 2060: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 2080: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 2100: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 2120: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 2140: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 2160: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO ../modules/top.sv(297) @ 2180: uvm_test_top.frame_env.frame_agent.frame_seqr@@random_sqr.seq [random_sequence_r2] executing...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2200: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  114
# UVM_WARNING :    2
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [TPRGED]     2
# [random_sequence_r2]   110
# ** Note: $finish    : C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2200 ns  Iteration: 72  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 17:37:47 on Aug 23,2019
# vcover report rgb_test2.ucdb -cvg -details 
# COVERGROUP COVERAGE:
# -----------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal    Status               
#                                                                                               
# -----------------------------------------------------------------------------------------------
#  TYPE /top/vif/axi4_cg                                  12.5%        100    Uncovered            
#     covered/total bins:                                     2        544                      
#     missing/total bins:                                   542        544                      
#     % Hit:                                               0.3%        100                      
#     Coverpoint axi4_cg::T_VALID                          0.0%        100    ZERO                 
#         covered/total bins:                                 0          2                      
#         missing/total bins:                                 2          2                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::T_READY                        100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#     Coverpoint axi4_cg::CONSECUTIVE_TRANSACTIONS         0.0%        100    ZERO                 
#         covered/total bins:                                 0        443                      
#         missing/total bins:                               443        443                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSACTION_WAITING              0.0%        100    ZERO                 
#         covered/total bins:                                 0         17                      
#         missing/total bins:                                17         17                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSACTION_PAUSE                0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::READY_WITHOUT_VALID              0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::TRANSITIONS                      0.0%        100    ZERO                 
#         covered/total bins:                                 0         14                      
#         missing/total bins:                                14         14                      
#         % Hit:                                           0.0%        100                      
#     Cross axi4_cg::CASES_VALID_READY                     0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#  Covergroup instance \/top/vif/axi4                     12.5%        100    Uncovered            
#     covered/total bins:                                     2        544                      
#     missing/total bins:                                   542        544                      
#     % Hit:                                               0.3%        100                      
#     Coverpoint T_VALID                                   0.0%        100    ZERO                 
#         covered/total bins:                                 0          2                      
#         missing/total bins:                                 2          2                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#     Coverpoint T_READY                                 100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                        99          1    Covered              
#         bin auto[1]                                       120          1    Covered              
#     Coverpoint CONSECUTIVE_TRANSACTIONS                  0.0%        100    ZERO                 
#         covered/total bins:                                 0        443                      
#         missing/total bins:                               443        443                      
#         % Hit:                                           0.0%        100                      
#         bin transactions_single                             0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_huge                               0          1    ZERO                 
#     Coverpoint TRANSACTION_WAITING                       0.0%        100    ZERO                 
#         covered/total bins:                                 0         17                      
#         missing/total bins:                                17         17                      
#         % Hit:                                           0.0%        100                      
#         illegal_bin illegal                                 0               ZERO                 
#         bin zero_waiting_time                               0          1    ZERO                 
#         bin low_waiting_time[2[*1]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*2]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*3]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*4]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*5]=>3]                      0          1    ZERO                 
#         bin medium_waiting_time[2[*6]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*7]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*8]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*9]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*10]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*11]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*12]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*13]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*14]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*15]=>3]                  0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint TRANSACTION_PAUSE                         0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin low_waiting_time[3=>0[*1]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*1]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>2]                   0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>2]               0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint READY_WITHOUT_VALID                       0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin short_ready_time[1[*1]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*1]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>3]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>0]                      0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>3]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>3]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>0]                    0          1    ZERO                 
#         bin high_ready_time                                 0          1    ZERO                 
#     Coverpoint TRANSITIONS                               0.0%        100    ZERO                 
#         covered/total bins:                                 0         14                      
#         missing/total bins:                                14         14                      
#         % Hit:                                           0.0%        100                      
#         bin transition[3=>3]                                0          1    ZERO                 
#         bin transition[3=>2]                                0          1    ZERO                 
#         bin transition[3=>1]                                0          1    ZERO                 
#         bin transition[3=>0]                                0          1    ZERO                 
#         bin transition[1=>3]                                0          1    ZERO                 
#         bin transition[1=>2]                                0          1    ZERO                 
#         bin transition[1=>1]                                0          1    ZERO                 
#         bin transition[1=>0]                                0          1    ZERO                 
#         bin transition[0=>3]                                0          1    ZERO                 
#         bin transition[0=>2]                                0          1    ZERO                 
#         bin transition[0=>1]                                0          1    ZERO                 
#         bin transition[0=>0]                                0          1    ZERO                 
#         bin transition[2=>3]                                0          1    ZERO                 
#         bin transition[2=>2]                                0          1    ZERO                 
#     Cross CASES_VALID_READY                              0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin <auto[0],auto[0]>                               0          1    ZERO                 
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
#         bin <auto[0],auto[1]>                               0          1    ZERO                 
#         bin <auto[1],auto[1]>                               0          1    ZERO                 
#  TYPE /socTest_pkg/template_monitor_afterToDut/template_cg 
#                                                          0.0%        100    ZERO                 
#     covered/total bins:                                     0         24                      
#     missing/total bins:                                    24         24                      
#     % Hit:                                               0.0%        100                      
#     Coverpoint template_cg::ina_cp                       0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Coverpoint template_cg::inb_cp                       0.0%        100    ZERO                 
#         covered/total bins:                                 0          4                      
#         missing/total bins:                                 4          4                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0]                                         0          1    ZERO                 
#         bin auto[1]                                         0          1    ZERO                 
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Cross template_cg::#cross__0#                        0.0%        100    ZERO                 
#         covered/total bins:                                 0         16                      
#         missing/total bins:                                16         16                      
#         % Hit:                                           0.0%        100                      
#         bin <auto[0],auto[0]>                               0          1    ZERO                 
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
#         bin <auto[2],auto[0]>                               0          1    ZERO                 
#         bin <auto[3],auto[0]>                               0          1    ZERO                 
#         bin <auto[0],auto[1]>                               0          1    ZERO                 
#         bin <auto[1],auto[1]>                               0          1    ZERO                 
#         bin <auto[2],auto[1]>                               0          1    ZERO                 
#         bin <auto[3],auto[1]>                               0          1    ZERO                 
#         bin <auto[0],auto[2]>                               0          1    ZERO                 
#         bin <auto[1],auto[2]>                               0          1    ZERO                 
#         bin <auto[2],auto[2]>                               0          1    ZERO                 
#         bin <auto[3],auto[2]>                               0          1    ZERO                 
#         bin <auto[0],auto[3]>                               0          1    ZERO                 
#         bin <auto[1],auto[3]>                               0          1    ZERO                 
#         bin <auto[2],auto[3]>                               0          1    ZERO                 
#         bin <auto[3],auto[3]>                               0          1    ZERO                 
#  CLASS template_monitor_afterToDut
#  TYPE /socTest_pkg/axiLite_fc_subscriber/aL_cg           0.0%        100    ZERO                 
#     covered/total bins:                                     0        128                      
#     missing/total bins:                                   128        128                      
#     % Hit:                                               0.0%        100                      
#     Coverpoint aL_cg::WDATA_cp                           0.0%        100    ZERO                 
#         covered/total bins:                                 0         64                      
#         missing/total bins:                                64         64                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0:67108863]                                0          1    ZERO                 
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#     Coverpoint aL_cg::AWADDR_cp                          0.0%        100    ZERO                 
#         covered/total bins:                                 0         64                      
#         missing/total bins:                                64         64                      
#         % Hit:                                           0.0%        100                      
#         bin auto[0:67108863]                                0          1    ZERO                 
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#  CLASS axiLite_fc_subscriber
#  TYPE /socTest_pkg/rgb_fc_subscriber/rgb_cg             86.6%        100    Uncovered            
#     covered/total bins:                                   354        454                      
#     missing/total bins:                                   100        454                      
#     % Hit:                                              77.9%        100                      
#     Coverpoint rgb_cg::iRed_cp                          90.6%        100    Uncovered            
#         covered/total bins:                                58         64                      
#         missing/total bins:                                 6         64                      
#         % Hit:                                          90.6%        100                      
#         bin auto[0:3]                                       6          1    Covered              
#         bin auto[4:7]                                       2          1    Covered              
#         bin auto[8:11]                                      4          1    Covered              
#         bin auto[12:15]                                     4          1    Covered              
#         bin auto[16:19]                                     2          1    Covered              
#         bin auto[20:23]                                     2          1    Covered              
#         bin auto[24:27]                                     4          1    Covered              
#         bin auto[28:31]                                     4          1    Covered              
#         bin auto[32:35]                                     6          1    Covered              
#         bin auto[36:39]                                     4          1    Covered              
#         bin auto[40:43]                                     2          1    Covered              
#         bin auto[44:47]                                     6          1    Covered              
#         bin auto[48:51]                                     4          1    Covered              
#         bin auto[52:55]                                     4          1    Covered              
#         bin auto[56:59]                                     4          1    Covered              
#         bin auto[60:63]                                    10          1    Covered              
#         bin auto[64:67]                                     2          1    Covered              
#         bin auto[68:71]                                     0          1    ZERO                 
#         bin auto[72:75]                                     6          1    Covered              
#         bin auto[76:79]                                     4          1    Covered              
#         bin auto[80:83]                                     2          1    Covered              
#         bin auto[84:87]                                     4          1    Covered              
#         bin auto[88:91]                                     8          1    Covered              
#         bin auto[92:95]                                     2          1    Covered              
#         bin auto[96:99]                                     4          1    Covered              
#         bin auto[100:103]                                   2          1    Covered              
#         bin auto[104:107]                                   4          1    Covered              
#         bin auto[108:111]                                   2          1    Covered              
#         bin auto[112:115]                                   4          1    Covered              
#         bin auto[116:119]                                   2          1    Covered              
#         bin auto[120:123]                                   4          1    Covered              
#         bin auto[124:127]                                   2          1    Covered              
#         bin auto[128:131]                                   4          1    Covered              
#         bin auto[132:135]                                   0          1    ZERO                 
#         bin auto[136:139]                                   0          1    ZERO                 
#         bin auto[140:143]                                   2          1    Covered              
#         bin auto[144:147]                                   2          1    Covered              
#         bin auto[148:151]                                   4          1    Covered              
#         bin auto[152:155]                                   2          1    Covered              
#         bin auto[156:159]                                   6          1    Covered              
#         bin auto[160:163]                                   2          1    Covered              
#         bin auto[164:167]                                   4          1    Covered              
#         bin auto[168:171]                                   2          1    Covered              
#         bin auto[172:175]                                   4          1    Covered              
#         bin auto[176:179]                                   2          1    Covered              
#         bin auto[180:183]                                   4          1    Covered              
#         bin auto[184:187]                                   2          1    Covered              
#         bin auto[188:191]                                   2          1    Covered              
#         bin auto[192:195]                                   8          1    Covered              
#         bin auto[196:199]                                   4          1    Covered              
#         bin auto[200:203]                                   0          1    ZERO                 
#         bin auto[204:207]                                   0          1    ZERO                 
#         bin auto[208:211]                                   4          1    Covered              
#         bin auto[212:215]                                   6          1    Covered              
#         bin auto[216:219]                                   0          1    ZERO                 
#         bin auto[220:223]                                   4          1    Covered              
#         bin auto[224:227]                                   2          1    Covered              
#         bin auto[228:231]                                   8          1    Covered              
#         bin auto[232:235]                                   2          1    Covered              
#         bin auto[236:239]                                   4          1    Covered              
#         bin auto[240:243]                                   2          1    Covered              
#         bin auto[244:247]                                   4          1    Covered              
#         bin auto[248:251]                                   2          1    Covered              
#         bin auto[252:255]                                   8          1    Covered              
#     Coverpoint rgb_cg::iGreen_cp                        81.2%        100    Uncovered            
#         covered/total bins:                                52         64                      
#         missing/total bins:                                12         64                      
#         % Hit:                                          81.2%        100                      
#         bin auto[0:3]                                       2          1    Covered              
#         bin auto[4:7]                                       4          1    Covered              
#         bin auto[8:11]                                      2          1    Covered              
#         bin auto[12:15]                                     4          1    Covered              
#         bin auto[16:19]                                     0          1    ZERO                 
#         bin auto[20:23]                                     2          1    Covered              
#         bin auto[24:27]                                     6          1    Covered              
#         bin auto[28:31]                                     2          1    Covered              
#         bin auto[32:35]                                     0          1    ZERO                 
#         bin auto[36:39]                                     0          1    ZERO                 
#         bin auto[40:43]                                     0          1    ZERO                 
#         bin auto[44:47]                                     0          1    ZERO                 
#         bin auto[48:51]                                     8          1    Covered              
#         bin auto[52:55]                                     2          1    Covered              
#         bin auto[56:59]                                     0          1    ZERO                 
#         bin auto[60:63]                                     2          1    Covered              
#         bin auto[64:67]                                     0          1    ZERO                 
#         bin auto[68:71]                                    12          1    Covered              
#         bin auto[72:75]                                     6          1    Covered              
#         bin auto[76:79]                                     0          1    ZERO                 
#         bin auto[80:83]                                     6          1    Covered              
#         bin auto[84:87]                                     2          1    Covered              
#         bin auto[88:91]                                     4          1    Covered              
#         bin auto[92:95]                                     2          1    Covered              
#         bin auto[96:99]                                     6          1    Covered              
#         bin auto[100:103]                                   2          1    Covered              
#         bin auto[104:107]                                   0          1    ZERO                 
#         bin auto[108:111]                                   2          1    Covered              
#         bin auto[112:115]                                   0          1    ZERO                 
#         bin auto[116:119]                                   2          1    Covered              
#         bin auto[120:123]                                   6          1    Covered              
#         bin auto[124:127]                                   2          1    Covered              
#         bin auto[128:131]                                   4          1    Covered              
#         bin auto[132:135]                                   4          1    Covered              
#         bin auto[136:139]                                   2          1    Covered              
#         bin auto[140:143]                                   8          1    Covered              
#         bin auto[144:147]                                   8          1    Covered              
#         bin auto[148:151]                                   2          1    Covered              
#         bin auto[152:155]                                   2          1    Covered              
#         bin auto[156:159]                                   2          1    Covered              
#         bin auto[160:163]                                   4          1    Covered              
#         bin auto[164:167]                                   2          1    Covered              
#         bin auto[168:171]                                   2          1    Covered              
#         bin auto[172:175]                                   6          1    Covered              
#         bin auto[176:179]                                   0          1    ZERO                 
#         bin auto[180:183]                                   4          1    Covered              
#         bin auto[184:187]                                   0          1    ZERO                 
#         bin auto[188:191]                                   6          1    Covered              
#         bin auto[192:195]                                   4          1    Covered              
#         bin auto[196:199]                                   2          1    Covered              
#         bin auto[200:203]                                   4          1    Covered              
#         bin auto[204:207]                                   2          1    Covered              
#         bin auto[208:211]                                   6          1    Covered              
#         bin auto[212:215]                                   6          1    Covered              
#         bin auto[216:219]                                   4          1    Covered              
#         bin auto[220:223]                                   4          1    Covered              
#         bin auto[224:227]                                   4          1    Covered              
#         bin auto[228:231]                                   4          1    Covered              
#         bin auto[232:235]                                   4          1    Covered              
#         bin auto[236:239]                                   6          1    Covered              
#         bin auto[240:243]                                   8          1    Covered              
#         bin auto[244:247]                                   8          1    Covered              
#         bin auto[248:251]                                   8          1    Covered              
#         bin auto[252:255]                                   4          1    Covered              
#     Coverpoint rgb_cg::iBlue_cp                         81.2%        100    Uncovered            
#         covered/total bins:                                52         64                      
#         missing/total bins:                                12         64                      
#         % Hit:                                          81.2%        100                      
#         bin auto[0:3]                                       6          1    Covered              
#         bin auto[4:7]                                       4          1    Covered              
#         bin auto[8:11]                                      8          1    Covered              
#         bin auto[12:15]                                     2          1    Covered              
#         bin auto[16:19]                                    10          1    Covered              
#         bin auto[20:23]                                     0          1    ZERO                 
#         bin auto[24:27]                                     2          1    Covered              
#         bin auto[28:31]                                     4          1    Covered              
#         bin auto[32:35]                                     4          1    Covered              
#         bin auto[36:39]                                     0          1    ZERO                 
#         bin auto[40:43]                                     6          1    Covered              
#         bin auto[44:47]                                     6          1    Covered              
#         bin auto[48:51]                                     6          1    Covered              
#         bin auto[52:55]                                     2          1    Covered              
#         bin auto[56:59]                                     8          1    Covered              
#         bin auto[60:63]                                     0          1    ZERO                 
#         bin auto[64:67]                                    10          1    Covered              
#         bin auto[68:71]                                     0          1    ZERO                 
#         bin auto[72:75]                                     0          1    ZERO                 
#         bin auto[76:79]                                     2          1    Covered              
#         bin auto[80:83]                                     2          1    Covered              
#         bin auto[84:87]                                     2          1    Covered              
#         bin auto[88:91]                                     4          1    Covered              
#         bin auto[92:95]                                     6          1    Covered              
#         bin auto[96:99]                                     8          1    Covered              
#         bin auto[100:103]                                   4          1    Covered              
#         bin auto[104:107]                                   0          1    ZERO                 
#         bin auto[108:111]                                   4          1    Covered              
#         bin auto[112:115]                                   2          1    Covered              
#         bin auto[116:119]                                   6          1    Covered              
#         bin auto[120:123]                                   4          1    Covered              
#         bin auto[124:127]                                   4          1    Covered              
#         bin auto[128:131]                                   0          1    ZERO                 
#         bin auto[132:135]                                   6          1    Covered              
#         bin auto[136:139]                                   4          1    Covered              
#         bin auto[140:143]                                   2          1    Covered              
#         bin auto[144:147]                                   6          1    Covered              
#         bin auto[148:151]                                   4          1    Covered              
#         bin auto[152:155]                                   0          1    ZERO                 
#         bin auto[156:159]                                   4          1    Covered              
#         bin auto[160:163]                                   6          1    Covered              
#         bin auto[164:167]                                   2          1    Covered              
#         bin auto[168:171]                                   2          1    Covered              
#         bin auto[172:175]                                   4          1    Covered              
#         bin auto[176:179]                                   2          1    Covered              
#         bin auto[180:183]                                   4          1    Covered              
#         bin auto[184:187]                                   0          1    ZERO                 
#         bin auto[188:191]                                   0          1    ZERO                 
#         bin auto[192:195]                                   2          1    Covered              
#         bin auto[196:199]                                   2          1    Covered              
#         bin auto[200:203]                                   2          1    Covered              
#         bin auto[204:207]                                   2          1    Covered              
#         bin auto[208:211]                                   0          1    ZERO                 
#         bin auto[212:215]                                   4          1    Covered              
#         bin auto[216:219]                                   2          1    Covered              
#         bin auto[220:223]                                   2          1    Covered              
#         bin auto[224:227]                                   2          1    Covered              
#         bin auto[228:231]                                   0          1    ZERO                 
#         bin auto[232:235]                                   4          1    Covered              
#         bin auto[236:239]                                   8          1    Covered              
#         bin auto[240:243]                                   2          1    Covered              
#         bin auto[244:247]                                   8          1    Covered              
#         bin auto[248:251]                                   4          1    Covered              
#         bin auto[252:255]                                   4          1    Covered              
#     Coverpoint rgb_cg::iPixelEn_cp                     100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                       122          1    Covered              
#         bin auto[1]                                        98          1    Covered              
#     Coverpoint rgb_cg::iValid_cp                       100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                       114          1    Covered              
#         bin auto[1]                                       106          1    Covered              
#     Coverpoint rgb_cg::iEof_cp                         100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                       114          1    Covered              
#         bin auto[1]                                       106          1    Covered              
#     Coverpoint rgb_cg::iX_cp                            79.6%        100    Uncovered            
#         covered/total bins:                                51         64                      
#         missing/total bins:                                13         64                      
#         % Hit:                                          79.6%        100                      
#         bin auto[0:31]                                      2          1    Covered              
#         bin auto[32:63]                                     2          1    Covered              
#         bin auto[64:95]                                     2          1    Covered              
#         bin auto[96:127]                                    0          1    ZERO                 
#         bin auto[128:159]                                   4          1    Covered              
#         bin auto[160:191]                                   2          1    Covered              
#         bin auto[192:223]                                   6          1    Covered              
#         bin auto[224:255]                                   4          1    Covered              
#         bin auto[256:287]                                   2          1    Covered              
#         bin auto[288:319]                                   2          1    Covered              
#         bin auto[320:351]                                   0          1    ZERO                 
#         bin auto[352:383]                                   6          1    Covered              
#         bin auto[384:415]                                   6          1    Covered              
#         bin auto[416:447]                                   2          1    Covered              
#         bin auto[448:479]                                   4          1    Covered              
#         bin auto[480:511]                                   6          1    Covered              
#         bin auto[512:543]                                   0          1    ZERO                 
#         bin auto[544:575]                                   2          1    Covered              
#         bin auto[576:607]                                   4          1    Covered              
#         bin auto[608:639]                                   2          1    Covered              
#         bin auto[640:671]                                   4          1    Covered              
#         bin auto[672:703]                                   2          1    Covered              
#         bin auto[704:735]                                   2          1    Covered              
#         bin auto[736:767]                                   4          1    Covered              
#         bin auto[768:799]                                   6          1    Covered              
#         bin auto[800:831]                                   4          1    Covered              
#         bin auto[832:863]                                   4          1    Covered              
#         bin auto[864:895]                                   2          1    Covered              
#         bin auto[896:927]                                   6          1    Covered              
#         bin auto[928:959]                                   4          1    Covered              
#         bin auto[960:991]                                   2          1    Covered              
#         bin auto[992:1023]                                  0          1    ZERO                 
#         bin auto[1024:1055]                                 4          1    Covered              
#         bin auto[1056:1087]                                 0          1    ZERO                 
#         bin auto[1088:1119]                                10          1    Covered              
#         bin auto[1120:1151]                                 6          1    Covered              
#         bin auto[1152:1183]                                10          1    Covered              
#         bin auto[1184:1215]                                 2          1    Covered              
#         bin auto[1216:1247]                                 4          1    Covered              
#         bin auto[1248:1279]                                 2          1    Covered              
#         bin auto[1280:1311]                                 0          1    ZERO                 
#         bin auto[1312:1343]                                 4          1    Covered              
#         bin auto[1344:1375]                                 0          1    ZERO                 
#         bin auto[1376:1407]                                10          1    Covered              
#         bin auto[1408:1439]                                 2          1    Covered              
#         bin auto[1440:1471]                                 8          1    Covered              
#         bin auto[1472:1503]                                 0          1    ZERO                 
#         bin auto[1504:1535]                                 2          1    Covered              
#         bin auto[1536:1567]                                 8          1    Covered              
#         bin auto[1568:1599]                                 6          1    Covered              
#         bin auto[1600:1631]                                 0          1    ZERO                 
#         bin auto[1632:1663]                                 6          1    Covered              
#         bin auto[1664:1695]                                 2          1    Covered              
#         bin auto[1696:1727]                                 2          1    Covered              
#         bin auto[1728:1759]                                 2          1    Covered              
#         bin auto[1760:1791]                                 4          1    Covered              
#         bin auto[1792:1823]                                10          1    Covered              
#         bin auto[1824:1855]                                 6          1    Covered              
#         bin auto[1856:1887]                                 0          1    ZERO                 
#         bin auto[1888:1919]                                 0          1    ZERO                 
#         bin auto[1920:1951]                                 0          1    ZERO                 
#         bin auto[1952:1983]                                 0          1    ZERO                 
#         bin auto[1984:2015]                                 6          1    Covered              
#         bin auto[2016:2047]                                 6          1    Covered              
#     Coverpoint rgb_cg::iY_cp                            82.8%        100    Uncovered            
#         covered/total bins:                                53         64                      
#         missing/total bins:                                11         64                      
#         % Hit:                                          82.8%        100                      
#         bin auto[0:31]                                      4          1    Covered              
#         bin auto[32:63]                                     8          1    Covered              
#         bin auto[64:95]                                     6          1    Covered              
#         bin auto[96:127]                                    0          1    ZERO                 
#         bin auto[128:159]                                   2          1    Covered              
#         bin auto[160:191]                                   4          1    Covered              
#         bin auto[192:223]                                   6          1    Covered              
#         bin auto[224:255]                                   2          1    Covered              
#         bin auto[256:287]                                   4          1    Covered              
#         bin auto[288:319]                                   2          1    Covered              
#         bin auto[320:351]                                  12          1    Covered              
#         bin auto[352:383]                                   4          1    Covered              
#         bin auto[384:415]                                   0          1    ZERO                 
#         bin auto[416:447]                                   4          1    Covered              
#         bin auto[448:479]                                   2          1    Covered              
#         bin auto[480:511]                                   2          1    Covered              
#         bin auto[512:543]                                   2          1    Covered              
#         bin auto[544:575]                                   2          1    Covered              
#         bin auto[576:607]                                  12          1    Covered              
#         bin auto[608:639]                                   6          1    Covered              
#         bin auto[640:671]                                   2          1    Covered              
#         bin auto[672:703]                                   2          1    Covered              
#         bin auto[704:735]                                   8          1    Covered              
#         bin auto[736:767]                                   0          1    ZERO                 
#         bin auto[768:799]                                   4          1    Covered              
#         bin auto[800:831]                                   4          1    Covered              
#         bin auto[832:863]                                   6          1    Covered              
#         bin auto[864:895]                                   0          1    ZERO                 
#         bin auto[896:927]                                   0          1    ZERO                 
#         bin auto[928:959]                                   2          1    Covered              
#         bin auto[960:991]                                   4          1    Covered              
#         bin auto[992:1023]                                  2          1    Covered              
#         bin auto[1024:1055]                                 6          1    Covered              
#         bin auto[1056:1087]                                 2          1    Covered              
#         bin auto[1088:1119]                                 8          1    Covered              
#         bin auto[1120:1151]                                 4          1    Covered              
#         bin auto[1152:1183]                                 8          1    Covered              
#         bin auto[1184:1215]                                 2          1    Covered              
#         bin auto[1216:1247]                                 6          1    Covered              
#         bin auto[1248:1279]                                 0          1    ZERO                 
#         bin auto[1280:1311]                                 2          1    Covered              
#         bin auto[1312:1343]                                 4          1    Covered              
#         bin auto[1344:1375]                                 2          1    Covered              
#         bin auto[1376:1407]                                 0          1    ZERO                 
#         bin auto[1408:1439]                                 4          1    Covered              
#         bin auto[1440:1471]                                 0          1    ZERO                 
#         bin auto[1472:1503]                                 0          1    ZERO                 
#         bin auto[1504:1535]                                 4          1    Covered              
#         bin auto[1536:1567]                                 4          1    Covered              
#         bin auto[1568:1599]                                 2          1    Covered              
#         bin auto[1600:1631]                                 2          1    Covered              
#         bin auto[1632:1663]                                 4          1    Covered              
#         bin auto[1664:1695]                                 0          1    ZERO                 
#         bin auto[1696:1727]                                 6          1    Covered              
#         bin auto[1728:1759]                                 2          1    Covered              
#         bin auto[1760:1791]                                 6          1    Covered              
#         bin auto[1792:1823]                                 2          1    Covered              
#         bin auto[1824:1855]                                 2          1    Covered              
#         bin auto[1856:1887]                                 2          1    Covered              
#         bin auto[1888:1919]                                 6          1    Covered              
#         bin auto[1920:1951]                                 4          1    Covered              
#         bin auto[1952:1983]                                 0          1    ZERO                 
#         bin auto[1984:2015]                                 2          1    Covered              
#         bin auto[2016:2047]                                 6          1    Covered              
#     Cross rgb_cg::#cross__0#                            64.0%        100    Uncovered            
#         covered/total bins:                                82        128                      
#         missing/total bins:                                46        128                      
#         % Hit:                                          64.0%        100                      
#         bin <auto[0:3],auto[0]>                             6          1    Covered              
#         bin <auto[8:11],auto[0]>                            2          1    Covered              
#         bin <auto[12:15],auto[0]>                           2          1    Covered              
#         bin <auto[20:23],auto[0]>                           2          1    Covered              
#         bin <auto[24:27],auto[0]>                           2          1    Covered              
#         bin <auto[28:31],auto[0]>                           2          1    Covered              
#         bin <auto[32:35],auto[0]>                           4          1    Covered              
#         bin <auto[40:43],auto[0]>                           2          1    Covered              
#         bin <auto[44:47],auto[0]>                           4          1    Covered              
#         bin <auto[48:51],auto[0]>                           2          1    Covered              
#         bin <auto[52:55],auto[0]>                           2          1    Covered              
#         bin <auto[60:63],auto[0]>                          10          1    Covered              
#         bin <auto[72:75],auto[0]>                           4          1    Covered              
#         bin <auto[76:79],auto[0]>                           2          1    Covered              
#         bin <auto[80:83],auto[0]>                           2          1    Covered              
#         bin <auto[84:87],auto[0]>                           2          1    Covered              
#         bin <auto[88:91],auto[0]>                           6          1    Covered              
#         bin <auto[104:107],auto[0]>                         2          1    Covered              
#         bin <auto[112:115],auto[0]>                         2          1    Covered              
#         bin <auto[116:119],auto[0]>                         2          1    Covered              
#         bin <auto[120:123],auto[0]>                         4          1    Covered              
#         bin <auto[124:127],auto[0]>                         2          1    Covered              
#         bin <auto[128:131],auto[0]>                         2          1    Covered              
#         bin <auto[144:147],auto[0]>                         2          1    Covered              
#         bin <auto[148:151],auto[0]>                         2          1    Covered              
#         bin <auto[156:159],auto[0]>                         4          1    Covered              
#         bin <auto[160:163],auto[0]>                         2          1    Covered              
#         bin <auto[164:167],auto[0]>                         2          1    Covered              
#         bin <auto[172:175],auto[0]>                         4          1    Covered              
#         bin <auto[188:191],auto[0]>                         2          1    Covered              
#         bin <auto[192:195],auto[0]>                         6          1    Covered              
#         bin <auto[212:215],auto[0]>                         2          1    Covered              
#         bin <auto[220:223],auto[0]>                         2          1    Covered              
#         bin <auto[224:227],auto[0]>                         2          1    Covered              
#         bin <auto[228:231],auto[0]>                         6          1    Covered              
#         bin <auto[236:239],auto[0]>                         2          1    Covered              
#         bin <auto[240:243],auto[0]>                         2          1    Covered              
#         bin <auto[252:255],auto[0]>                         4          1    Covered              
#         bin <auto[4:7],auto[1]>                             2          1    Covered              
#         bin <auto[8:11],auto[1]>                            2          1    Covered              
#         bin <auto[12:15],auto[1]>                           2          1    Covered              
#         bin <auto[16:19],auto[1]>                           2          1    Covered              
#         bin <auto[24:27],auto[1]>                           2          1    Covered              
#         bin <auto[28:31],auto[1]>                           2          1    Covered              
#         bin <auto[32:35],auto[1]>                           2          1    Covered              
#         bin <auto[36:39],auto[1]>                           4          1    Covered              
#         bin <auto[44:47],auto[1]>                           2          1    Covered              
#         bin <auto[48:51],auto[1]>                           2          1    Covered              
#         bin <auto[52:55],auto[1]>                           2          1    Covered              
#         bin <auto[56:59],auto[1]>                           4          1    Covered              
#         bin <auto[64:67],auto[1]>                           2          1    Covered              
#         bin <auto[72:75],auto[1]>                           2          1    Covered              
#         bin <auto[76:79],auto[1]>                           2          1    Covered              
#         bin <auto[84:87],auto[1]>                           2          1    Covered              
#         bin <auto[88:91],auto[1]>                           2          1    Covered              
#         bin <auto[92:95],auto[1]>                           2          1    Covered              
#         bin <auto[96:99],auto[1]>                           4          1    Covered              
#         bin <auto[100:103],auto[1]>                         2          1    Covered              
#         bin <auto[104:107],auto[1]>                         2          1    Covered              
#         bin <auto[108:111],auto[1]>                         2          1    Covered              
#         bin <auto[112:115],auto[1]>                         2          1    Covered              
#         bin <auto[128:131],auto[1]>                         2          1    Covered              
#         bin <auto[140:143],auto[1]>                         2          1    Covered              
#         bin <auto[148:151],auto[1]>                         2          1    Covered              
#         bin <auto[152:155],auto[1]>                         2          1    Covered              
#         bin <auto[156:159],auto[1]>                         2          1    Covered              
#         bin <auto[164:167],auto[1]>                         2          1    Covered              
#         bin <auto[168:171],auto[1]>                         2          1    Covered              
#         bin <auto[176:179],auto[1]>                         2          1    Covered              
#         bin <auto[180:183],auto[1]>                         4          1    Covered              
#         bin <auto[184:187],auto[1]>                         2          1    Covered              
#         bin <auto[192:195],auto[1]>                         2          1    Covered              
#         bin <auto[196:199],auto[1]>                         4          1    Covered              
#         bin <auto[208:211],auto[1]>                         4          1    Covered              
#         bin <auto[212:215],auto[1]>                         4          1    Covered              
#         bin <auto[220:223],auto[1]>                         2          1    Covered              
#         bin <auto[228:231],auto[1]>                         2          1    Covered              
#         bin <auto[232:235],auto[1]>                         2          1    Covered              
#         bin <auto[236:239],auto[1]>                         2          1    Covered              
#         bin <auto[244:247],auto[1]>                         4          1    Covered              
#         bin <auto[248:251],auto[1]>                         2          1    Covered              
#         bin <auto[252:255],auto[1]>                         4          1    Covered              
#         bin <auto[4:7],auto[0]>                             0          1    ZERO                 
#         bin <auto[16:19],auto[0]>                           0          1    ZERO                 
#         bin <auto[36:39],auto[0]>                           0          1    ZERO                 
#         bin <auto[56:59],auto[0]>                           0          1    ZERO                 
#         bin <auto[64:67],auto[0]>                           0          1    ZERO                 
#         bin <auto[68:71],auto[0]>                           0          1    ZERO                 
#         bin <auto[92:95],auto[0]>                           0          1    ZERO                 
#         bin <auto[96:99],auto[0]>                           0          1    ZERO                 
#         bin <auto[100:103],auto[0]>                         0          1    ZERO                 
#         bin <auto[108:111],auto[0]>                         0          1    ZERO                 
#         bin <auto[132:135],auto[0]>                         0          1    ZERO                 
#         bin <auto[136:139],auto[0]>                         0          1    ZERO                 
#         bin <auto[140:143],auto[0]>                         0          1    ZERO                 
#         bin <auto[152:155],auto[0]>                         0          1    ZERO                 
#         bin <auto[168:171],auto[0]>                         0          1    ZERO                 
#         bin <auto[176:179],auto[0]>                         0          1    ZERO                 
#         bin <auto[180:183],auto[0]>                         0          1    ZERO                 
#         bin <auto[184:187],auto[0]>                         0          1    ZERO                 
#         bin <auto[196:199],auto[0]>                         0          1    ZERO                 
#         bin <auto[200:203],auto[0]>                         0          1    ZERO                 
#         bin <auto[204:207],auto[0]>                         0          1    ZERO                 
#         bin <auto[208:211],auto[0]>                         0          1    ZERO                 
#         bin <auto[216:219],auto[0]>                         0          1    ZERO                 
#         bin <auto[232:235],auto[0]>                         0          1    ZERO                 
#         bin <auto[244:247],auto[0]>                         0          1    ZERO                 
#         bin <auto[248:251],auto[0]>                         0          1    ZERO                 
#         bin <auto[0:3],auto[1]>                             0          1    ZERO                 
#         bin <auto[20:23],auto[1]>                           0          1    ZERO                 
#         bin <auto[40:43],auto[1]>                           0          1    ZERO                 
#         bin <auto[60:63],auto[1]>                           0          1    ZERO                 
#         bin <auto[68:71],auto[1]>                           0          1    ZERO                 
#         bin <auto[80:83],auto[1]>                           0          1    ZERO                 
#         bin <auto[116:119],auto[1]>                         0          1    ZERO                 
#         bin <auto[120:123],auto[1]>                         0          1    ZERO                 
#         bin <auto[124:127],auto[1]>                         0          1    ZERO                 
#         bin <auto[132:135],auto[1]>                         0          1    ZERO                 
#         bin <auto[136:139],auto[1]>                         0          1    ZERO                 
#         bin <auto[144:147],auto[1]>                         0          1    ZERO                 
#         bin <auto[160:163],auto[1]>                         0          1    ZERO                 
#         bin <auto[172:175],auto[1]>                         0          1    ZERO                 
#         bin <auto[188:191],auto[1]>                         0          1    ZERO                 
#         bin <auto[200:203],auto[1]>                         0          1    ZERO                 
#         bin <auto[204:207],auto[1]>                         0          1    ZERO                 
#         bin <auto[216:219],auto[1]>                         0          1    ZERO                 
#         bin <auto[224:227],auto[1]>                         0          1    ZERO                 
#         bin <auto[240:243],auto[1]>                         0          1    ZERO                 
#  CLASS rgb_fc_subscriber
# 
# TOTAL COVERGROUP COVERAGE: 24.7%  COVERGROUP TYPES: 4
# End time: 17:37:47 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# New HTML report activated...
# Generating 'Scope 20 : /top/vif'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 43 : /top/frame_slave_if'...
# Generating 'Statements'...
# Generating 'Scope 10 : work.template'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 46 : /top/templateDut/dut'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 9 : work.adder'...
# Generating 'Scope 45 : /top/templateDut'...
# Generating 'Scope 15 : work.vfpconfig(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 58 : /top/vfpConfig_test/dutVFP_v1Inst/vfpConfigInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 16 : work.videoprocess_v1_0_m_axis_mm2s(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 172 : /top/vfpConfig_test/dutVFP_v1Inst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 14 : work.vfp_v1_0(arch_imp)'...
# Generating 'Scope 57 : /top/vfpConfig_test/dutVFP_v1Inst'...
# Generating 'Scope 11 : work.vfpConfigDut'...
# Generating 'Scope 56 : /top/vfpConfig_test'...
# Generating 'Scope 17 : work.pixelcord(rtl)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 187 : /top/frame_color/dutModule2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 12 : work.rgb_color'...
# Generating 'Scope 186 : /top/frame_color'...
# Generating 'Scope 8 : work.top'...
# Generating 'Statements'...
# Generating 'Scope 18 : /top'...
# Generating 'Statements'...
# Generating 'Scope 1194 : /socTest_pkg/random_sequence_r2/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1229 : /socTest_pkg/template_monitor_afterToDut'...
# Generating 'Statements'...
# Generating 'Scope 1261 : /socTest_pkg/axiLite_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1265 : /socTest_pkg/rgb_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1295 : /socTest_pkg/rgb_test1/build_phase/#ublk#215236535#2061'...
# Generating 'Assertions'...
# Generating 'Scope 1147 : /socTest_pkg'...
# Generating 'Scope 2 : work.axi4_stream_if'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 3 : work.rgb_if'...
# Generating 'Statements'...
# Generating 'Scope 1381 : work.socTest_pkg::random_sequence_r2/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1476 : work.socTest_pkg::rgb_test1/build_phase/#ublk#215236535#2061'...
# Generating 'Assertions'...
# Generating 'Scope 5 : work.socTest_pkg'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/testlist.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/globattrlist.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/dulist.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_4.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_4.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_6.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_6.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_2.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_2.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_3.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_3.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_5.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_5.json'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_1.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__HDL_srcfile_1.json'...
# Cannot open HDL source file '../modules/top.sv' for reading (Result too large)
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__head.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__frametop.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/pages/__menu.htm'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/legacy.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/index.html'...
# Generating '../modules/doc/covhtmlreports/rgb_test2/covsummary.html'...
# Report created in ../modules/doc/covhtmlreports/rgb_test2/index.html
# End time: 17:37:50 on Aug 23,2019, Elapsed time: 0:00:18
# Errors: 0, Warnings: 4
# vsim top_optimized -coverage "+UVM_TESTNAME=axi4_stream_test" 
# Start time: 17:37:50 on Aug 23,2019
# Loading sv_std.std
# Loading work.axi4_stream_if(fast)
# Loading work.rgb_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.socTest_pkg(fast)
# Loading work.axiLite_if(fast)
# Loading work.template_if(fast)
# Loading work.top(fast)
# Loading work.axiLite_if(fast)
# Loading work.axi4_stream_if(fast)
# Loading work.rgb_if(fast)
# Loading work.template_if(fast)
# Loading work.adder(fast)
# Loading work.template(fast)
# Loading work.vfpConfigDut(fast)
# Loading work.rgb_color(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constantspackage
# Loading work.vpfrecords
# Loading work.vfp_v1_0(arch_imp)#1
# Loading work.vfpconfig(arch_imp)#1
# Loading work.videoprocess_v1_0_m_axis_mm2s(arch_imp)#1
# Loading work.pixelcord(rtl)#1
# ** Warning: (vsim-3839) ../modules/top.sv(2244): Variable '/top/frame_slave_if/oRed', driven via a port connection, is multiply driven. See ../modules/top.sv(2485).
#    Time: 0 ns  Iteration: 0  Instance: /top/frame_slave_if File: ../modules/top.sv
# Loading C:/questasim64_10.6c/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ** Warning: (vsim-8570) The repeat range '51:100000' specified for a transition item of the bin 'transactions_huge' of coverpoint 'CONSECUTIVE_TRANSACTIONS' in instance '\/top/vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_waiting_time' of coverpoint 'TRANSACTION_WAITING' in instance '\/top/vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/vif
# ** Warning: (vsim-8570) The repeat range '16:100000' specified for a transition item of the bin 'high_ready_time' of coverpoint 'READY_WITHOUT_VALID' in instance '\/top/vif/axi4 ' is greater than the value of '5000'. Please check if it is a mistake.
#    Time: 0 ns  Iteration: 0  Instance: /top/vif
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'rgb_transaction#(cfg)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test axi4_stream_test...
# ---------------------------------------------------------------------
# Name                        Type                          Size  Value
# ---------------------------------------------------------------------
# uvm_test_top                axi4_stream_test              -     @488 
#   axi4_env                  axi4_stream_env               -     @495 
#     axi4_req                axi4_stream_ax_monitor        -     @558 
#       axi4_port             uvm_analysis_imp              -     @573 
#       item_collected_port   uvm_analysis_port             -     @565 
#     axi4_stream_master_agt  axi4_stream_master_agent      -     @525 
#       axi4_master_driver    axi4_stream_master_driver     -     @692 
#         rsp_port            uvm_analysis_port             -     @707 
#         seq_item_port       uvm_seq_item_pull_port        -     @699 
#       axi_sequencer         axi4_stream_master_sequencer  -     @583 
#         rsp_export          uvm_analysis_export           -     @590 
#         seq_item_export     uvm_seq_item_pull_imp         -     @684 
#         arbitration_queue   array                         0     -    
#         lock_queue          array                         0     -    
#         num_last_reqs       integral                      32    'd1  
#         num_last_rsps       integral                      32    'd1  
#     axi4_stream_slave_agt   axi4_stream_slave_agent       -     @534 
#       axi4_slave_driver     axi4_stream_slave_driver      -     @722 
#         rsp_port            uvm_analysis_port             -     @737 
#         seq_item_port       uvm_seq_item_pull_port        -     @729 
#     item_collected_port     uvm_analysis_port             -     @512 
#     monitor                 axi4_stream_monitor           -     @542 
#       item_collected_port   uvm_analysis_port             -     @549 
#     id                      integral                      32    'h0  
#     axi4_stream_cfg         axi4_stream_agents_config     -     @502 
#     axi4_stream_master_agt  axi4_stream_master_agent      -     @525 
#       axi4_master_driver    axi4_stream_master_driver     -     @692 
#         rsp_port            uvm_analysis_port             -     @707 
#         seq_item_port       uvm_seq_item_pull_port        -     @699 
#       axi_sequencer         axi4_stream_master_sequencer  -     @583 
#         rsp_export          uvm_analysis_export           -     @590 
#         seq_item_export     uvm_seq_item_pull_imp         -     @684 
#         arbitration_queue   array                         0     -    
#         lock_queue          array                         0     -    
#         num_last_reqs       integral                      32    'd1  
#         num_last_rsps       integral                      32    'd1  
#     axi4_stream_slave_agt   axi4_stream_slave_agent       -     @534 
#       axi4_slave_driver     axi4_stream_slave_driver      -     @722 
#         rsp_port            uvm_analysis_port             -     @737 
#         seq_item_port       uvm_seq_item_pull_port        -     @729 
#     monitor                 axi4_stream_monitor           -     @542 
#       item_collected_port   uvm_analysis_port             -     @549 
#     axi4_req                axi4_stream_ax_monitor        -     @558 
#       axi4_port             uvm_analysis_imp              -     @573 
#       item_collected_port   uvm_analysis_port             -     @565 
# ---------------------------------------------------------------------
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 109 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   ax_module_mon
#   ax_packet
#   axi4_stream_agents_config
#   axi4_stream_ax_monitor
#   axi4_stream_config
#   axi4_stream_env
#   axi4_stream_master_agent
#   axi4_stream_master_driver
#   axi4_stream_master_sequence
#   axi4_stream_master_sequencer
#   axi4_stream_monitor
#   axi4_stream_slave_agent
#   axi4_stream_slave_driver
#   axi4_stream_test
#   axi4_stream_valid_cycle
#   axiLite_agent
#   axiLite_configuration
#   axiLite_directed_sequence
#   axiLite_driver
#   axiLite_fc_subscriber
#   axiLite_monitor
#   axiLite_no_activity_sequence
#   axiLite_random_sequence
#   axiLite_sequencer
#   axiLite_test
#   axiLite_transaction
#   axiLite_usevar_sequence
#   questa_uvm_recorder
#   random_sequence_r2
#   rgb_configuration
#   rgb_fc_subscriber
#   rgb_sb_subscriber
#   rgb_scoreboard
#   rgb_test
#   rgb_test1
#   rgb_test2
#   rgb_transaction#(cfg)
#   template_agent
#   template_configuration
#   template_driver
#   template_env
#   template_monitor_afterToDut
#   template_monitor_beforeFromDut
#   template_scoreboard
#   template_sequence
#   template_sequencer
#   template_test
#   template_transaction
#   top_sequence
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO ../modules/top.sv(1455) @ 1000: uvm_test_top.axi4_env.monitor [axi4_stream_monitor] coming out of reset
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 11310: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    2
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [TPRGED]     2
# [axi4_stream_monitor]     1
# ** Note: $finish    : C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 11310 ns  Iteration: 61  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 17:38:06 on Aug 23,2019
# vcover report axi4_stream_test.ucdb -cvg -details 
# COVERGROUP COVERAGE:
# -----------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal    Status               
#                                                                                               
# -----------------------------------------------------------------------------------------------
#  TYPE /top/vif/axi4_cg                                  46.9%        100    Uncovered            
#     covered/total bins:                                    32        544                      
#     missing/total bins:                                   512        544                      
#     % Hit:                                               5.8%        100                      
#     Coverpoint axi4_cg::T_VALID                        100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#     Coverpoint axi4_cg::T_READY                        100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#     Coverpoint axi4_cg::CONSECUTIVE_TRANSACTIONS         0.4%        100    Uncovered            
#         covered/total bins:                                 2        443                      
#         missing/total bins:                               441        443                      
#         % Hit:                                           0.4%        100                      
#     Coverpoint axi4_cg::TRANSACTION_WAITING              5.8%        100    Uncovered            
#         covered/total bins:                                 1         17                      
#         missing/total bins:                                16         17                      
#         % Hit:                                           5.8%        100                      
#     Coverpoint axi4_cg::TRANSACTION_PAUSE                0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::READY_WITHOUT_VALID             51.6%        100    Uncovered            
#         covered/total bins:                                16         31                      
#         missing/total bins:                                15         31                      
#         % Hit:                                          51.6%        100                      
#     Coverpoint axi4_cg::TRANSITIONS                     42.8%        100    Uncovered            
#         covered/total bins:                                 6         14                      
#         missing/total bins:                                 8         14                      
#         % Hit:                                          42.8%        100                      
#     Cross axi4_cg::CASES_VALID_READY                    75.0%        100    Uncovered            
#         covered/total bins:                                 3          4                      
#         missing/total bins:                                 1          4                      
#         % Hit:                                          75.0%        100                      
#  Covergroup instance \/top/vif/axi4                     46.9%        100    Uncovered            
#     covered/total bins:                                    32        544                      
#     missing/total bins:                                   512        544                      
#     % Hit:                                               5.8%        100                      
#     Coverpoint T_VALID                                 100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                      1031          1    Covered              
#         bin auto[1]                                       100          1    Covered              
#     Coverpoint T_READY                                 100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                        99          1    Covered              
#         bin auto[1]                                      1031          1    Covered              
#     Coverpoint CONSECUTIVE_TRANSACTIONS                  0.4%        100    Uncovered            
#         covered/total bins:                                 2        443                      
#         missing/total bins:                               441        443                      
#         % Hit:                                           0.4%        100                      
#         bin transactions_single                            89          1    Covered              
#         bin transactions_1_5[2=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>1]                   5          1    Covered              
#         bin transactions_1_5[1=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_huge                               0          1    ZERO                 
#     Coverpoint TRANSACTION_WAITING                       5.8%        100    Uncovered            
#         covered/total bins:                                 1         17                      
#         missing/total bins:                                16         17                      
#         % Hit:                                           5.8%        100                      
#         illegal_bin illegal                                 0               ZERO                 
#         bin zero_waiting_time                              95          1    Covered              
#         bin low_waiting_time[2[*1]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*2]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*3]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*4]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*5]=>3]                      0          1    ZERO                 
#         bin medium_waiting_time[2[*6]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*7]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*8]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*9]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*10]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*11]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*12]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*13]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*14]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*15]=>3]                  0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint TRANSACTION_PAUSE                         0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin low_waiting_time[3=>0[*1]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*1]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>2]                   0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>2]               0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint READY_WITHOUT_VALID                      51.6%        100    Uncovered            
#         covered/total bins:                                16         31                      
#         missing/total bins:                                15         31                      
#         % Hit:                                          51.6%        100                      
#         bin short_ready_time[1[*1]=>3]                     95          1    Covered              
#         bin short_ready_time[1[*1]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>3]                     92          1    Covered              
#         bin short_ready_time[1[*2]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>3]                     87          1    Covered              
#         bin short_ready_time[1[*3]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>3]                     80          1    Covered              
#         bin short_ready_time[1[*4]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>3]                     76          1    Covered              
#         bin short_ready_time[1[*5]=>0]                      0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>3]                    72          1    Covered              
#         bin medium_ready_time[1[*6]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>3]                    67          1    Covered              
#         bin medium_ready_time[1[*7]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>3]                    61          1    Covered              
#         bin medium_ready_time[1[*8]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>3]                    55          1    Covered              
#         bin medium_ready_time[1[*9]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>3]                   52          1    Covered              
#         bin medium_ready_time[1[*10]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>3]                   46          1    Covered              
#         bin medium_ready_time[1[*11]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>3]                   38          1    Covered              
#         bin medium_ready_time[1[*12]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>3]                   32          1    Covered              
#         bin medium_ready_time[1[*13]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>3]                   24          1    Covered              
#         bin medium_ready_time[1[*14]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>3]                   18          1    Covered              
#         bin medium_ready_time[1[*15]=>0]                    0          1    ZERO                 
#         bin high_ready_time                                14          1    Covered              
#     Coverpoint TRANSITIONS                              42.8%        100    Uncovered            
#         covered/total bins:                                 6         14                      
#         missing/total bins:                                 8         14                      
#         % Hit:                                          42.8%        100                      
#         bin transition[3=>3]                                5          1    Covered              
#         bin transition[3=>2]                                0          1    ZERO                 
#         bin transition[3=>1]                               94          1    Covered              
#         bin transition[3=>0]                                0          1    ZERO                 
#         bin transition[1=>3]                               95          1    Covered              
#         bin transition[1=>2]                                0          1    ZERO                 
#         bin transition[1=>1]                              836          1    Covered              
#         bin transition[1=>0]                                0          1    ZERO                 
#         bin transition[0=>3]                                0          1    ZERO                 
#         bin transition[0=>2]                                0          1    ZERO                 
#         bin transition[0=>1]                                1          1    Covered              
#         bin transition[0=>0]                               98          1    Covered              
#         bin transition[2=>3]                                0          1    ZERO                 
#         bin transition[2=>2]                                0          1    ZERO                 
#     Cross CASES_VALID_READY                             75.0%        100    Uncovered            
#         covered/total bins:                                 3          4                      
#         missing/total bins:                                 1          4                      
#         % Hit:                                          75.0%        100                      
#         bin <auto[0],auto[0]>                              99          1    Covered              
#         bin <auto[0],auto[1]>                             931          1    Covered              
#         bin <auto[1],auto[1]>                             100          1    Covered              
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
# 
# TOTAL COVERGROUP COVERAGE: 46.9%  COVERGROUP TYPES: 1
# End time: 17:38:06 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# New HTML report activated...
# Generating 'Scope 20 : /top/vif'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 43 : /top/frame_slave_if'...
# Generating 'Statements'...
# Generating 'Scope 10 : work.template'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 46 : /top/templateDut/dut'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 9 : work.adder'...
# Generating 'Scope 45 : /top/templateDut'...
# Generating 'Scope 15 : work.vfpconfig(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 58 : /top/vfpConfig_test/dutVFP_v1Inst/vfpConfigInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 16 : work.videoprocess_v1_0_m_axis_mm2s(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 172 : /top/vfpConfig_test/dutVFP_v1Inst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 14 : work.vfp_v1_0(arch_imp)'...
# Generating 'Scope 57 : /top/vfpConfig_test/dutVFP_v1Inst'...
# Generating 'Scope 11 : work.vfpConfigDut'...
# Generating 'Scope 56 : /top/vfpConfig_test'...
# Generating 'Scope 17 : work.pixelcord(rtl)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 187 : /top/frame_color/dutModule2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 12 : work.rgb_color'...
# Generating 'Scope 186 : /top/frame_color'...
# Generating 'Scope 8 : work.top'...
# Generating 'Statements'...
# Generating 'Scope 18 : /top'...
# Generating 'Statements'...
# Generating 'Scope 1216 : /socTest_pkg/axi4_stream_master_sequence/body/#ublk#215236535#765'...
# Generating 'Assertions'...
# Generating 'Scope 1287 : /socTest_pkg/axi4_stream_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 1147 : /socTest_pkg'...
# Generating 'Scope 2 : work.axi4_stream_if'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 3 : work.rgb_if'...
# Generating 'Statements'...
# Generating 'Scope 1386 : work.socTest_pkg::axi4_stream_master_sequence/body/#ublk#215236535#765'...
# Generating 'Assertions'...
# Generating 'Scope 1451 : work.socTest_pkg::axi4_stream_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 5 : work.socTest_pkg'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/testlist.html'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/globattrlist.html'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/dulist.html'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_4.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_4.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_6.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_6.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_2.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_2.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_3.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_3.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_5.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_5.json'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_1.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__HDL_srcfile_1.json'...
# Cannot open HDL source file '../modules/top.sv' for reading (Result too large)
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__head.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__frametop.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/pages/__menu.htm'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/legacy.html'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/index.html'...
# Generating '../modules/doc/covhtmlreports/axi4_stream_test/covsummary.html'...
# Report created in ../modules/doc/covhtmlreports/axi4_stream_test/index.html
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 17:38:08 on Aug 23,2019
# vcover merge SystemCoverage.ucdb template_test.ucdb axiLite_test.ucdb rgb_test.ucdb rgb_test1.ucdb rgb_test2.ucdb axi4_stream_test.ucdb 
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Merging file template_test.ucdb
# Merging file axiLite_test.ucdb
# Merging file rgb_test.ucdb
# Merging file rgb_test1.ucdb
# Merging file rgb_test2.ucdb
# Merging file axi4_stream_test.ucdb
# Writing merged result to SystemCoverage.ucdb
# 
# End time: 17:38:08 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 17:38:08 on Aug 23,2019
# vcover report SystemCoverage.ucdb -cvg -details 
# COVERGROUP COVERAGE:
# -----------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal    Status               
#                                                                                               
# -----------------------------------------------------------------------------------------------
#  TYPE /top/vif/axi4_cg                                  46.9%        100    Uncovered            
#     covered/total bins:                                    32        544                      
#     missing/total bins:                                   512        544                      
#     % Hit:                                               5.8%        100                      
#     Coverpoint axi4_cg::T_VALID                        100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#     Coverpoint axi4_cg::T_READY                        100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#     Coverpoint axi4_cg::CONSECUTIVE_TRANSACTIONS         0.4%        100    Uncovered            
#         covered/total bins:                                 2        443                      
#         missing/total bins:                               441        443                      
#         % Hit:                                           0.4%        100                      
#     Coverpoint axi4_cg::TRANSACTION_WAITING              5.8%        100    Uncovered            
#         covered/total bins:                                 1         17                      
#         missing/total bins:                                16         17                      
#         % Hit:                                           5.8%        100                      
#     Coverpoint axi4_cg::TRANSACTION_PAUSE                0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#     Coverpoint axi4_cg::READY_WITHOUT_VALID             51.6%        100    Uncovered            
#         covered/total bins:                                16         31                      
#         missing/total bins:                                15         31                      
#         % Hit:                                          51.6%        100                      
#     Coverpoint axi4_cg::TRANSITIONS                     42.8%        100    Uncovered            
#         covered/total bins:                                 6         14                      
#         missing/total bins:                                 8         14                      
#         % Hit:                                          42.8%        100                      
#     Cross axi4_cg::CASES_VALID_READY                    75.0%        100    Uncovered            
#         covered/total bins:                                 3          4                      
#         missing/total bins:                                 1          4                      
#         % Hit:                                          75.0%        100                      
#  Covergroup instance \/top/vif/axi4                     46.9%        100    Uncovered            
#     covered/total bins:                                    32        544                      
#     missing/total bins:                                   512        544                      
#     % Hit:                                               5.8%        100                      
#     Coverpoint T_VALID                                 100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                      1031          1    Covered              
#         bin auto[1]                                       100          1    Covered              
#     Coverpoint T_READY                                 100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                       594          1    Covered              
#         bin auto[1]                                    717736          1    Covered              
#     Coverpoint CONSECUTIVE_TRANSACTIONS                  0.4%        100    Uncovered            
#         covered/total bins:                                 2        443                      
#         missing/total bins:                               441        443                      
#         % Hit:                                           0.4%        100                      
#         bin transactions_single                            89          1    Covered              
#         bin transactions_1_5[2=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[2=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*2]=>1]                   5          1    Covered              
#         bin transactions_1_5[1=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[1=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*2]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*3]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*4]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*5]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*6]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*7]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*8]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>2]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>1]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*9]=>0]                   0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>2]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>1]                  0          1    ZERO                 
#         bin transactions_1_5[0=>3[*10]=>0]                  0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[2=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[1=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*11]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*12]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*13]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*14]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*15]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*16]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*17]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*18]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*19]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*20]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*21]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*22]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*23]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*24]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*25]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*26]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*27]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*28]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*29]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*30]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*31]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*32]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*33]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*34]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*35]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*36]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*37]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*38]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*39]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*40]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*41]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*42]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*43]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*44]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*45]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*46]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*47]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*48]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*49]=>0]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>2]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>1]                0          1    ZERO                 
#         bin transactions_11_50[0=>3[*50]=>0]                0          1    ZERO                 
#         bin transactions_huge                               0          1    ZERO                 
#     Coverpoint TRANSACTION_WAITING                       5.8%        100    Uncovered            
#         covered/total bins:                                 1         17                      
#         missing/total bins:                                16         17                      
#         % Hit:                                           5.8%        100                      
#         illegal_bin illegal                                 0               ZERO                 
#         bin zero_waiting_time                              95          1    Covered              
#         bin low_waiting_time[2[*1]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*2]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*3]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*4]=>3]                      0          1    ZERO                 
#         bin low_waiting_time[2[*5]=>3]                      0          1    ZERO                 
#         bin medium_waiting_time[2[*6]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*7]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*8]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*9]=>3]                   0          1    ZERO                 
#         bin medium_waiting_time[2[*10]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*11]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*12]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*13]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*14]=>3]                  0          1    ZERO                 
#         bin medium_waiting_time[2[*15]=>3]                  0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint TRANSACTION_PAUSE                         0.0%        100    ZERO                 
#         covered/total bins:                                 0         31                      
#         missing/total bins:                                31         31                      
#         % Hit:                                           0.0%        100                      
#         bin low_waiting_time[3=>0[*1]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*1]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*2]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*3]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*4]=>2]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>3]                   0          1    ZERO                 
#         bin low_waiting_time[3=>0[*5]=>2]                   0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*6]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*7]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*8]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>3]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*9]=>2]                0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*10]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*11]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*12]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*13]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*14]=>2]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>3]               0          1    ZERO                 
#         bin medium_waiting_time[3=>0[*15]=>2]               0          1    ZERO                 
#         bin high_waiting_time                               0          1    ZERO                 
#     Coverpoint READY_WITHOUT_VALID                      51.6%        100    Uncovered            
#         covered/total bins:                                16         31                      
#         missing/total bins:                                15         31                      
#         % Hit:                                          51.6%        100                      
#         bin short_ready_time[1[*1]=>3]                     95          1    Covered              
#         bin short_ready_time[1[*1]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*2]=>3]                     92          1    Covered              
#         bin short_ready_time[1[*2]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*3]=>3]                     87          1    Covered              
#         bin short_ready_time[1[*3]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*4]=>3]                     80          1    Covered              
#         bin short_ready_time[1[*4]=>0]                      0          1    ZERO                 
#         bin short_ready_time[1[*5]=>3]                     76          1    Covered              
#         bin short_ready_time[1[*5]=>0]                      0          1    ZERO                 
#         bin medium_ready_time[1[*6]=>3]                    72          1    Covered              
#         bin medium_ready_time[1[*6]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*7]=>3]                    67          1    Covered              
#         bin medium_ready_time[1[*7]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*8]=>3]                    61          1    Covered              
#         bin medium_ready_time[1[*8]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*9]=>3]                    55          1    Covered              
#         bin medium_ready_time[1[*9]=>0]                     0          1    ZERO                 
#         bin medium_ready_time[1[*10]=>3]                   52          1    Covered              
#         bin medium_ready_time[1[*10]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*11]=>3]                   46          1    Covered              
#         bin medium_ready_time[1[*11]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*12]=>3]                   38          1    Covered              
#         bin medium_ready_time[1[*12]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*13]=>3]                   32          1    Covered              
#         bin medium_ready_time[1[*13]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*14]=>3]                   24          1    Covered              
#         bin medium_ready_time[1[*14]=>0]                    0          1    ZERO                 
#         bin medium_ready_time[1[*15]=>3]                   18          1    Covered              
#         bin medium_ready_time[1[*15]=>0]                    0          1    ZERO                 
#         bin high_ready_time                                14          1    Covered              
#     Coverpoint TRANSITIONS                              42.8%        100    Uncovered            
#         covered/total bins:                                 6         14                      
#         missing/total bins:                                 8         14                      
#         % Hit:                                          42.8%        100                      
#         bin transition[3=>3]                                5          1    Covered              
#         bin transition[3=>2]                                0          1    ZERO                 
#         bin transition[3=>1]                               94          1    Covered              
#         bin transition[3=>0]                                0          1    ZERO                 
#         bin transition[1=>3]                               95          1    Covered              
#         bin transition[1=>2]                                0          1    ZERO                 
#         bin transition[1=>1]                              836          1    Covered              
#         bin transition[1=>0]                                0          1    ZERO                 
#         bin transition[0=>3]                                0          1    ZERO                 
#         bin transition[0=>2]                                0          1    ZERO                 
#         bin transition[0=>1]                                1          1    Covered              
#         bin transition[0=>0]                               98          1    Covered              
#         bin transition[2=>3]                                0          1    ZERO                 
#         bin transition[2=>2]                                0          1    ZERO                 
#     Cross CASES_VALID_READY                             75.0%        100    Uncovered            
#         covered/total bins:                                 3          4                      
#         missing/total bins:                                 1          4                      
#         % Hit:                                          75.0%        100                      
#         bin <auto[0],auto[0]>                              99          1    Covered              
#         bin <auto[0],auto[1]>                             931          1    Covered              
#         bin <auto[1],auto[1]>                             100          1    Covered              
#         bin <auto[1],auto[0]>                               0          1    ZERO                 
#  TYPE /socTest_pkg/template_monitor_afterToDut/template_cg 
#                                                         41.6%        100    Uncovered            
#     covered/total bins:                                     8         24                      
#     missing/total bins:                                    16         24                      
#     % Hit:                                              33.3%        100                      
#     Coverpoint template_cg::ina_cp                      50.0%        100    Uncovered            
#         covered/total bins:                                 2          4                      
#         missing/total bins:                                 2          4                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                      4951          1    Covered              
#         bin auto[1]                                      5049          1    Covered              
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Coverpoint template_cg::inb_cp                      50.0%        100    Uncovered            
#         covered/total bins:                                 2          4                      
#         missing/total bins:                                 2          4                      
#         % Hit:                                          50.0%        100                      
#         bin auto[0]                                      5039          1    Covered              
#         bin auto[1]                                      4961          1    Covered              
#         bin auto[2]                                         0          1    ZERO                 
#         bin auto[3]                                         0          1    ZERO                 
#     Cross template_cg::#cross__0#                       25.0%        100    Uncovered            
#         covered/total bins:                                 4         16                      
#         missing/total bins:                                12         16                      
#         % Hit:                                          25.0%        100                      
#         bin <auto[0],auto[0]>                            2494          1    Covered              
#         bin <auto[1],auto[0]>                            2545          1    Covered              
#         bin <auto[0],auto[1]>                            2457          1    Covered              
#         bin <auto[1],auto[1]>                            2504          1    Covered              
#         bin <auto[2],auto[0]>                               0          1    ZERO                 
#         bin <auto[3],auto[0]>                               0          1    ZERO                 
#         bin <auto[2],auto[1]>                               0          1    ZERO                 
#         bin <auto[3],auto[1]>                               0          1    ZERO                 
#         bin <auto[0],auto[2]>                               0          1    ZERO                 
#         bin <auto[1],auto[2]>                               0          1    ZERO                 
#         bin <auto[2],auto[2]>                               0          1    ZERO                 
#         bin <auto[3],auto[2]>                               0          1    ZERO                 
#         bin <auto[0],auto[3]>                               0          1    ZERO                 
#         bin <auto[1],auto[3]>                               0          1    ZERO                 
#         bin <auto[2],auto[3]>                               0          1    ZERO                 
#         bin <auto[3],auto[3]>                               0          1    ZERO                 
#  CLASS template_monitor_afterToDut
#  TYPE /socTest_pkg/axiLite_fc_subscriber/aL_cg           1.5%        100    Uncovered            
#     covered/total bins:                                     2        128                      
#     missing/total bins:                                   126        128                      
#     % Hit:                                               1.5%        100                      
#     Coverpoint aL_cg::WDATA_cp                           1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:67108863]                              511          1    Covered              
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#     Coverpoint aL_cg::AWADDR_cp                          1.5%        100    Uncovered            
#         covered/total bins:                                 1         64                      
#         missing/total bins:                                63         64                      
#         % Hit:                                           1.5%        100                      
#         bin auto[0:67108863]                              511          1    Covered              
#         bin auto[67108864:134217727]                        0          1    ZERO                 
#         bin auto[134217728:201326591]                       0          1    ZERO                 
#         bin auto[201326592:268435455]                       0          1    ZERO                 
#         bin auto[268435456:335544319]                       0          1    ZERO                 
#         bin auto[335544320:402653183]                       0          1    ZERO                 
#         bin auto[402653184:469762047]                       0          1    ZERO                 
#         bin auto[469762048:536870911]                       0          1    ZERO                 
#         bin auto[536870912:603979775]                       0          1    ZERO                 
#         bin auto[603979776:671088639]                       0          1    ZERO                 
#         bin auto[671088640:738197503]                       0          1    ZERO                 
#         bin auto[738197504:805306367]                       0          1    ZERO                 
#         bin auto[805306368:872415231]                       0          1    ZERO                 
#         bin auto[872415232:939524095]                       0          1    ZERO                 
#         bin auto[939524096:1006632959]                      0          1    ZERO                 
#         bin auto[1006632960:1073741823]                     0          1    ZERO                 
#         bin auto[1073741824:1140850687]                     0          1    ZERO                 
#         bin auto[1140850688:1207959551]                     0          1    ZERO                 
#         bin auto[1207959552:1275068415]                     0          1    ZERO                 
#         bin auto[1275068416:1342177279]                     0          1    ZERO                 
#         bin auto[1342177280:1409286143]                     0          1    ZERO                 
#         bin auto[1409286144:1476395007]                     0          1    ZERO                 
#         bin auto[1476395008:1543503871]                     0          1    ZERO                 
#         bin auto[1543503872:1610612735]                     0          1    ZERO                 
#         bin auto[1610612736:1677721599]                     0          1    ZERO                 
#         bin auto[1677721600:1744830463]                     0          1    ZERO                 
#         bin auto[1744830464:1811939327]                     0          1    ZERO                 
#         bin auto[1811939328:1879048191]                     0          1    ZERO                 
#         bin auto[1879048192:1946157055]                     0          1    ZERO                 
#         bin auto[1946157056:2013265919]                     0          1    ZERO                 
#         bin auto[2013265920:2080374783]                     0          1    ZERO                 
#         bin auto[2080374784:2147483647]                     0          1    ZERO                 
#         bin auto[2147483648:2214592511]                     0          1    ZERO                 
#         bin auto[2214592512:2281701375]                     0          1    ZERO                 
#         bin auto[2281701376:2348810239]                     0          1    ZERO                 
#         bin auto[2348810240:2415919103]                     0          1    ZERO                 
#         bin auto[2415919104:2483027967]                     0          1    ZERO                 
#         bin auto[2483027968:2550136831]                     0          1    ZERO                 
#         bin auto[2550136832:2617245695]                     0          1    ZERO                 
#         bin auto[2617245696:2684354559]                     0          1    ZERO                 
#         bin auto[2684354560:2751463423]                     0          1    ZERO                 
#         bin auto[2751463424:2818572287]                     0          1    ZERO                 
#         bin auto[2818572288:2885681151]                     0          1    ZERO                 
#         bin auto[2885681152:2952790015]                     0          1    ZERO                 
#         bin auto[2952790016:3019898879]                     0          1    ZERO                 
#         bin auto[3019898880:3087007743]                     0          1    ZERO                 
#         bin auto[3087007744:3154116607]                     0          1    ZERO                 
#         bin auto[3154116608:3221225471]                     0          1    ZERO                 
#         bin auto[3221225472:3288334335]                     0          1    ZERO                 
#         bin auto[3288334336:3355443199]                     0          1    ZERO                 
#         bin auto[3355443200:3422552063]                     0          1    ZERO                 
#         bin auto[3422552064:3489660927]                     0          1    ZERO                 
#         bin auto[3489660928:3556769791]                     0          1    ZERO                 
#         bin auto[3556769792:3623878655]                     0          1    ZERO                 
#         bin auto[3623878656:3690987519]                     0          1    ZERO                 
#         bin auto[3690987520:3758096383]                     0          1    ZERO                 
#         bin auto[3758096384:3825205247]                     0          1    ZERO                 
#         bin auto[3825205248:3892314111]                     0          1    ZERO                 
#         bin auto[3892314112:3959422975]                     0          1    ZERO                 
#         bin auto[3959422976:4026531839]                     0          1    ZERO                 
#         bin auto[4026531840:4093640703]                     0          1    ZERO                 
#         bin auto[4093640704:4160749567]                     0          1    ZERO                 
#         bin auto[4160749568:4227858431]                     0          1    ZERO                 
#         bin auto[4227858432:4294967295]                     0          1    ZERO                 
#  CLASS axiLite_fc_subscriber
#  TYPE /socTest_pkg/rgb_fc_subscriber/rgb_cg            100.0%        100    Covered              
#     covered/total bins:                                   454        454                      
#     missing/total bins:                                     0        454                      
#     % Hit:                                             100.0%        100                      
#     Coverpoint rgb_cg::iRed_cp                         100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:3]                                   94703          1    Covered              
#         bin auto[4:7]                                    9572          1    Covered              
#         bin auto[8:11]                                   9742          1    Covered              
#         bin auto[12:15]                                  9892          1    Covered              
#         bin auto[16:19]                                  9720          1    Covered              
#         bin auto[20:23]                                  9498          1    Covered              
#         bin auto[24:27]                                  9852          1    Covered              
#         bin auto[28:31]                                  9552          1    Covered              
#         bin auto[32:35]                                  9638          1    Covered              
#         bin auto[36:39]                                  9668          1    Covered              
#         bin auto[40:43]                                  9860          1    Covered              
#         bin auto[44:47]                                  9744          1    Covered              
#         bin auto[48:51]                                  9918          1    Covered              
#         bin auto[52:55]                                  9752          1    Covered              
#         bin auto[56:59]                                  9668          1    Covered              
#         bin auto[60:63]                                  9658          1    Covered              
#         bin auto[64:67]                                  9926          1    Covered              
#         bin auto[68:71]                                  9466          1    Covered              
#         bin auto[72:75]                                  9714          1    Covered              
#         bin auto[76:79]                                  9690          1    Covered              
#         bin auto[80:83]                                  9726          1    Covered              
#         bin auto[84:87]                                  9606          1    Covered              
#         bin auto[88:91]                                  9978          1    Covered              
#         bin auto[92:95]                                  9742          1    Covered              
#         bin auto[96:99]                                  9772          1    Covered              
#         bin auto[100:103]                                9812          1    Covered              
#         bin auto[104:107]                                9900          1    Covered              
#         bin auto[108:111]                                9768          1    Covered              
#         bin auto[112:115]                                9596          1    Covered              
#         bin auto[116:119]                                9650          1    Covered              
#         bin auto[120:123]                                9724          1    Covered              
#         bin auto[124:127]                                9518          1    Covered              
#         bin auto[128:131]                                9660          1    Covered              
#         bin auto[132:135]                                9600          1    Covered              
#         bin auto[136:139]                                9840          1    Covered              
#         bin auto[140:143]                                9620          1    Covered              
#         bin auto[144:147]                                9616          1    Covered              
#         bin auto[148:151]                                9828          1    Covered              
#         bin auto[152:155]                                9688          1    Covered              
#         bin auto[156:159]                                9664          1    Covered              
#         bin auto[160:163]                                9808          1    Covered              
#         bin auto[164:167]                                9782          1    Covered              
#         bin auto[168:171]                                9630          1    Covered              
#         bin auto[172:175]                                9606          1    Covered              
#         bin auto[176:179]                                9800          1    Covered              
#         bin auto[180:183]                                9714          1    Covered              
#         bin auto[184:187]                                9732          1    Covered              
#         bin auto[188:191]                                9736          1    Covered              
#         bin auto[192:195]                                9832          1    Covered              
#         bin auto[196:199]                                9800          1    Covered              
#         bin auto[200:203]                                9576          1    Covered              
#         bin auto[204:207]                                9886          1    Covered              
#         bin auto[208:211]                                9614          1    Covered              
#         bin auto[212:215]                                9512          1    Covered              
#         bin auto[216:219]                                9876          1    Covered              
#         bin auto[220:223]                                9652          1    Covered              
#         bin auto[224:227]                                9688          1    Covered              
#         bin auto[228:231]                                9930          1    Covered              
#         bin auto[232:235]                                9928          1    Covered              
#         bin auto[236:239]                                9514          1    Covered              
#         bin auto[240:243]                                9830          1    Covered              
#         bin auto[244:247]                                9806          1    Covered              
#         bin auto[248:251]                               19733          1    Covered              
#         bin auto[252:255]                                9676          1    Covered              
#     Coverpoint rgb_cg::iGreen_cp                       100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:3]                                   94737          1    Covered              
#         bin auto[4:7]                                    9622          1    Covered              
#         bin auto[8:11]                                   9560          1    Covered              
#         bin auto[12:15]                                 10004          1    Covered              
#         bin auto[16:19]                                  9692          1    Covered              
#         bin auto[20:23]                                  9622          1    Covered              
#         bin auto[24:27]                                  9758          1    Covered              
#         bin auto[28:31]                                  9646          1    Covered              
#         bin auto[32:35]                                  9784          1    Covered              
#         bin auto[36:39]                                  9870          1    Covered              
#         bin auto[40:43]                                  9772          1    Covered              
#         bin auto[44:47]                                  9482          1    Covered              
#         bin auto[48:51]                                  9606          1    Covered              
#         bin auto[52:55]                                  9490          1    Covered              
#         bin auto[56:59]                                  9470          1    Covered              
#         bin auto[60:63]                                  9694          1    Covered              
#         bin auto[64:67]                                  9690          1    Covered              
#         bin auto[68:71]                                  9730          1    Covered              
#         bin auto[72:75]                                  9818          1    Covered              
#         bin auto[76:79]                                  9838          1    Covered              
#         bin auto[80:83]                                  9704          1    Covered              
#         bin auto[84:87]                                  9482          1    Covered              
#         bin auto[88:91]                                  9674          1    Covered              
#         bin auto[92:95]                                  9762          1    Covered              
#         bin auto[96:99]                                  9774          1    Covered              
#         bin auto[100:103]                                9702          1    Covered              
#         bin auto[104:107]                                9604          1    Covered              
#         bin auto[108:111]                                9784          1    Covered              
#         bin auto[112:115]                                9828          1    Covered              
#         bin auto[116:119]                                9738          1    Covered              
#         bin auto[120:123]                                9842          1    Covered              
#         bin auto[124:127]                                9862          1    Covered              
#         bin auto[128:131]                                9834          1    Covered              
#         bin auto[132:135]                                9772          1    Covered              
#         bin auto[136:139]                                9804          1    Covered              
#         bin auto[140:143]                                9762          1    Covered              
#         bin auto[144:147]                                9776          1    Covered              
#         bin auto[148:151]                                9814          1    Covered              
#         bin auto[152:155]                                9722          1    Covered              
#         bin auto[156:159]                                9652          1    Covered              
#         bin auto[160:163]                                9930          1    Covered              
#         bin auto[164:167]                                9770          1    Covered              
#         bin auto[168:171]                                9414          1    Covered              
#         bin auto[172:175]                                9632          1    Covered              
#         bin auto[176:179]                                9394          1    Covered              
#         bin auto[180:183]                                9742          1    Covered              
#         bin auto[184:187]                                9658          1    Covered              
#         bin auto[188:191]                               19853          1    Covered              
#         bin auto[192:195]                                9670          1    Covered              
#         bin auto[196:199]                                9850          1    Covered              
#         bin auto[200:203]                               10024          1    Covered              
#         bin auto[204:207]                                9748          1    Covered              
#         bin auto[208:211]                                9926          1    Covered              
#         bin auto[212:215]                                9954          1    Covered              
#         bin auto[216:219]                                9758          1    Covered              
#         bin auto[220:223]                                9602          1    Covered              
#         bin auto[224:227]                                9710          1    Covered              
#         bin auto[228:231]                                9530          1    Covered              
#         bin auto[232:235]                                9708          1    Covered              
#         bin auto[236:239]                                9680          1    Covered              
#         bin auto[240:243]                                9712          1    Covered              
#         bin auto[244:247]                                9650          1    Covered              
#         bin auto[248:251]                                9794          1    Covered              
#         bin auto[252:255]                                9716          1    Covered              
#     Coverpoint rgb_cg::iBlue_cp                        100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:3]                                   94547          1    Covered              
#         bin auto[4:7]                                    9804          1    Covered              
#         bin auto[8:11]                                   9862          1    Covered              
#         bin auto[12:15]                                  9560          1    Covered              
#         bin auto[16:19]                                  9828          1    Covered              
#         bin auto[20:23]                                  9686          1    Covered              
#         bin auto[24:27]                                 10058          1    Covered              
#         bin auto[28:31]                                  9872          1    Covered              
#         bin auto[32:35]                                  9572          1    Covered              
#         bin auto[36:39]                                  9592          1    Covered              
#         bin auto[40:43]                                  9686          1    Covered              
#         bin auto[44:47]                                  9864          1    Covered              
#         bin auto[48:51]                                  9902          1    Covered              
#         bin auto[52:55]                                  9782          1    Covered              
#         bin auto[56:59]                                  9832          1    Covered              
#         bin auto[60:63]                                  9880          1    Covered              
#         bin auto[64:67]                                  9664          1    Covered              
#         bin auto[68:71]                                  9884          1    Covered              
#         bin auto[72:75]                                  9698          1    Covered              
#         bin auto[76:79]                                  9916          1    Covered              
#         bin auto[80:83]                                  9820          1    Covered              
#         bin auto[84:87]                                  9604          1    Covered              
#         bin auto[88:91]                                  9832          1    Covered              
#         bin auto[92:95]                                  9654          1    Covered              
#         bin auto[96:99]                                  9832          1    Covered              
#         bin auto[100:103]                                9762          1    Covered              
#         bin auto[104:107]                                9650          1    Covered              
#         bin auto[108:111]                                9886          1    Covered              
#         bin auto[112:115]                                9666          1    Covered              
#         bin auto[116:119]                                9400          1    Covered              
#         bin auto[120:123]                                9822          1    Covered              
#         bin auto[124:127]                                9930          1    Covered              
#         bin auto[128:131]                                9656          1    Covered              
#         bin auto[132:135]                                9452          1    Covered              
#         bin auto[136:139]                                9650          1    Covered              
#         bin auto[140:143]                                9762          1    Covered              
#         bin auto[144:147]                                9744          1    Covered              
#         bin auto[148:151]                                9826          1    Covered              
#         bin auto[152:155]                                9760          1    Covered              
#         bin auto[156:159]                                9624          1    Covered              
#         bin auto[160:163]                                9736          1    Covered              
#         bin auto[164:167]                                9514          1    Covered              
#         bin auto[168:171]                               19275          1    Covered              
#         bin auto[172:175]                                9752          1    Covered              
#         bin auto[176:179]                                9662          1    Covered              
#         bin auto[180:183]                                9722          1    Covered              
#         bin auto[184:187]                                9722          1    Covered              
#         bin auto[188:191]                                9690          1    Covered              
#         bin auto[192:195]                                9688          1    Covered              
#         bin auto[196:199]                                9612          1    Covered              
#         bin auto[200:203]                                9794          1    Covered              
#         bin auto[204:207]                                9338          1    Covered              
#         bin auto[208:211]                                9804          1    Covered              
#         bin auto[212:215]                                9690          1    Covered              
#         bin auto[216:219]                                9910          1    Covered              
#         bin auto[220:223]                                9632          1    Covered              
#         bin auto[224:227]                                9680          1    Covered              
#         bin auto[228:231]                                9652          1    Covered              
#         bin auto[232:235]                                9706          1    Covered              
#         bin auto[236:239]                                9660          1    Covered              
#         bin auto[240:243]                                9624          1    Covered              
#         bin auto[244:247]                                9894          1    Covered              
#         bin auto[248:251]                                9974          1    Covered              
#         bin auto[252:255]                                9650          1    Covered              
#     Coverpoint rgb_cg::iPixelEn_cp                     100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                    405720          1    Covered              
#         bin auto[1]                                    311482          1    Covered              
#     Coverpoint rgb_cg::iValid_cp                       100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                    406142          1    Covered              
#         bin auto[1]                                    311060          1    Covered              
#     Coverpoint rgb_cg::iEof_cp                         100.0%        100    Covered              
#         covered/total bins:                                 2          2                      
#         missing/total bins:                                 0          2                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0]                                    405472          1    Covered              
#         bin auto[1]                                    311730          1    Covered              
#     Coverpoint rgb_cg::iX_cp                           100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:31]                                  94915          1    Covered              
#         bin auto[32:63]                                  9556          1    Covered              
#         bin auto[64:95]                                  9558          1    Covered              
#         bin auto[96:127]                                 9892          1    Covered              
#         bin auto[128:159]                                9628          1    Covered              
#         bin auto[160:191]                                9842          1    Covered              
#         bin auto[192:223]                                9866          1    Covered              
#         bin auto[224:255]                                9828          1    Covered              
#         bin auto[256:287]                                9826          1    Covered              
#         bin auto[288:319]                                9788          1    Covered              
#         bin auto[320:351]                                9566          1    Covered              
#         bin auto[352:383]                                9664          1    Covered              
#         bin auto[384:415]                                9702          1    Covered              
#         bin auto[416:447]                                9524          1    Covered              
#         bin auto[448:479]                                9864          1    Covered              
#         bin auto[480:511]                                9562          1    Covered              
#         bin auto[512:543]                                9518          1    Covered              
#         bin auto[544:575]                                9768          1    Covered              
#         bin auto[576:607]                                9850          1    Covered              
#         bin auto[608:639]                                9922          1    Covered              
#         bin auto[640:671]                                9812          1    Covered              
#         bin auto[672:703]                                9776          1    Covered              
#         bin auto[704:735]                                9722          1    Covered              
#         bin auto[736:767]                                9550          1    Covered              
#         bin auto[768:799]                                9732          1    Covered              
#         bin auto[800:831]                                9886          1    Covered              
#         bin auto[832:863]                                9476          1    Covered              
#         bin auto[864:895]                                9848          1    Covered              
#         bin auto[896:927]                                9618          1    Covered              
#         bin auto[928:959]                                9778          1    Covered              
#         bin auto[960:991]                                9880          1    Covered              
#         bin auto[992:1023]                               9846          1    Covered              
#         bin auto[1024:1055]                              9662          1    Covered              
#         bin auto[1056:1087]                              9700          1    Covered              
#         bin auto[1088:1119]                              9450          1    Covered              
#         bin auto[1120:1151]                              9780          1    Covered              
#         bin auto[1152:1183]                              9604          1    Covered              
#         bin auto[1184:1215]                             19715          1    Covered              
#         bin auto[1216:1247]                              9586          1    Covered              
#         bin auto[1248:1279]                              9762          1    Covered              
#         bin auto[1280:1311]                              9648          1    Covered              
#         bin auto[1312:1343]                              9840          1    Covered              
#         bin auto[1344:1375]                              9966          1    Covered              
#         bin auto[1376:1407]                              9656          1    Covered              
#         bin auto[1408:1439]                              9736          1    Covered              
#         bin auto[1440:1471]                              9436          1    Covered              
#         bin auto[1472:1503]                              9734          1    Covered              
#         bin auto[1504:1535]                              9850          1    Covered              
#         bin auto[1536:1567]                              9798          1    Covered              
#         bin auto[1568:1599]                              9590          1    Covered              
#         bin auto[1600:1631]                              9732          1    Covered              
#         bin auto[1632:1663]                              9764          1    Covered              
#         bin auto[1664:1695]                              9778          1    Covered              
#         bin auto[1696:1727]                              9710          1    Covered              
#         bin auto[1728:1759]                              9374          1    Covered              
#         bin auto[1760:1791]                              9826          1    Covered              
#         bin auto[1792:1823]                              9524          1    Covered              
#         bin auto[1824:1855]                              9760          1    Covered              
#         bin auto[1856:1887]                              9874          1    Covered              
#         bin auto[1888:1919]                              9644          1    Covered              
#         bin auto[1920:1951]                              9796          1    Covered              
#         bin auto[1952:1983]                              9684          1    Covered              
#         bin auto[1984:2015]                              9868          1    Covered              
#         bin auto[2016:2047]                              9792          1    Covered              
#     Coverpoint rgb_cg::iY_cp                           100.0%        100    Covered              
#         covered/total bins:                                64         64                      
#         missing/total bins:                                 0         64                      
#         % Hit:                                         100.0%        100                      
#         bin auto[0:31]                                  94841          1    Covered              
#         bin auto[32:63]                                  9596          1    Covered              
#         bin auto[64:95]                                  9570          1    Covered              
#         bin auto[96:127]                                 9806          1    Covered              
#         bin auto[128:159]                                9542          1    Covered              
#         bin auto[160:191]                                9852          1    Covered              
#         bin auto[192:223]                                9790          1    Covered              
#         bin auto[224:255]                                9864          1    Covered              
#         bin auto[256:287]                                9670          1    Covered              
#         bin auto[288:319]                                9510          1    Covered              
#         bin auto[320:351]                                9846          1    Covered              
#         bin auto[352:383]                                9612          1    Covered              
#         bin auto[384:415]                                9916          1    Covered              
#         bin auto[416:447]                                9870          1    Covered              
#         bin auto[448:479]                                9994          1    Covered              
#         bin auto[480:511]                                9742          1    Covered              
#         bin auto[512:543]                                9764          1    Covered              
#         bin auto[544:575]                                9572          1    Covered              
#         bin auto[576:607]                                9508          1    Covered              
#         bin auto[608:639]                                9746          1    Covered              
#         bin auto[640:671]                                9636          1    Covered              
#         bin auto[672:703]                                9560          1    Covered              
#         bin auto[704:735]                                9884          1    Covered              
#         bin auto[736:767]                                9924          1    Covered              
#         bin auto[768:799]                                9788          1    Covered              
#         bin auto[800:831]                                9966          1    Covered              
#         bin auto[832:863]                                9440          1    Covered              
#         bin auto[864:895]                                9610          1    Covered              
#         bin auto[896:927]                                9760          1    Covered              
#         bin auto[928:959]                                9614          1    Covered              
#         bin auto[960:991]                                9898          1    Covered              
#         bin auto[992:1023]                               9642          1    Covered              
#         bin auto[1024:1055]                              9702          1    Covered              
#         bin auto[1056:1087]                              9828          1    Covered              
#         bin auto[1088:1119]                              9922          1    Covered              
#         bin auto[1120:1151]                              9786          1    Covered              
#         bin auto[1152:1183]                              9712          1    Covered              
#         bin auto[1184:1215]                              9724          1    Covered              
#         bin auto[1216:1247]                              9748          1    Covered              
#         bin auto[1248:1279]                              9680          1    Covered              
#         bin auto[1280:1311]                              9762          1    Covered              
#         bin auto[1312:1343]                              9558          1    Covered              
#         bin auto[1344:1375]                              9988          1    Covered              
#         bin auto[1376:1407]                              9612          1    Covered              
#         bin auto[1408:1439]                              9680          1    Covered              
#         bin auto[1440:1471]                              9772          1    Covered              
#         bin auto[1472:1503]                              9626          1    Covered              
#         bin auto[1504:1535]                              9658          1    Covered              
#         bin auto[1536:1567]                              9632          1    Covered              
#         bin auto[1568:1599]                              9722          1    Covered              
#         bin auto[1600:1631]                             19893          1    Covered              
#         bin auto[1632:1663]                              9578          1    Covered              
#         bin auto[1664:1695]                              9646          1    Covered              
#         bin auto[1696:1727]                              9692          1    Covered              
#         bin auto[1728:1759]                              9784          1    Covered              
#         bin auto[1760:1791]                              9764          1    Covered              
#         bin auto[1792:1823]                              9506          1    Covered              
#         bin auto[1824:1855]                              9924          1    Covered              
#         bin auto[1856:1887]                              9456          1    Covered              
#         bin auto[1888:1919]                              9504          1    Covered              
#         bin auto[1920:1951]                              9904          1    Covered              
#         bin auto[1952:1983]                              9600          1    Covered              
#         bin auto[1984:2015]                              9768          1    Covered              
#         bin auto[2016:2047]                              9738          1    Covered              
#     Cross rgb_cg::#cross__0#                           100.0%        100    Covered              
#         covered/total bins:                               128        128                      
#         missing/total bins:                                 0        128                      
#         % Hit:                                         100.0%        100                      
#         bin <auto[0:3],auto[0]>                         89979          1    Covered              
#         bin <auto[4:7],auto[0]>                          4774          1    Covered              
#         bin <auto[8:11],auto[0]>                         4798          1    Covered              
#         bin <auto[12:15],auto[0]>                        4908          1    Covered              
#         bin <auto[16:19],auto[0]>                        4834          1    Covered              
#         bin <auto[20:23],auto[0]>                        4652          1    Covered              
#         bin <auto[24:27],auto[0]>                        4888          1    Covered              
#         bin <auto[28:31],auto[0]>                        4804          1    Covered              
#         bin <auto[32:35],auto[0]>                        4820          1    Covered              
#         bin <auto[36:39],auto[0]>                        4864          1    Covered              
#         bin <auto[40:43],auto[0]>                        4986          1    Covered              
#         bin <auto[44:47],auto[0]>                        4988          1    Covered              
#         bin <auto[48:51],auto[0]>                        4942          1    Covered              
#         bin <auto[52:55],auto[0]>                        4830          1    Covered              
#         bin <auto[56:59],auto[0]>                        4820          1    Covered              
#         bin <auto[60:63],auto[0]>                        4694          1    Covered              
#         bin <auto[64:67],auto[0]>                        4948          1    Covered              
#         bin <auto[68:71],auto[0]>                        4798          1    Covered              
#         bin <auto[72:75],auto[0]>                        4710          1    Covered              
#         bin <auto[76:79],auto[0]>                        4848          1    Covered              
#         bin <auto[80:83],auto[0]>                        4810          1    Covered              
#         bin <auto[84:87],auto[0]>                        4772          1    Covered              
#         bin <auto[88:91],auto[0]>                        4924          1    Covered              
#         bin <auto[92:95],auto[0]>                        4804          1    Covered              
#         bin <auto[96:99],auto[0]>                        4980          1    Covered              
#         bin <auto[100:103],auto[0]>                      4908          1    Covered              
#         bin <auto[104:107],auto[0]>                      4814          1    Covered              
#         bin <auto[108:111],auto[0]>                      4922          1    Covered              
#         bin <auto[112:115],auto[0]>                      4828          1    Covered              
#         bin <auto[116:119],auto[0]>                      4864          1    Covered              
#         bin <auto[120:123],auto[0]>                      4902          1    Covered              
#         bin <auto[124:127],auto[0]>                      4564          1    Covered              
#         bin <auto[128:131],auto[0]>                      4846          1    Covered              
#         bin <auto[132:135],auto[0]>                      4888          1    Covered              
#         bin <auto[136:139],auto[0]>                      4930          1    Covered              
#         bin <auto[140:143],auto[0]>                      4706          1    Covered              
#         bin <auto[144:147],auto[0]>                      4816          1    Covered              
#         bin <auto[148:151],auto[0]>                      4782          1    Covered              
#         bin <auto[152:155],auto[0]>                      4926          1    Covered              
#         bin <auto[156:159],auto[0]>                      4796          1    Covered              
#         bin <auto[160:163],auto[0]>                      4790          1    Covered              
#         bin <auto[164:167],auto[0]>                      4906          1    Covered              
#         bin <auto[168:171],auto[0]>                      4820          1    Covered              
#         bin <auto[172:175],auto[0]>                      4784          1    Covered              
#         bin <auto[176:179],auto[0]>                      4900          1    Covered              
#         bin <auto[180:183],auto[0]>                      4826          1    Covered              
#         bin <auto[184:187],auto[0]>                      4824          1    Covered              
#         bin <auto[188:191],auto[0]>                      4810          1    Covered              
#         bin <auto[192:195],auto[0]>                      4948          1    Covered              
#         bin <auto[196:199],auto[0]>                      4892          1    Covered              
#         bin <auto[200:203],auto[0]>                      4790          1    Covered              
#         bin <auto[204:207],auto[0]>                      4994          1    Covered              
#         bin <auto[208:211],auto[0]>                      4834          1    Covered              
#         bin <auto[212:215],auto[0]>                      4728          1    Covered              
#         bin <auto[216:219],auto[0]>                      4920          1    Covered              
#         bin <auto[220:223],auto[0]>                      4970          1    Covered              
#         bin <auto[224:227],auto[0]>                      4794          1    Covered              
#         bin <auto[228:231],auto[0]>                      4946          1    Covered              
#         bin <auto[232:235],auto[0]>                      5094          1    Covered              
#         bin <auto[236:239],auto[0]>                      4718          1    Covered              
#         bin <auto[240:243],auto[0]>                      4880          1    Covered              
#         bin <auto[244:247],auto[0]>                      4864          1    Covered              
#         bin <auto[248:251],auto[0]>                     14899          1    Covered              
#         bin <auto[252:255],auto[0]>                      4874          1    Covered              
#         bin <auto[0:3],auto[1]>                          4724          1    Covered              
#         bin <auto[4:7],auto[1]>                          4798          1    Covered              
#         bin <auto[8:11],auto[1]>                         4944          1    Covered              
#         bin <auto[12:15],auto[1]>                        4984          1    Covered              
#         bin <auto[16:19],auto[1]>                        4886          1    Covered              
#         bin <auto[20:23],auto[1]>                        4846          1    Covered              
#         bin <auto[24:27],auto[1]>                        4964          1    Covered              
#         bin <auto[28:31],auto[1]>                        4748          1    Covered              
#         bin <auto[32:35],auto[1]>                        4818          1    Covered              
#         bin <auto[36:39],auto[1]>                        4804          1    Covered              
#         bin <auto[40:43],auto[1]>                        4874          1    Covered              
#         bin <auto[44:47],auto[1]>                        4756          1    Covered              
#         bin <auto[48:51],auto[1]>                        4976          1    Covered              
#         bin <auto[52:55],auto[1]>                        4922          1    Covered              
#         bin <auto[56:59],auto[1]>                        4848          1    Covered              
#         bin <auto[60:63],auto[1]>                        4964          1    Covered              
#         bin <auto[64:67],auto[1]>                        4978          1    Covered              
#         bin <auto[68:71],auto[1]>                        4668          1    Covered              
#         bin <auto[72:75],auto[1]>                        5004          1    Covered              
#         bin <auto[76:79],auto[1]>                        4842          1    Covered              
#         bin <auto[80:83],auto[1]>                        4916          1    Covered              
#         bin <auto[84:87],auto[1]>                        4834          1    Covered              
#         bin <auto[88:91],auto[1]>                        5054          1    Covered              
#         bin <auto[92:95],auto[1]>                        4938          1    Covered              
#         bin <auto[96:99],auto[1]>                        4792          1    Covered              
#         bin <auto[100:103],auto[1]>                      4904          1    Covered              
#         bin <auto[104:107],auto[1]>                      5086          1    Covered              
#         bin <auto[108:111],auto[1]>                      4846          1    Covered              
#         bin <auto[112:115],auto[1]>                      4768          1    Covered              
#         bin <auto[116:119],auto[1]>                      4786          1    Covered              
#         bin <auto[120:123],auto[1]>                      4822          1    Covered              
#         bin <auto[124:127],auto[1]>                      4954          1    Covered              
#         bin <auto[128:131],auto[1]>                      4814          1    Covered              
#         bin <auto[132:135],auto[1]>                      4712          1    Covered              
#         bin <auto[136:139],auto[1]>                      4910          1    Covered              
#         bin <auto[140:143],auto[1]>                      4914          1    Covered              
#         bin <auto[144:147],auto[1]>                      4800          1    Covered              
#         bin <auto[148:151],auto[1]>                      5046          1    Covered              
#         bin <auto[152:155],auto[1]>                      4762          1    Covered              
#         bin <auto[156:159],auto[1]>                      4868          1    Covered              
#         bin <auto[160:163],auto[1]>                      5018          1    Covered              
#         bin <auto[164:167],auto[1]>                      4876          1    Covered              
#         bin <auto[168:171],auto[1]>                      4810          1    Covered              
#         bin <auto[172:175],auto[1]>                      4822          1    Covered              
#         bin <auto[176:179],auto[1]>                      4900          1    Covered              
#         bin <auto[180:183],auto[1]>                      4888          1    Covered              
#         bin <auto[184:187],auto[1]>                      4908          1    Covered              
#         bin <auto[188:191],auto[1]>                      4926          1    Covered              
#         bin <auto[192:195],auto[1]>                      4884          1    Covered              
#         bin <auto[196:199],auto[1]>                      4908          1    Covered              
#         bin <auto[200:203],auto[1]>                      4786          1    Covered              
#         bin <auto[204:207],auto[1]>                      4892          1    Covered              
#         bin <auto[208:211],auto[1]>                      4780          1    Covered              
#         bin <auto[212:215],auto[1]>                      4784          1    Covered              
#         bin <auto[216:219],auto[1]>                      4956          1    Covered              
#         bin <auto[220:223],auto[1]>                      4682          1    Covered              
#         bin <auto[224:227],auto[1]>                      4894          1    Covered              
#         bin <auto[228:231],auto[1]>                      4984          1    Covered              
#         bin <auto[232:235],auto[1]>                      4834          1    Covered              
#         bin <auto[236:239],auto[1]>                      4796          1    Covered              
#         bin <auto[240:243],auto[1]>                      4950          1    Covered              
#         bin <auto[244:247],auto[1]>                      4942          1    Covered              
#         bin <auto[248:251],auto[1]>                      4834          1    Covered              
#         bin <auto[252:255],auto[1]>                      4802          1    Covered              
#  CLASS rgb_fc_subscriber
# 
# TOTAL COVERGROUP COVERAGE: 47.5%  COVERGROUP TYPES: 4
# End time: 17:38:08 on Aug 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# add testbrowser not supported in batch mode
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 17:38:08 on Aug 23,2019
# vcover report -html -htmldir ../modules/doc/covhtmlreports/SystemCoverage -source -details -assert -directive -cvg -code bcefst -verbose -threshL 50 -threshH 90 SystemCoverage.ucdb 
# New HTML report activated...
# Generating 'Scope 25 : /top/vif'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 48 : /top/frame_slave_if'...
# Generating 'Statements'...
# Generating 'Scope 15 : work.template'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 51 : /top/templateDut/dut'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'FSMs'...
# Generating 'Scope 14 : work.adder'...
# Generating 'Scope 50 : /top/templateDut'...
# Generating 'Scope 20 : work.vfpconfig(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 63 : /top/vfpConfig_test/dutVFP_v1Inst/vfpConfigInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'Conditions'...
# Generating 'Scope 21 : work.videoprocess_v1_0_m_axis_mm2s(arch_imp)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 177 : /top/vfpConfig_test/dutVFP_v1Inst/mm2sInst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Expressions'...
# Generating 'FSMs'...
# Generating 'Scope 19 : work.vfp_v1_0(arch_imp)'...
# Generating 'Scope 62 : /top/vfpConfig_test/dutVFP_v1Inst'...
# Generating 'Scope 16 : work.vfpConfigDut'...
# Generating 'Scope 61 : /top/vfpConfig_test'...
# Generating 'Scope 22 : work.pixelcord(rtl)'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 192 : /top/frame_color/dutModule2Inst'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Conditions'...
# Generating 'Scope 17 : work.rgb_color'...
# Generating 'Scope 191 : /top/frame_color'...
# Generating 'Scope 13 : work.top'...
# Generating 'Statements'...
# Generating 'Scope 23 : /top'...
# Generating 'Statements'...
# Generating 'Scope 1182 : /socTest_pkg/rgb_random_sequence/rgb_random_sequence__1/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1186 : /socTest_pkg/rgb_random_sequence/rgb_random_sequence__2/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1190 : /socTest_pkg/rgb_random_sequence/rgb_random_sequence__3/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1195 : /socTest_pkg/random_sequence_r1/random_sequence_r1__1/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1199 : /socTest_pkg/random_sequence_r2/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1210 : /socTest_pkg/template_sequence/body/#ublk#215236535#433'...
# Generating 'Assertions'...
# Generating 'Scope 1221 : /socTest_pkg/axi4_stream_master_sequence/body/#ublk#215236535#765'...
# Generating 'Assertions'...
# Generating 'Scope 1234 : /socTest_pkg/template_monitor_afterToDut'...
# Generating 'Statements'...
# Generating 'Scope 1266 : /socTest_pkg/axiLite_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1270 : /socTest_pkg/rgb_fc_subscriber'...
# Generating 'Statements'...
# Generating 'Scope 1290 : /socTest_pkg/template_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 1294 : /socTest_pkg/axiLite_test/build_phase/#ublk#215236535#2029'...
# Generating 'Assertions'...
# Generating 'Scope 1296 : /socTest_pkg/axiLite_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 1300 : /socTest_pkg/rgb_test1/build_phase/#ublk#215236535#2061'...
# Generating 'Assertions'...
# Generating 'Scope 1305 : /socTest_pkg/rgb_test/build_phase/#ublk#215236535#2104'...
# Generating 'Assertions'...
# Generating 'Scope 1309 : /socTest_pkg/axi4_stream_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 1152 : /socTest_pkg'...
# Generating 'Scope 7 : work.axi4_stream_if'...
# Generating 'Statements'...
# Generating 'Branches'...
# Generating 'Statements'...
# Generating 'Assertions'...
# Generating 'Scope 8 : work.rgb_if'...
# Generating 'Statements'...
# Generating 'Scope 1377 : work.socTest_pkg::rgb_random_sequence/rgb_random_sequence__1/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1382 : work.socTest_pkg::random_sequence_r1/random_sequence_r1__1/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1386 : work.socTest_pkg::random_sequence_r2/body/random_loop'...
# Generating 'Assertions'...
# Generating 'Scope 1397 : work.socTest_pkg::template_sequence/body/#ublk#215236535#433'...
# Generating 'Assertions'...
# Generating 'Scope 1408 : work.socTest_pkg::axi4_stream_master_sequence/body/#ublk#215236535#765'...
# Generating 'Assertions'...
# Generating 'Scope 1471 : work.socTest_pkg::template_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 1475 : work.socTest_pkg::axiLite_test/build_phase/#ublk#215236535#2029'...
# Generating 'Assertions'...
# Generating 'Scope 1477 : work.socTest_pkg::axiLite_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 1481 : work.socTest_pkg::rgb_test1/build_phase/#ublk#215236535#2061'...
# Generating 'Assertions'...
# Generating 'Scope 1486 : work.socTest_pkg::rgb_test/build_phase/#ublk#215236535#2104'...
# Generating 'Assertions'...
# Generating 'Scope 1490 : work.socTest_pkg::axi4_stream_test/run_phase'...
# Generating 'Assertions'...
# Generating 'Scope 10 : work.socTest_pkg'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/testlist.html'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/globattrlist.html'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/dulist.html'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_4.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_4.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_6.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_6.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_2.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_2.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_3.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_3.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_5.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_5.json'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_1.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__HDL_srcfile_1.json'...
# Cannot open HDL source file '../modules/top.sv' for reading (Result too large)
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__head.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__frametop.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/pages/__menu.htm'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/legacy.html'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/index.html'...
# Generating '../modules/doc/covhtmlreports/SystemCoverage/covsummary.html'...
# Report created in ../modules/doc/covhtmlreports/SystemCoverage/index.html
# End time: 17:38:15 on Aug 23,2019, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# End time: 17:38:18 on Aug 23,2019, Elapsed time: 0:00:28
# Errors: 0, Warnings: 4
