
<html>
<head>
<title>Project Trellis HTML Documentation</title>
</head>
<body>
<h1>Project Trellis HTML Documentation</h1>
<p>Project Trellis is a project to document the ECP5 bitstream and internal architecture.</p>
<p>This repository contains HTML documentation automatically generated from the
<a href="https://github.com/YosysHQ/prjtrellis">Project Trellis</a> database. The equivalent
machine-readable data is located in <a href="https://github.com/YosysHQ/prjtrellis-db">prjtrellis-db.<a/>
Data generated includes tilemap data and bitstream data for many tile types. Click on any tile to see its bitstream
documentation.
</p>

<p>More human-readable documentation on the ECP5 architecture and the Project Trellis methodology can be found
on the <a href="http://prjtrellis.readthedocs.io/en/latest/">Read the Docs</a> site.</p>

<p>This HTML documentation was generated at 2020-09-09 20:36:54 from prjtrellis-db commit
<a href="https://github.com/YosysHQ/prjtrellis-db/tree/09226403c039851a7dbcfbf05906f2871f8bc36f">09226403c039851a7dbcfbf05906f2871f8bc36f</a>.</p>
<hr/>
<h3>ECP5 Family</h3><h4>Bitstream Documentation</h4><ul><li><a href="ECP5/LFE5U-12F/index.html">LFE5U-12F Documentation</a></li><li><a href="ECP5/LFE5U-25F/index.html">LFE5U-25F Documentation</a></li><li><a href="ECP5/LFE5U-45F/index.html">LFE5U-45F Documentation</a></li><li><a href="ECP5/LFE5U-85F/index.html">LFE5U-85F Documentation</a></li><li><a href="ECP5/LFE5UM-25F/index.html">LFE5UM-25F Documentation</a></li><li><a href="ECP5/LFE5UM-45F/index.html">LFE5UM-45F Documentation</a></li><li><a href="ECP5/LFE5UM-85F/index.html">LFE5UM-85F Documentation</a></li><li><a href="ECP5/LFE5UM5G-25F/index.html">LFE5UM5G-25F Documentation</a></li><li><a href="ECP5/LFE5UM5G-45F/index.html">LFE5UM5G-45F Documentation</a></li><li><a href="ECP5/LFE5UM5G-85F/index.html">LFE5UM5G-85F Documentation</a></li></ul><h4>Cell Timing Documentation</h4><ul><li><a href="ECP5/timing/cell_timing_6.html">Speed Grade -6</a></li><li><a href="ECP5/timing/cell_timing_7.html">Speed Grade -7</a></li><li><a href="ECP5/timing/cell_timing_8.html">Speed Grade -8</a></li><li><a href="ECP5/timing/cell_timing_8_5G.html">Speed Grade -8_5G</a></li></ul><h4>Interconnect Timing Documentation</h4><ul><li><a href="ECP5/timing/interconn_timing_6.html">Speed Grade -6</a></li><li><a href="ECP5/timing/interconn_timing_7.html">Speed Grade -7</a></li><li><a href="ECP5/timing/interconn_timing_8.html">Speed Grade -8</a></li><li><a href="ECP5/timing/interconn_timing_8_5G.html">Speed Grade -8_5G</a></li></ul><h3>MachXO2 Family</h3><h4>Bitstream Documentation</h4><ul><li><a href="MachXO2/LCMXO2-1200HC/index.html">LCMXO2-1200HC Documentation</a></li><li><a href="MachXO2/LCMXO2-2000HC/index.html">LCMXO2-2000HC Documentation</a></li><li><a href="MachXO2/LCMXO2-256HC/index.html">LCMXO2-256HC Documentation</a></li><li><a href="MachXO2/LCMXO2-4000HC/index.html">LCMXO2-4000HC Documentation</a></li><li><a href="MachXO2/LCMXO2-640HC/index.html">LCMXO2-640HC Documentation</a></li><li><a href="MachXO2/LCMXO2-7000HC/index.html">LCMXO2-7000HC Documentation</a></li></ul>
<hr/>
<p>Licensed under a very permissive <a href="COPYING">CC0 1.0 Universal</a> license.</p>
</body>
</html>
