INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_full_adderstruct/project_full_adder2.srcs/sources_1/new/fullAdd4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdd4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_full_adderstruct/project_full_adder2.srcs/sources_1/new/fulladd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_full_adderstruct/project_full_adder2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_full_adderstruct/project_full_adder2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
