Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 18 03:54:09 2024
| Host         : DESKTOP-MPGFPTO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              72 |           20 |
| Yes          | No                    | No                     |              42 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------+----------------------------------+------------------+----------------+--------------+
|               Clock Signal              |        Enable Signal       |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------+----------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG                          | component3/TX_done_i_2_n_0 | component3/TX_done0              |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                          | component2/data[7]_i_1_n_0 | component2/RX_done0              |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                          | component3/counter         |                                  |                1 |              2 |         2.00 |
|  component1/component3/X_reg[2]_i_2_n_0 |                            |                                  |                2 |              3 |         1.50 |
|  CLK_IBUF_BUFG                          | component3/bit_counter     |                                  |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                          | component2/bit_counter     |                                  |                2 |              4 |         2.00 |
|  component1/component2/E[0]             |                            |                                  |                3 |              6 |         2.00 |
|  CLK_IBUF_BUFG                          |                            |                                  |                4 |              7 |         1.75 |
|  CLK_IBUF_BUFG                          | component3/counter         | component3/counter[9]_i_1__0_n_0 |                2 |              7 |         3.50 |
|  CLK_IBUF_BUFG                          | component2/data[7]_i_1_n_0 |                                  |                4 |              7 |         1.75 |
|  CLK_IBUF_BUFG                          | component2/reg[7]_i_1_n_0  |                                  |                2 |              7 |         3.50 |
|  CLK_IBUF_BUFG                          | component3/reg_0           |                                  |                2 |              8 |         4.00 |
|  clk_BUFG                               |                            |                                  |                4 |              8 |         2.00 |
|  clk_BUFG                               |                            | component1/component3/Q[1]       |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG                          | component2/counter_0       |                                  |                5 |             10 |         2.00 |
|  CLK_IBUF_BUFG                          |                            | component1/component1/clk_out    |                9 |             32 |         3.56 |
|  clk_BUFG                               |                            | component1/component3/clear      |                8 |             32 |         4.00 |
+-----------------------------------------+----------------------------+----------------------------------+------------------+----------------+--------------+


