*design* DebussyLib (btIdent Verdi_O-2018.09-SP2)
Command arguments:
    +define+verilog
    -f ../vcs/file_list.f
        +define+FSDB
        ../src/cic_filter.v
        ../src/divider64.v
        ../tb/tb_cic_filter.v

Highest level modules:
testbench

Total	0 error(s),   0 warning(s)
