Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Dec 18 15:48:56 2017
| Host         : zhanghuimeng-ThinkPad-T430 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file MIPS_CPU_control_sets_placed.rpt
| Design       : MIPS_CPU
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |    85 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             273 |          117 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             302 |          147 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             564 |          234 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+--------------------------------+-------------------------------------+------------------+----------------+
|                Clock Signal               |          Enable Signal         |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------------------+--------------------------------+-------------------------------------+------------------+----------------+
|  MEM_CONTROLL_0/inst_pause_o_reg_i_2_n_10 |                                | touch_btn_IBUF[5]                   |                1 |              1 |
|  MEM_CONTROLL_0/mem_pause_o_reg_i_2_n_10  |                                | touch_btn_IBUF[5]                   |                1 |              1 |
|  MEM_CONTROLL_0/inst_o_reg[0]_1[0]        |                                | MEM_CONTROLL_0/AR[0]                |                1 |              1 |
|  MEM_CONTROLL_0/inst_o_reg[0]_1[0]        |                                | touch_btn_IBUF[5]                   |                1 |              1 |
|  MEM_CONTROLL_0/state_reg[1]_i_2_n_10     |                                |                                     |                1 |              2 |
|  IF_to_ID_0/E[0]                          |                                |                                     |                8 |             17 |
|  MEM_CONTROLL_0/ram1_addr_o[0][0]         |                                |                                     |                7 |             20 |
|  MMU_0/ram1_addr_o[0][0]                  |                                |                                     |                7 |             20 |
|  MMU_0/ram2_addr_o[0][0]                  |                                |                                     |                7 |             20 |
|  n_7_2259_BUFG                            |                                |                                     |               14 |             32 |
|  n_6_2116_BUFG                            |                                | touch_btn_IBUF[5]                   |               11 |             32 |
|  n_5_576_BUFG                             |                                | touch_btn_IBUF[5]                   |               16 |             32 |
|  n_4_2044_BUFG                            |                                | touch_btn_IBUF[5]                   |               14 |             32 |
|  n_8_2440_BUFG                            |                                |                                     |               10 |             32 |
|  n_1_2308_BUFG                            |                                | touch_btn_IBUF[5]                   |               13 |             32 |
|  n_9_2444_BUFG                            |                                |                                     |               16 |             32 |
|  led_data                                 |                                |                                     |               20 |             32 |
|  IF_to_ID_0/link_addr_o_reg[0][0]         |                                | touch_btn_IBUF[5]                   |               10 |             32 |
|  n_3_2284_BUFG                            |                                |                                     |               14 |             33 |
|  n_2_2292_BUFG                            |                                |                                     |               13 |             33 |
|  touch_btn_IBUF_BUFG[4]                   | MEM_to_WB_0/hi_o_reg[31]_0[0]  | touch_btn_IBUF[5]                   |               28 |             64 |
|  touch_btn_IBUF_BUFG[4]                   |                                | touch_btn_IBUF[5]                   |               50 |             68 |
|  n_0_2114_BUFG                            |                                | MEM_CONTROLL_0/ce_o_reg_i_2_n_10    |               29 |             70 |
|  touch_btn_IBUF_BUFG[4]                   | MEM_CONTROLL_0/pc_o_reg[31][0] | touch_btn_IBUF[5]                   |               33 |             96 |
|  touch_btn_IBUF_BUFG[4]                   | MEM_to_WB_0/p_0_in2_out        |                                     |               12 |             96 |
|  touch_btn_IBUF_BUFG[4]                   | MEM_CONTROLL_0/lo_o_reg[0][0]  | MEM_CONTROLL_0/hilo_en_o_reg[0]     |               44 |            103 |
|  touch_btn_IBUF_BUFG[4]                   | MEM_CONTROLL_0/pc_o_reg[31][0] | MEM_CONTROLL_0/reg_wt_addr_o_reg[0] |               48 |            129 |
|  touch_btn_IBUF_BUFG[4]                   | ID_to_EX_0/E[0]                | MEM_CONTROLL_0/SR[0]                |               81 |            172 |
+-------------------------------------------+--------------------------------+-------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 2      |                     1 |
| 16+    |                    23 |
+--------+-----------------------+


