\hypertarget{core__cm0plus_8h_source}{}\doxysection{core\+\_\+cm0plus.\+h}
\label{core__cm0plus_8h_source}\index{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/core\_cm0plus.h@{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/core\_cm0plus.h}}
\mbox{\hyperlink{core__cm0plus_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{10 \textcolor{comment}{/* Copyright (c) 2009 -\/ 2013 ARM LIMITED}}
\DoxyCodeLine{11 \textcolor{comment}{}}
\DoxyCodeLine{12 \textcolor{comment}{   All rights reserved.}}
\DoxyCodeLine{13 \textcolor{comment}{   Redistribution and use in source and binary forms, with or without}}
\DoxyCodeLine{14 \textcolor{comment}{   modification, are permitted provided that the following conditions are met:}}
\DoxyCodeLine{15 \textcolor{comment}{   -\/ Redistributions of source code must retain the above copyright}}
\DoxyCodeLine{16 \textcolor{comment}{     notice, this list of conditions and the following disclaimer.}}
\DoxyCodeLine{17 \textcolor{comment}{   -\/ Redistributions in binary form must reproduce the above copyright}}
\DoxyCodeLine{18 \textcolor{comment}{     notice, this list of conditions and the following disclaimer in the}}
\DoxyCodeLine{19 \textcolor{comment}{     documentation and/or other materials provided with the distribution.}}
\DoxyCodeLine{20 \textcolor{comment}{   -\/ Neither the name of ARM nor the names of its contributors may be used}}
\DoxyCodeLine{21 \textcolor{comment}{     to endorse or promote products derived from this software without}}
\DoxyCodeLine{22 \textcolor{comment}{     specific prior written permission.}}
\DoxyCodeLine{23 \textcolor{comment}{   *}}
\DoxyCodeLine{24 \textcolor{comment}{   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "{}AS IS"{}}}
\DoxyCodeLine{25 \textcolor{comment}{   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE}}
\DoxyCodeLine{26 \textcolor{comment}{   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE}}
\DoxyCodeLine{27 \textcolor{comment}{   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE}}
\DoxyCodeLine{28 \textcolor{comment}{   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR}}
\DoxyCodeLine{29 \textcolor{comment}{   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF}}
\DoxyCodeLine{30 \textcolor{comment}{   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS}}
\DoxyCodeLine{31 \textcolor{comment}{   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN}}
\DoxyCodeLine{32 \textcolor{comment}{   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)}}
\DoxyCodeLine{33 \textcolor{comment}{   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE}}
\DoxyCodeLine{34 \textcolor{comment}{   POSSIBILITY OF SUCH DAMAGE.}}
\DoxyCodeLine{35 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{36 }
\DoxyCodeLine{37 }
\DoxyCodeLine{38 \textcolor{preprocessor}{\#if defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{39 \textcolor{preprocessor}{ \#pragma system\_include  }\textcolor{comment}{/* treat file as system include file for MISRA check */}\textcolor{preprocessor}{}}
\DoxyCodeLine{40 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{41 }
\DoxyCodeLine{42 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{43  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{44 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{45 }
\DoxyCodeLine{46 \textcolor{preprocessor}{\#ifndef \_\_CORE\_CM0PLUS\_H\_GENERIC}}
\DoxyCodeLine{47 \textcolor{preprocessor}{\#define \_\_CORE\_CM0PLUS\_H\_GENERIC}}
\DoxyCodeLine{48 }
\DoxyCodeLine{63 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{64 \textcolor{comment}{ *                 CMSIS definitions}}
\DoxyCodeLine{65 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{70 \textcolor{comment}{/*  CMSIS CM0P definitions */}}
\DoxyCodeLine{71 \textcolor{preprocessor}{\#define \_\_CM0PLUS\_CMSIS\_VERSION\_MAIN (0x03)                                }}
\DoxyCodeLine{72 \textcolor{preprocessor}{\#define \_\_CM0PLUS\_CMSIS\_VERSION\_SUB  (0x20)                                }}
\DoxyCodeLine{73 \textcolor{preprocessor}{\#define \_\_CM0PLUS\_CMSIS\_VERSION      ((\_\_CM0PLUS\_CMSIS\_VERSION\_MAIN << 16) | \(\backslash\)}}
\DoxyCodeLine{74 \textcolor{preprocessor}{                                       \_\_CM0PLUS\_CMSIS\_VERSION\_SUB)        }}
\DoxyCodeLine{76 \textcolor{preprocessor}{\#define \_\_CORTEX\_M                (0x00)                                   }}
\DoxyCodeLine{79 \textcolor{preprocessor}{\#if   defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{80 \textcolor{preprocessor}{  \#define \_\_ASM            \_\_asm                                      }}
\DoxyCodeLine{81 \textcolor{preprocessor}{  \#define \_\_INLINE         \_\_inline                                   }}
\DoxyCodeLine{82 \textcolor{preprocessor}{  \#define \_\_STATIC\_INLINE  static \_\_inline}}
\DoxyCodeLine{83 }
\DoxyCodeLine{84 \textcolor{preprocessor}{\#elif defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{85 \textcolor{preprocessor}{  \#define \_\_ASM            \_\_asm                                      }}
\DoxyCodeLine{86 \textcolor{preprocessor}{  \#define \_\_INLINE         inline                                     }}
\DoxyCodeLine{87 \textcolor{preprocessor}{  \#define \_\_STATIC\_INLINE  static inline}}
\DoxyCodeLine{88 }
\DoxyCodeLine{89 \textcolor{preprocessor}{\#elif defined ( \_\_GNUC\_\_ )}}
\DoxyCodeLine{90 \textcolor{preprocessor}{  \#define \_\_ASM            \_\_asm                                      }}
\DoxyCodeLine{91 \textcolor{preprocessor}{  \#define \_\_INLINE         inline                                     }}
\DoxyCodeLine{92 \textcolor{preprocessor}{  \#define \_\_STATIC\_INLINE  static inline}}
\DoxyCodeLine{93 }
\DoxyCodeLine{94 \textcolor{preprocessor}{\#elif defined ( \_\_TASKING\_\_ )}}
\DoxyCodeLine{95 \textcolor{preprocessor}{  \#define \_\_ASM            \_\_asm                                      }}
\DoxyCodeLine{96 \textcolor{preprocessor}{  \#define \_\_INLINE         inline                                     }}
\DoxyCodeLine{97 \textcolor{preprocessor}{  \#define \_\_STATIC\_INLINE  static inline}}
\DoxyCodeLine{98 }
\DoxyCodeLine{99 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{100 }
\DoxyCodeLine{103 \textcolor{preprocessor}{\#define \_\_FPU\_USED       0}}
\DoxyCodeLine{104 }
\DoxyCodeLine{105 \textcolor{preprocessor}{\#if defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{106 \textcolor{preprocessor}{  \#if defined \_\_TARGET\_FPU\_VFP}}
\DoxyCodeLine{107 \textcolor{preprocessor}{    \#warning "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{108 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{109 }
\DoxyCodeLine{110 \textcolor{preprocessor}{\#elif defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{111 \textcolor{preprocessor}{  \#if defined \_\_ARMVFP\_\_}}
\DoxyCodeLine{112 \textcolor{preprocessor}{    \#warning "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{113 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{114 }
\DoxyCodeLine{115 \textcolor{preprocessor}{\#elif defined ( \_\_GNUC\_\_ )}}
\DoxyCodeLine{116 \textcolor{preprocessor}{  \#if defined (\_\_VFP\_FP\_\_) \&\& !defined(\_\_SOFTFP\_\_)}}
\DoxyCodeLine{117 \textcolor{preprocessor}{    \#warning "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{118 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{119 }
\DoxyCodeLine{120 \textcolor{preprocessor}{\#elif defined ( \_\_TASKING\_\_ )}}
\DoxyCodeLine{121 \textcolor{preprocessor}{  \#if defined \_\_FPU\_VFP\_\_}}
\DoxyCodeLine{122 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{123 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{124 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{125 }
\DoxyCodeLine{126 \textcolor{preprocessor}{\#include <stdint.h>}                      \textcolor{comment}{/* standard types definitions                      */}}
\DoxyCodeLine{127 \textcolor{preprocessor}{\#include <\mbox{\hyperlink{core__cm_instr_8h}{core\_cmInstr.h}}>}                \textcolor{comment}{/* Core Instruction Access                         */}}
\DoxyCodeLine{128 \textcolor{preprocessor}{\#include <\mbox{\hyperlink{core__cm_func_8h}{core\_cmFunc.h}}>}                 \textcolor{comment}{/* Core Function Access                            */}}
\DoxyCodeLine{129 }
\DoxyCodeLine{130 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_CM0PLUS\_H\_GENERIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{131 }
\DoxyCodeLine{132 \textcolor{preprocessor}{\#ifndef \_\_CMSIS\_GENERIC}}
\DoxyCodeLine{133 }
\DoxyCodeLine{134 \textcolor{preprocessor}{\#ifndef \_\_CORE\_CM0PLUS\_H\_DEPENDANT}}
\DoxyCodeLine{135 \textcolor{preprocessor}{\#define \_\_CORE\_CM0PLUS\_H\_DEPENDANT}}
\DoxyCodeLine{136 }
\DoxyCodeLine{137 \textcolor{comment}{/* check device defines and use defaults */}}
\DoxyCodeLine{138 \textcolor{preprocessor}{\#if defined \_\_CHECK\_DEVICE\_DEFINES}}
\DoxyCodeLine{139 \textcolor{preprocessor}{  \#ifndef \_\_CM0PLUS\_REV}}
\DoxyCodeLine{140 \textcolor{preprocessor}{    \#define \_\_CM0PLUS\_REV             0x0000}}
\DoxyCodeLine{141 \textcolor{preprocessor}{    \#warning "{}\_\_CM0PLUS\_REV not defined in device header file; using default!"{}}}
\DoxyCodeLine{142 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{143 }
\DoxyCodeLine{144 \textcolor{preprocessor}{  \#ifndef \_\_MPU\_PRESENT}}
\DoxyCodeLine{145 \textcolor{preprocessor}{    \#define \_\_MPU\_PRESENT             0}}
\DoxyCodeLine{146 \textcolor{preprocessor}{    \#warning "{}\_\_MPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{147 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{148 }
\DoxyCodeLine{149 \textcolor{preprocessor}{  \#ifndef \_\_VTOR\_PRESENT}}
\DoxyCodeLine{150 \textcolor{preprocessor}{    \#define \_\_VTOR\_PRESENT            0}}
\DoxyCodeLine{151 \textcolor{preprocessor}{    \#warning "{}\_\_VTOR\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{152 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{153 }
\DoxyCodeLine{154 \textcolor{preprocessor}{  \#ifndef \_\_NVIC\_PRIO\_BITS}}
\DoxyCodeLine{155 \textcolor{preprocessor}{    \#define \_\_NVIC\_PRIO\_BITS          2}}
\DoxyCodeLine{156 \textcolor{preprocessor}{    \#warning "{}\_\_NVIC\_PRIO\_BITS not defined in device header file; using default!"{}}}
\DoxyCodeLine{157 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{158 }
\DoxyCodeLine{159 \textcolor{preprocessor}{  \#ifndef \_\_Vendor\_SysTickConfig}}
\DoxyCodeLine{160 \textcolor{preprocessor}{    \#define \_\_Vendor\_SysTickConfig    0}}
\DoxyCodeLine{161 \textcolor{preprocessor}{    \#warning "{}\_\_Vendor\_SysTickConfig not defined in device header file; using default!"{}}}
\DoxyCodeLine{162 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{163 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{164 }
\DoxyCodeLine{165 \textcolor{comment}{/* IO definitions (access restrictions to peripheral registers) */}}
\DoxyCodeLine{173 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{174 \textcolor{preprocessor}{  \#define   \_\_I     volatile             }}
\DoxyCodeLine{175 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{176 \textcolor{preprocessor}{  \#define   \_\_I     volatile const       }}
\DoxyCodeLine{177 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{178 \textcolor{preprocessor}{\#define     \_\_O     volatile             }}
\DoxyCodeLine{179 \textcolor{preprocessor}{\#define     \_\_IO    volatile             }}
\DoxyCodeLine{185 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{186 \textcolor{comment}{ *                 Register Abstraction}}
\DoxyCodeLine{187 \textcolor{comment}{  Core Register contain:}}
\DoxyCodeLine{188 \textcolor{comment}{  -\/ Core Register}}
\DoxyCodeLine{189 \textcolor{comment}{  -\/ Core NVIC Register}}
\DoxyCodeLine{190 \textcolor{comment}{  -\/ Core SCB Register}}
\DoxyCodeLine{191 \textcolor{comment}{  -\/ Core SysTick Register}}
\DoxyCodeLine{192 \textcolor{comment}{  -\/ Core MPU Register}}
\DoxyCodeLine{193 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{206 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{207 \{}
\DoxyCodeLine{208   \textcolor{keyword}{struct}}
\DoxyCodeLine{209   \{}
\DoxyCodeLine{210 \textcolor{preprocessor}{\#if (\_\_CORTEX\_M != 0x04)}}
\DoxyCodeLine{211     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gab35d66db2facb8ab1f19e83b41609458}{\_reserved0}}:27;              }
\DoxyCodeLine{212 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{213     uint32\_t \_reserved0:16;              }
\DoxyCodeLine{214     uint32\_t GE:4;                       }
\DoxyCodeLine{215     uint32\_t \_reserved1:7;               }
\DoxyCodeLine{216 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{217     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga113afd77daf7aae7e7d19e6a80a6bf02}{Q}}:1;                        }
\DoxyCodeLine{218     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gab55ada6b9ea45dd491909c7deaff7a71}{V}}:1;                        }
\DoxyCodeLine{219     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae785e6fdc79f1dceb820494860048c20}{C}}:1;                        }
\DoxyCodeLine{220     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga43ffae3c6c67abf1f664b565bd44a3aa}{Z}}:1;                        }
\DoxyCodeLine{221     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga3fceedc9c147ce011f7c899c02b8c2c7}{N}}:1;                        }
\DoxyCodeLine{222   \} b;                                   }
\DoxyCodeLine{223   uint32\_t w;                            }
\DoxyCodeLine{224 \} \mbox{\hyperlink{union_a_p_s_r___type}{APSR\_Type}};}
\DoxyCodeLine{225 }
\DoxyCodeLine{226 }
\DoxyCodeLine{229 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{230 \{}
\DoxyCodeLine{231   \textcolor{keyword}{struct}}
\DoxyCodeLine{232   \{}
\DoxyCodeLine{233     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga83a2adf7483927aaa4fe5e808fb61006}{ISR}}:9;                      }
\DoxyCodeLine{234     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga0f695e780e4d3bbd0f616e0544107ee3}{\_reserved0}}:23;              }
\DoxyCodeLine{235   \} b;                                   }
\DoxyCodeLine{236   uint32\_t w;                            }
\DoxyCodeLine{237 \} \mbox{\hyperlink{union_i_p_s_r___type}{IPSR\_Type}};}
\DoxyCodeLine{238 }
\DoxyCodeLine{239 }
\DoxyCodeLine{242 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{243 \{}
\DoxyCodeLine{244   \textcolor{keyword}{struct}}
\DoxyCodeLine{245   \{}
\DoxyCodeLine{246     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga6915cefd7b7cf0612f611a0e3ea87bca}{ISR}}:9;                      }
\DoxyCodeLine{247 \textcolor{preprocessor}{\#if (\_\_CORTEX\_M != 0x04)}}
\DoxyCodeLine{248     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga19a809072682a3adee00d204c7979432}{\_reserved0}}:15;              }
\DoxyCodeLine{249 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{250     uint32\_t \_reserved0:7;               }
\DoxyCodeLine{251     uint32\_t GE:4;                       }
\DoxyCodeLine{252     uint32\_t \_reserved1:4;               }
\DoxyCodeLine{253 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{254     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga08d18856d9142b372dbb6b2723467c4e}{T}}:1;                        }
\DoxyCodeLine{255     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaf234fafd5c92de08af622b83eb7f39b0}{IT}}:2;                       }
\DoxyCodeLine{256     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gabcb0928164c41382d936e5380d3f370d}{Q}}:1;                        }
\DoxyCodeLine{257     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga84e2cc24db68a55de9a9a7a4896bbffc}{V}}:1;                        }
\DoxyCodeLine{258     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga4d5267ef4523674f7497f63e189d6b71}{C}}:1;                        }
\DoxyCodeLine{259     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gab830e74dfa7eadf38291919767a69fc5}{Z}}:1;                        }
\DoxyCodeLine{260     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga4a37b7da0f7cbfb76e68310ce65927b9}{N}}:1;                        }
\DoxyCodeLine{261   \} b;                                   }
\DoxyCodeLine{262   uint32\_t w;                            }
\DoxyCodeLine{263 \} \mbox{\hyperlink{unionx_p_s_r___type}{xPSR\_Type}};}
\DoxyCodeLine{264 }
\DoxyCodeLine{265 }
\DoxyCodeLine{268 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{269 \{}
\DoxyCodeLine{270   \textcolor{keyword}{struct}}
\DoxyCodeLine{271   \{}
\DoxyCodeLine{272     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac49d2fdeb352385847976f3e658f2405}{nPRIV}}:1;                    }
\DoxyCodeLine{273     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga53f69c6f604cb2c14b1f552e9000477b}{SPSEL}}:1;                    }
\DoxyCodeLine{274     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga27563d10e78a692ae8176915644a4d3c}{FPCA}}:1;                     }
\DoxyCodeLine{275     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga95ed340b04895281582e47cd6387447b}{\_reserved0}}:29;              }
\DoxyCodeLine{276   \} b;                                   }
\DoxyCodeLine{277   uint32\_t w;                            }
\DoxyCodeLine{278 \} \mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\_Type}};}
\DoxyCodeLine{279 }
\DoxyCodeLine{291 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{292 \{}
\DoxyCodeLine{293   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ISER[1];                 }
\DoxyCodeLine{294        uint32\_t RESERVED0[31];}
\DoxyCodeLine{295   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ICER[1];                 }
\DoxyCodeLine{296        uint32\_t RSERVED1[31];}
\DoxyCodeLine{297   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ISPR[1];                 }
\DoxyCodeLine{298        uint32\_t RESERVED2[31];}
\DoxyCodeLine{299   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ICPR[1];                 }
\DoxyCodeLine{300        uint32\_t RESERVED3[31];}
\DoxyCodeLine{301        uint32\_t RESERVED4[64];}
\DoxyCodeLine{302   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t IP[8];                   }
\DoxyCodeLine{303 \}  \mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\_Type}};}
\DoxyCodeLine{304 }
\DoxyCodeLine{316 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{317 \{}
\DoxyCodeLine{318   \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t CPUID;                   }
\DoxyCodeLine{319   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ICSR;                    }
\DoxyCodeLine{320 \textcolor{preprocessor}{\#if (\_\_VTOR\_PRESENT == 1)}}
\DoxyCodeLine{321   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t VTOR;                    }
\DoxyCodeLine{322 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{323        uint32\_t RESERVED0;}
\DoxyCodeLine{324 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{325   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t AIRCR;                   }
\DoxyCodeLine{326   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SCR;                     }
\DoxyCodeLine{327   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CCR;                     }
\DoxyCodeLine{328        uint32\_t RESERVED1;}
\DoxyCodeLine{329   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SHP[2];                  }
\DoxyCodeLine{330   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SHCSR;                   }
\DoxyCodeLine{331 \} \mbox{\hyperlink{struct_s_c_b___type}{SCB\_Type}};}
\DoxyCodeLine{332 }
\DoxyCodeLine{333 \textcolor{comment}{/* SCB CPUID Register Definitions */}}
\DoxyCodeLine{334 \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Pos          24                                             }}
\DoxyCodeLine{335 \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Msk          (0xFFUL << SCB\_CPUID\_IMPLEMENTER\_Pos)          }}
\DoxyCodeLine{337 \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Pos              20                                             }}
\DoxyCodeLine{338 \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Msk              (0xFUL << SCB\_CPUID\_VARIANT\_Pos)               }}
\DoxyCodeLine{340 \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Pos         16                                             }}
\DoxyCodeLine{341 \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Msk         (0xFUL << SCB\_CPUID\_ARCHITECTURE\_Pos)          }}
\DoxyCodeLine{343 \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Pos                4                                             }}
\DoxyCodeLine{344 \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Msk               (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)              }}
\DoxyCodeLine{346 \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Pos              0                                             }}
\DoxyCodeLine{347 \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Msk             (0xFUL << SCB\_CPUID\_REVISION\_Pos)              }}
\DoxyCodeLine{349 \textcolor{comment}{/* SCB Interrupt Control State Register Definitions */}}
\DoxyCodeLine{350 \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Pos            31                                             }}
\DoxyCodeLine{351 \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Msk            (1UL << SCB\_ICSR\_NMIPENDSET\_Pos)               }}
\DoxyCodeLine{353 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Pos             28                                             }}
\DoxyCodeLine{354 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Msk             (1UL << SCB\_ICSR\_PENDSVSET\_Pos)                }}
\DoxyCodeLine{356 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Pos             27                                             }}
\DoxyCodeLine{357 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Msk             (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)                }}
\DoxyCodeLine{359 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Pos             26                                             }}
\DoxyCodeLine{360 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Msk             (1UL << SCB\_ICSR\_PENDSTSET\_Pos)                }}
\DoxyCodeLine{362 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Pos             25                                             }}
\DoxyCodeLine{363 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Msk             (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)                }}
\DoxyCodeLine{365 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Pos            23                                             }}
\DoxyCodeLine{366 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Msk            (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)               }}
\DoxyCodeLine{368 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Pos            22                                             }}
\DoxyCodeLine{369 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Msk            (1UL << SCB\_ICSR\_ISRPENDING\_Pos)               }}
\DoxyCodeLine{371 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Pos           12                                             }}
\DoxyCodeLine{372 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Msk           (0x1FFUL << SCB\_ICSR\_VECTPENDING\_Pos)          }}
\DoxyCodeLine{374 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Pos             0                                             }}
\DoxyCodeLine{375 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Msk            (0x1FFUL << SCB\_ICSR\_VECTACTIVE\_Pos)           }}
\DoxyCodeLine{377 \textcolor{preprocessor}{\#if (\_\_VTOR\_PRESENT == 1)}}
\DoxyCodeLine{378 \textcolor{comment}{/* SCB Interrupt Control State Register Definitions */}}
\DoxyCodeLine{379 \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Pos                 8                                             }}
\DoxyCodeLine{380 \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Msk                (0xFFFFFFUL << SCB\_VTOR\_TBLOFF\_Pos)            }}
\DoxyCodeLine{381 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{382 }
\DoxyCodeLine{383 \textcolor{comment}{/* SCB Application Interrupt and Reset Control Register Definitions */}}
\DoxyCodeLine{384 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Pos              16                                             }}
\DoxyCodeLine{385 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Msk              (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)            }}
\DoxyCodeLine{387 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Pos          16                                             }}
\DoxyCodeLine{388 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Msk          (0xFFFFUL << SCB\_AIRCR\_VECTKEYSTAT\_Pos)        }}
\DoxyCodeLine{390 \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Pos            15                                             }}
\DoxyCodeLine{391 \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Msk            (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)               }}
\DoxyCodeLine{393 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Pos           2                                             }}
\DoxyCodeLine{394 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Msk          (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)             }}
\DoxyCodeLine{396 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Pos         1                                             }}
\DoxyCodeLine{397 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Msk        (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)           }}
\DoxyCodeLine{399 \textcolor{comment}{/* SCB System Control Register Definitions */}}
\DoxyCodeLine{400 \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Pos               4                                             }}
\DoxyCodeLine{401 \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Msk              (1UL << SCB\_SCR\_SEVONPEND\_Pos)                 }}
\DoxyCodeLine{403 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Pos               2                                             }}
\DoxyCodeLine{404 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Msk              (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)                 }}
\DoxyCodeLine{406 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Pos             1                                             }}
\DoxyCodeLine{407 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Msk            (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos)               }}
\DoxyCodeLine{409 \textcolor{comment}{/* SCB Configuration Control Register Definitions */}}
\DoxyCodeLine{410 \textcolor{preprocessor}{\#define SCB\_CCR\_STKALIGN\_Pos                9                                             }}
\DoxyCodeLine{411 \textcolor{preprocessor}{\#define SCB\_CCR\_STKALIGN\_Msk               (1UL << SCB\_CCR\_STKALIGN\_Pos)                  }}
\DoxyCodeLine{413 \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Pos             3                                             }}
\DoxyCodeLine{414 \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Msk            (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)               }}
\DoxyCodeLine{416 \textcolor{comment}{/* SCB System Handler Control and State Register Definitions */}}
\DoxyCodeLine{417 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Pos         15                                             }}
\DoxyCodeLine{418 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Msk         (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)            }}
\DoxyCodeLine{431 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{432 \{}
\DoxyCodeLine{433   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CTRL;                    }
\DoxyCodeLine{434   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t LOAD;                    }
\DoxyCodeLine{435   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t VAL;                     }
\DoxyCodeLine{436   \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t CALIB;                   }
\DoxyCodeLine{437 \} \mbox{\hyperlink{struct_sys_tick___type}{SysTick\_Type}};}
\DoxyCodeLine{438 }
\DoxyCodeLine{439 \textcolor{comment}{/* SysTick Control / Status Register Definitions */}}
\DoxyCodeLine{440 \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Pos         16                                             }}
\DoxyCodeLine{441 \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Msk         (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)            }}
\DoxyCodeLine{443 \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Pos          2                                             }}
\DoxyCodeLine{444 \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Msk         (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)            }}
\DoxyCodeLine{446 \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Pos            1                                             }}
\DoxyCodeLine{447 \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Msk           (1UL << SysTick\_CTRL\_TICKINT\_Pos)              }}
\DoxyCodeLine{449 \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Pos             0                                             }}
\DoxyCodeLine{450 \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Msk            (1UL << SysTick\_CTRL\_ENABLE\_Pos)               }}
\DoxyCodeLine{452 \textcolor{comment}{/* SysTick Reload Register Definitions */}}
\DoxyCodeLine{453 \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Pos             0                                             }}
\DoxyCodeLine{454 \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Msk            (0xFFFFFFUL << SysTick\_LOAD\_RELOAD\_Pos)        }}
\DoxyCodeLine{456 \textcolor{comment}{/* SysTick Current Register Definitions */}}
\DoxyCodeLine{457 \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Pos             0                                             }}
\DoxyCodeLine{458 \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Msk            (0xFFFFFFUL << SysTick\_VAL\_CURRENT\_Pos)        }}
\DoxyCodeLine{460 \textcolor{comment}{/* SysTick Calibration Register Definitions */}}
\DoxyCodeLine{461 \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Pos            31                                             }}
\DoxyCodeLine{462 \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Msk            (1UL << SysTick\_CALIB\_NOREF\_Pos)               }}
\DoxyCodeLine{464 \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Pos             30                                             }}
\DoxyCodeLine{465 \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Msk             (1UL << SysTick\_CALIB\_SKEW\_Pos)                }}
\DoxyCodeLine{467 \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Pos             0                                             }}
\DoxyCodeLine{468 \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Msk            (0xFFFFFFUL << SysTick\_VAL\_CURRENT\_Pos)        }}
\DoxyCodeLine{472 \textcolor{preprocessor}{\#if (\_\_MPU\_PRESENT == 1)}}
\DoxyCodeLine{481 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{482 \{}
\DoxyCodeLine{483   \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t TYPE;                    }
\DoxyCodeLine{484   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CTRL;                    }
\DoxyCodeLine{485   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RNR;                     }
\DoxyCodeLine{486   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RBAR;                    }
\DoxyCodeLine{487   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RASR;                    }
\DoxyCodeLine{488 \} MPU\_Type;}
\DoxyCodeLine{489 }
\DoxyCodeLine{490 \textcolor{comment}{/* MPU Type Register */}}
\DoxyCodeLine{491 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Pos               16                                             }}
\DoxyCodeLine{492 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Msk               (0xFFUL << MPU\_TYPE\_IREGION\_Pos)               }}
\DoxyCodeLine{494 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Pos                8                                             }}
\DoxyCodeLine{495 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Msk               (0xFFUL << MPU\_TYPE\_DREGION\_Pos)               }}
\DoxyCodeLine{497 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Pos               0                                             }}
\DoxyCodeLine{498 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Msk              (1UL << MPU\_TYPE\_SEPARATE\_Pos)                 }}
\DoxyCodeLine{500 \textcolor{comment}{/* MPU Control Register */}}
\DoxyCodeLine{501 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Pos             2                                             }}
\DoxyCodeLine{502 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Msk            (1UL << MPU\_CTRL\_PRIVDEFENA\_Pos)               }}
\DoxyCodeLine{504 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Pos               1                                             }}
\DoxyCodeLine{505 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Msk              (1UL << MPU\_CTRL\_HFNMIENA\_Pos)                 }}
\DoxyCodeLine{507 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Pos                 0                                             }}
\DoxyCodeLine{508 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Msk                (1UL << MPU\_CTRL\_ENABLE\_Pos)                   }}
\DoxyCodeLine{510 \textcolor{comment}{/* MPU Region Number Register */}}
\DoxyCodeLine{511 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Pos                  0                                             }}
\DoxyCodeLine{512 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Msk                 (0xFFUL << MPU\_RNR\_REGION\_Pos)                 }}
\DoxyCodeLine{514 \textcolor{comment}{/* MPU Region Base Address Register */}}
\DoxyCodeLine{515 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Pos                   8                                             }}
\DoxyCodeLine{516 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Msk                  (0xFFFFFFUL << MPU\_RBAR\_ADDR\_Pos)              }}
\DoxyCodeLine{518 \textcolor{preprocessor}{\#define MPU\_RBAR\_VALID\_Pos                  4                                             }}
\DoxyCodeLine{519 \textcolor{preprocessor}{\#define MPU\_RBAR\_VALID\_Msk                 (1UL << MPU\_RBAR\_VALID\_Pos)                    }}
\DoxyCodeLine{521 \textcolor{preprocessor}{\#define MPU\_RBAR\_REGION\_Pos                 0                                             }}
\DoxyCodeLine{522 \textcolor{preprocessor}{\#define MPU\_RBAR\_REGION\_Msk                (0xFUL << MPU\_RBAR\_REGION\_Pos)                 }}
\DoxyCodeLine{524 \textcolor{comment}{/* MPU Region Attribute and Size Register */}}
\DoxyCodeLine{525 \textcolor{preprocessor}{\#define MPU\_RASR\_ATTRS\_Pos                 16                                             }}
\DoxyCodeLine{526 \textcolor{preprocessor}{\#define MPU\_RASR\_ATTRS\_Msk                 (0xFFFFUL << MPU\_RASR\_ATTRS\_Pos)               }}
\DoxyCodeLine{528 \textcolor{preprocessor}{\#define MPU\_RASR\_XN\_Pos                    28                                             }}
\DoxyCodeLine{529 \textcolor{preprocessor}{\#define MPU\_RASR\_XN\_Msk                    (1UL << MPU\_RASR\_XN\_Pos)                       }}
\DoxyCodeLine{531 \textcolor{preprocessor}{\#define MPU\_RASR\_AP\_Pos                    24                                             }}
\DoxyCodeLine{532 \textcolor{preprocessor}{\#define MPU\_RASR\_AP\_Msk                    (0x7UL << MPU\_RASR\_AP\_Pos)                     }}
\DoxyCodeLine{534 \textcolor{preprocessor}{\#define MPU\_RASR\_TEX\_Pos                   19                                             }}
\DoxyCodeLine{535 \textcolor{preprocessor}{\#define MPU\_RASR\_TEX\_Msk                   (0x7UL << MPU\_RASR\_TEX\_Pos)                    }}
\DoxyCodeLine{537 \textcolor{preprocessor}{\#define MPU\_RASR\_S\_Pos                     18                                             }}
\DoxyCodeLine{538 \textcolor{preprocessor}{\#define MPU\_RASR\_S\_Msk                     (1UL << MPU\_RASR\_S\_Pos)                        }}
\DoxyCodeLine{540 \textcolor{preprocessor}{\#define MPU\_RASR\_C\_Pos                     17                                             }}
\DoxyCodeLine{541 \textcolor{preprocessor}{\#define MPU\_RASR\_C\_Msk                     (1UL << MPU\_RASR\_C\_Pos)                        }}
\DoxyCodeLine{543 \textcolor{preprocessor}{\#define MPU\_RASR\_B\_Pos                     16                                             }}
\DoxyCodeLine{544 \textcolor{preprocessor}{\#define MPU\_RASR\_B\_Msk                     (1UL << MPU\_RASR\_B\_Pos)                        }}
\DoxyCodeLine{546 \textcolor{preprocessor}{\#define MPU\_RASR\_SRD\_Pos                    8                                             }}
\DoxyCodeLine{547 \textcolor{preprocessor}{\#define MPU\_RASR\_SRD\_Msk                   (0xFFUL << MPU\_RASR\_SRD\_Pos)                   }}
\DoxyCodeLine{549 \textcolor{preprocessor}{\#define MPU\_RASR\_SIZE\_Pos                   1                                             }}
\DoxyCodeLine{550 \textcolor{preprocessor}{\#define MPU\_RASR\_SIZE\_Msk                  (0x1FUL << MPU\_RASR\_SIZE\_Pos)                  }}
\DoxyCodeLine{552 \textcolor{preprocessor}{\#define MPU\_RASR\_ENABLE\_Pos                 0                                             }}
\DoxyCodeLine{553 \textcolor{preprocessor}{\#define MPU\_RASR\_ENABLE\_Msk                (1UL << MPU\_RASR\_ENABLE\_Pos)                   }}
\DoxyCodeLine{556 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{557 }
\DoxyCodeLine{558 }
\DoxyCodeLine{575 \textcolor{comment}{/* Memory mapping of Cortex-\/M0+ Hardware */}}
\DoxyCodeLine{576 \textcolor{preprocessor}{\#define SCS\_BASE            (0xE000E000UL)                            }}
\DoxyCodeLine{577 \textcolor{preprocessor}{\#define SysTick\_BASE        (SCS\_BASE +  0x0010UL)                    }}
\DoxyCodeLine{578 \textcolor{preprocessor}{\#define NVIC\_BASE           (SCS\_BASE +  0x0100UL)                    }}
\DoxyCodeLine{579 \textcolor{preprocessor}{\#define SCB\_BASE            (SCS\_BASE +  0x0D00UL)                    }}
\DoxyCodeLine{581 \textcolor{preprocessor}{\#define SCB                 ((SCB\_Type       *)     SCB\_BASE      )   }}
\DoxyCodeLine{582 \textcolor{preprocessor}{\#define SysTick             ((SysTick\_Type   *)     SysTick\_BASE  )   }}
\DoxyCodeLine{583 \textcolor{preprocessor}{\#define NVIC                ((NVIC\_Type      *)     NVIC\_BASE     )   }}
\DoxyCodeLine{585 \textcolor{preprocessor}{\#if (\_\_MPU\_PRESENT == 1)}}
\DoxyCodeLine{586 \textcolor{preprocessor}{  \#define MPU\_BASE          (SCS\_BASE +  0x0D90UL)                    }}
\DoxyCodeLine{587 \textcolor{preprocessor}{  \#define MPU               ((MPU\_Type       *)     MPU\_BASE      )   }}
\DoxyCodeLine{588 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{589 }
\DoxyCodeLine{594 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{595 \textcolor{comment}{ *                Hardware Abstraction Layer}}
\DoxyCodeLine{596 \textcolor{comment}{  Core Function Interface contains:}}
\DoxyCodeLine{597 \textcolor{comment}{  -\/ Core NVIC Functions}}
\DoxyCodeLine{598 \textcolor{comment}{  -\/ Core SysTick Functions}}
\DoxyCodeLine{599 \textcolor{comment}{  -\/ Core Register Access Functions}}
\DoxyCodeLine{600 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{606 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#   NVIC functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{613 \textcolor{comment}{/* Interrupt Priorities are WORD accessible only under ARMv6M                   */}}
\DoxyCodeLine{614 \textcolor{comment}{/* The following MACROS handle generation of the register offset and byte masks */}}
\DoxyCodeLine{615 \textcolor{preprocessor}{\#define \_BIT\_SHIFT(IRQn)         (  (((uint32\_t)(IRQn)       )    \&  0x03) * 8 )}}
\DoxyCodeLine{616 \textcolor{preprocessor}{\#define \_SHP\_IDX(IRQn)           ( ((((uint32\_t)(IRQn) \& 0x0F)-\/8) >>    2)     )}}
\DoxyCodeLine{617 \textcolor{preprocessor}{\#define \_IP\_IDX(IRQn)            (   ((uint32\_t)(IRQn)            >>    2)     )}}
\DoxyCodeLine{618 }
\DoxyCodeLine{619 }
\DoxyCodeLine{626 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga3349f2e3580d7ce22d6530b7294e5921}{NVIC\_EnableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{627 \{}
\DoxyCodeLine{628   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[0] = (1 << ((uint32\_t)(IRQn) \& 0x1F));}
\DoxyCodeLine{629 \}}
\DoxyCodeLine{630 }
\DoxyCodeLine{631 }
\DoxyCodeLine{638 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga260fba04ac8346855c57f091d4ee1e71}{NVIC\_DisableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{639 \{}
\DoxyCodeLine{640   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICER[0] = (1 << ((uint32\_t)(IRQn) \& 0x1F));}
\DoxyCodeLine{641 \}}
\DoxyCodeLine{642 }
\DoxyCodeLine{643 }
\DoxyCodeLine{654 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gafec8042db64c0f8ed432b6c8386a05d8}{NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{655 \{}
\DoxyCodeLine{656   \textcolor{keywordflow}{return}((uint32\_t) ((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[0] \& (1 << ((uint32\_t)(IRQn) \& 0x1F)))?1:0));}
\DoxyCodeLine{657 \}}
\DoxyCodeLine{658 }
\DoxyCodeLine{659 }
\DoxyCodeLine{666 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga3ecf446519da33e1690deffbf5be505f}{NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{667 \{}
\DoxyCodeLine{668   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[0] = (1 << ((uint32\_t)(IRQn) \& 0x1F));}
\DoxyCodeLine{669 \}}
\DoxyCodeLine{670 }
\DoxyCodeLine{671 }
\DoxyCodeLine{678 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga332e10ef9605dc6eb10b9e14511930f8}{NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{679 \{}
\DoxyCodeLine{680   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICPR[0] = (1 << ((uint32\_t)(IRQn) \& 0x1F)); \textcolor{comment}{/* Clear pending interrupt */}}
\DoxyCodeLine{681 \}}
\DoxyCodeLine{682 }
\DoxyCodeLine{683 }
\DoxyCodeLine{693 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga2305cbd44aaad792e3a4e538bdaf14f9}{NVIC\_SetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t priority)}
\DoxyCodeLine{694 \{}
\DoxyCodeLine{695   \textcolor{keywordflow}{if}(IRQn < 0) \{}
\DoxyCodeLine{696     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[\_SHP\_IDX(IRQn)] = (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[\_SHP\_IDX(IRQn)] \& \string~(0xFF << \_BIT\_SHIFT(IRQn))) |}
\DoxyCodeLine{697         (((priority << (8 -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& 0xFF) << \_BIT\_SHIFT(IRQn)); \}}
\DoxyCodeLine{698   \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{699     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[\_IP\_IDX(IRQn)] = (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[\_IP\_IDX(IRQn)] \& \string~(0xFF << \_BIT\_SHIFT(IRQn))) |}
\DoxyCodeLine{700         (((priority << (8 -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& 0xFF) << \_BIT\_SHIFT(IRQn)); \}}
\DoxyCodeLine{701 \}}
\DoxyCodeLine{702 }
\DoxyCodeLine{703 }
\DoxyCodeLine{715 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga1cbaf8e6abd4aa4885828e7f24fcfeb4}{NVIC\_GetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{716 \{}
\DoxyCodeLine{717 }
\DoxyCodeLine{718   \textcolor{keywordflow}{if}(IRQn < 0) \{}
\DoxyCodeLine{719     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[\_SHP\_IDX(IRQn)] >> \_BIT\_SHIFT(IRQn) ) \& 0xFF) >> (8 -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));  \} \textcolor{comment}{/* get priority for Cortex-\/M0 system interrupts */}}
\DoxyCodeLine{720   \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{721     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[ \_IP\_IDX(IRQn)] >> \_BIT\_SHIFT(IRQn) ) \& 0xFF) >> (8 -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));  \} \textcolor{comment}{/* get priority for device specific interrupts  */}}
\DoxyCodeLine{722 \}}
\DoxyCodeLine{723 }
\DoxyCodeLine{724 }
\DoxyCodeLine{729 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga1143dec48d60a3d6f238c4798a87759c}{NVIC\_SystemReset}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{730 \{}
\DoxyCodeLine{731   \_\_DSB();                                                     \textcolor{comment}{/* Ensure all outstanding memory accesses included}}
\DoxyCodeLine{732 \textcolor{comment}{                                                                  buffered write are completed before reset */}}
\DoxyCodeLine{733   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR  = ((0x5FA << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}})      |}
\DoxyCodeLine{734                  \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{SCB\_AIRCR\_SYSRESETREQ\_Msk}});}
\DoxyCodeLine{735   \_\_DSB();                                                     \textcolor{comment}{/* Ensure completion of memory access */}}
\DoxyCodeLine{736   \textcolor{keywordflow}{while}(1);                                                    \textcolor{comment}{/* wait until reset */}}
\DoxyCodeLine{737 \}}
\DoxyCodeLine{738 }
\DoxyCodeLine{743 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#    SysTick function  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{750 \textcolor{preprocessor}{\#if (\_\_Vendor\_SysTickConfig == 0)}}
\DoxyCodeLine{751 }
\DoxyCodeLine{767 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae4e8f0238527c69f522029b93c8e5b78}{SysTick\_Config}}(uint32\_t ticks)}
\DoxyCodeLine{768 \{}
\DoxyCodeLine{769   \textcolor{keywordflow}{if} ((ticks -\/ 1) > \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})  \textcolor{keywordflow}{return} (1);      \textcolor{comment}{/* Reload value impossible */}}
\DoxyCodeLine{770 }
\DoxyCodeLine{771   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>LOAD  = ticks -\/ 1;                                  \textcolor{comment}{/* set reload register */}}
\DoxyCodeLine{772   \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga2305cbd44aaad792e3a4e538bdaf14f9}{NVIC\_SetPriority}} (\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}, (1<<\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) -\/ 1);  \textcolor{comment}{/* set Priority for Systick Interrupt */}}
\DoxyCodeLine{773   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>VAL   = 0;                                          \textcolor{comment}{/* Load the SysTick Counter Value */}}
\DoxyCodeLine{774   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL  = \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}} |}
\DoxyCodeLine{775                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}   |}
\DoxyCodeLine{776                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};                    \textcolor{comment}{/* Enable SysTick IRQ and SysTick Timer */}}
\DoxyCodeLine{777   \textcolor{keywordflow}{return} (0);                                                  \textcolor{comment}{/* Function successful */}}
\DoxyCodeLine{778 \}}
\DoxyCodeLine{779 }
\DoxyCodeLine{780 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{781 }
\DoxyCodeLine{787 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_CM0PLUS\_H\_DEPENDANT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{788 }
\DoxyCodeLine{789 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CMSIS\_GENERIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{790 }
\DoxyCodeLine{791 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{792 \}}
\DoxyCodeLine{793 \textcolor{preprocessor}{\#endif}}

\end{DoxyCode}
