#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jan  6 13:31:36 2020
# Process ID: 9472
# Current directory: C:/Users/sungyeong/Desktop/class_experiments_v19
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7624 C:\Users\sungyeong\Desktop\class_experiments_v19\class_experiments_v19.xpr
# Log file: C:/Users/sungyeong/Desktop/class_experiments_v19/vivado.log
# Journal file: C:/Users/sungyeong/Desktop/class_experiments_v19\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk -hwspec C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk/soc_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk -hwspec C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk/soc_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/soc.bd}
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - leds
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <soc> from BD file <C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/soc.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 914.660 ; gain = 13.617
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
launch_sdk -workspace C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk -hwspec C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk/soc_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk -hwspec C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk/soc_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO}] [get_bd_cells processing_system7_0]
endgroup
make_wrapper -files [get_files C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/soc.bd] -top
Wrote  : <C:\Users\sungyeong\Desktop\class_experiments_v19\class_experiments_v19.srcs\sources_1\bd\soc\soc.bd> 
Wrote  : <C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/ui/bd_e0923ae7.ui> 
VHDL Output written to : C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/synth/soc.v
VHDL Output written to : C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/sim/soc.v
VHDL Output written to : C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/hdl/soc_wrapper.v
reset_run soc_processing_system7_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'soc.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/synth/soc.v
VHDL Output written to : C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/sim/soc.v
VHDL Output written to : C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/hdl/soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block leds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switches .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/ip/soc_auto_pc_0/soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/hw_handoff/soc.hwh
Generated Block Design Tcl file C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/hw_handoff/soc_bd.tcl
Generated Hardware Definition File C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/synth/soc.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP soc_auto_pc_0, cache-ID = de5e8fa01b9552af; cache size = 3.509 MB.
[Mon Jan  6 13:39:40 2020] Launched soc_processing_system7_0_0_synth_1...
Run output will be captured here: C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.runs/soc_processing_system7_0_0_synth_1/runme.log
[Mon Jan  6 13:39:40 2020] Launched synth_1...
Run output will be captured here: C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1346.551 ; gain = 105.223
launch_runs impl_1 -jobs 4
[Mon Jan  6 13:41:02 2020] Launched impl_1...
Run output will be captured here: C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan  6 13:42:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.runs/impl_1/runme.log
file copy -force C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.runs/impl_1/soc_wrapper.sysdef C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk/soc_wrapper.hdf

file copy -force C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.runs/impl_1/soc_wrapper.bit C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk/soc_wrapper_hw_platform_0/soc_wrapper.bit
launch_sdk -workspace C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk -hwspec C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk/soc_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk -hwspec C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk/soc_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.preset {ZedBoard}] [get_bd_cells processing_system7_0]
set_property -dict [list CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
make_wrapper -files [get_files C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/soc.bd] -top
Wrote  : <C:\Users\sungyeong\Desktop\class_experiments_v19\class_experiments_v19.srcs\sources_1\bd\soc\soc.bd> 
VHDL Output written to : C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/synth/soc.v
VHDL Output written to : C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/sim/soc.v
VHDL Output written to : C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/hdl/soc_wrapper.v
reset_run soc_xbar_0_synth_1
reset_run soc_processing_system7_0_0_synth_1
reset_run soc_proc_sys_reset_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'soc.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/synth/soc.v
VHDL Output written to : C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/sim/soc.v
VHDL Output written to : C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/hdl/soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block leds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switches .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/ip/soc_auto_pc_0/soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/hw_handoff/soc.hwh
Generated Block Design Tcl file C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/hw_handoff/soc_bd.tcl
Generated Hardware Definition File C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.srcs/sources_1/bd/soc/synth/soc.hwdef
[Mon Jan  6 13:47:50 2020] Launched soc_xbar_0_synth_1, soc_processing_system7_0_0_synth_1, soc_proc_sys_reset_0_0_synth_1, soc_auto_pc_0_synth_1...
Run output will be captured here:
soc_xbar_0_synth_1: C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.runs/soc_xbar_0_synth_1/runme.log
soc_processing_system7_0_0_synth_1: C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.runs/soc_processing_system7_0_0_synth_1/runme.log
soc_proc_sys_reset_0_0_synth_1: C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.runs/soc_proc_sys_reset_0_0_synth_1/runme.log
soc_auto_pc_0_synth_1: C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.runs/soc_auto_pc_0_synth_1/runme.log
[Mon Jan  6 13:47:50 2020] Launched synth_1...
Run output will be captured here: C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1509.734 ; gain = 65.844
launch_runs impl_1 -jobs 4
[Mon Jan  6 13:49:41 2020] Launched impl_1...
Run output will be captured here: C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan  6 13:50:51 2020] Launched impl_1...
Run output will be captured here: C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.285 . Memory (MB): peak = 2332.219 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.285 . Memory (MB): peak = 2332.219 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2482.102 ; gain = 972.367
write_hwdef -force  -file C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk/soc_wrapper.hdf
file copy -force C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.runs/impl_1/soc_wrapper.bit C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk/soc_wrapper_hw_platform_0/soc_wrapper.bit
launch_sdk -workspace C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk -hwspec C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk/soc_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk -hwspec C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk/soc_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.runs/impl_1/soc_wrapper.bit C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk/soc_wrapper_hw_platform_0/soc_wrapper.bit
launch_sdk -workspace C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk -hwspec C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk/soc_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk -hwspec C:/Users/sungyeong/Desktop/class_experiments_v19/class_experiments_v19.sdk/soc_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan  6 14:09:01 2020...
