// Seed: 2793359340
module module_0;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  assign id_5 = (-1'b0);
  always id_5 <= {-1, id_1[1'h0]};
  assign id_6 = id_8;
  and primCall (id_3, id_5, id_6, id_7, id_8);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wor id_9, id_10 = 1;
  assign id_8 = 1;
  wire id_11;
  tri0 id_12 = 1 < -1;
  wire id_13;
endmodule
