<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_13.33.13/w_icons_top.tc_sanity/regression.log">w_icons_top.tc_sanity</a></td>  		  
	<td class="passed">PASSED</td>  		  
	<td>13:33:13</td>  		  
	<td>13:33:13</td>  		  
	<td>0 min(s) and  0 sec(s)</td>  		  
	<td><div class="duration-bar" style="width: 0px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_13.33.13/w_icons_top.tc_sanity_stim/regression.log">w_icons_top.tc_sanity_stim</a></td>  		  
	<td class="passed">PASSED</td>  		  
	<td>13:33:13</td>  		  
	<td>13:33:14</td>  		  
	<td>0 min(s) and  1 sec(s)</td>  		  
	<td><div class="duration-bar" style="width: 1px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_13.33.13/w_icons_top.tc_rec_all_chs/regression.log">w_icons_top.tc_rec_all_chs</a></td>  		  
	<td class="passed">PASSED</td>  		  
	<td>13:33:14</td>  		  
	<td>13:33:16</td>  		  
	<td>0 min(s) and  2 sec(s)</td>  		  
	<td><div class="duration-bar" style="width: 2px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_13.33.13/w_icons_top.tc_rec_discharge/regression.log">w_icons_top.tc_rec_discharge</a></td>  		  
	<td class="passed">PASSED</td>  		  
	<td>13:33:16</td>  		  
	<td>13:33:25</td>  		  
	<td>0 min(s) and  9 sec(s)</td>  		  
	<td><div class="duration-bar" style="width: 9px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_13.33.13/w_icons_top.tc_rec_test_mode/regression.log">w_icons_top.tc_rec_test_mode</a></td>  		  
	<td class="passed">PASSED</td>  		  
	<td>13:33:26</td>  		  
	<td>13:33:29</td>  		  
	<td>0 min(s) and  3 sec(s)</td>  		  
	<td><div class="duration-bar" style="width: 3px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_13.33.13/w_icons_top.tc_stim_mask_chk_err/regression.log">w_icons_top.tc_stim_mask_chk_err</a></td>  		  
	<td class="passed">PASSED</td>  		  
	<td>13:33:29</td>  		  
	<td>13:34:04</td>  		  
	<td>0 min(s) and  35 sec(s)</td>  		  
	<td><div class="duration-bar" style="width: 35px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_13.33.13/w_icons_top.tc_crc5/regression.log">w_icons_top.tc_crc5</a></td>  		  
	<td class="passed">PASSED</td>  		  
	<td>13:34:04</td>  		  
	<td>13:35:04</td>  		  
	<td>1 min(s) and  0 sec(s)</td>  		  
	<td><div class="duration-bar" style="width: 60px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_13.33.13/w_icons_top.tc_rec_impedance/regression.log">w_icons_top.tc_rec_impedance</a></td>  		  
	<td class="passed">PASSED</td>  		  
	<td>13:35:04</td>  		  
	<td>13:35:26</td>  		  
	<td>0 min(s) and  22 sec(s)</td>  		  
	<td><div class="duration-bar" style="width: 22px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_13.33.13/w_icons_top.tc_rf_toggle/regression.log">w_icons_top.tc_rf_toggle</a></td>  		  
	<td class="passed">PASSED</td>  		  
	<td>13:35:26</td>  		  
	<td>13:36:31</td>  		  
	<td>1 min(s) and  5 sec(s)</td>  		  
	<td><div class="duration-bar" style="width: 65px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_13.33.13/w_icons_top.tc_stim_random_chs/regression.log">w_icons_top.tc_stim_random_chs</a></td>  		  
	<td class="passed">PASSED</td>  		  
	<td>13:36:31</td>  		  
	<td>13:36:56</td>  		  
	<td>0 min(s) and  25 sec(s)</td>  		  
	<td><div class="duration-bar" style="width: 25px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_13.33.13/w_icons_top.tc_stim_selected_chs/regression.log">w_icons_top.tc_stim_selected_chs</a></td>  		  
	<td class="passed">PASSED</td>  		  
	<td>13:36:56</td>  		  
	<td>13:36:58</td>  		  
	<td>0 min(s) and  2 sec(s)</td>  		  
	<td><div class="duration-bar" style="width: 2px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_13.33.13/w_icons_top.tc_stim_all_mask_chk_err/regression.log">w_icons_top.tc_stim_all_mask_chk_err</a></td>  		  
	<td class="passed">PASSED</td>  		  
	<td>13:36:58</td>  		  
	<td>13:39:25</td>  		  
	<td>2 min(s) and  27 sec(s)</td>  		  
	<td><div class="duration-bar" style="width: 147px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_13.33.13/w_icons_top.tc_rec_selected_chs/regression.log">w_icons_top.tc_rec_selected_chs</a></td>  		  
	<td class="passed">PASSED</td>  		  
	<td>13:39:25</td>  		  
	<td>13:39:38</td>  		  
	<td>0 min(s) and  13 sec(s)</td>  		  
	<td><div class="duration-bar" style="width: 13px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_13.33.13/w_icons_top.tc_stim_1ch/regression.log">w_icons_top.tc_stim_1ch</a></td>  		  
	<td class="passed">PASSED</td>  		  
	<td>13:39:38</td>  		  
	<td>13:40:16</td>  		  
	<td>0 min(s) and  38 sec(s)</td>  		  
	<td><div class="duration-bar" style="width: 38px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_13.33.13/w_icons_top.tc_stim_ch_err/regression.log">w_icons_top.tc_stim_ch_err</a></td>  		  
	<td class="passed">PASSED</td>  		  
	<td>13:40:17</td>  		  
	<td>13:41:17</td>  		  
	<td>1 min(s) and  0 sec(s)</td>  		  
	<td><div class="duration-bar" style="width: 60px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_13.33.13/w_icons_top.tc_stim_1ch_long/regression.log">w_icons_top.tc_stim_1ch_long</a></td>  		  
	<td class="passed">PASSED</td>  		  
	<td>13:41:17</td>  		  
	<td>13:43:11</td>  		  
	<td>1 min(s) and  54 sec(s)</td>  		  
	<td><div class="duration-bar" style="width: 114px"></div></td>  		  
</tr>
<tr>   		  
	<td><a href="/home/smaz-brn/project/ASIC-W-ICONS-FPGA/Cadence/w_icons/regressions/runs/2024.01.09_13.33.13/w_icons_top.tc_rec_impedance_1ch/regression.log">w_icons_top.tc_rec_impedance_1ch</a></td>  		  
	<td class="passed">PASSED</td>  		  
	<td>13:43:11</td>  		  
	<td>13:43:58</td>  		  
	<td>0 min(s) and  47 sec(s)</td>  		  
	<td><div class="duration-bar" style="width: 47px"></div></td>  		  
</tr>
