@N: MF249 |Running in 32-bit mode.
@N: MF257 |Gated clock conversion enabled 
@N: MF546 |Generated clock conversion enabled 
@N: MF203 |Set autoconstraint_io 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/async_pkt_fifo.v":29:0:29:5|Removing sequential instance I_async_pkt_fifo.AlmostFull of view:PrimLib.dffr(prim) in hierarchy view:work.wb_tlc_req_fifo_16s_27s(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":95:0:95:5|Removing sequential instance I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[10:0] of view:PrimLib.dffre(prim) in hierarchy view:work.wb_tlc_req_fifo_16s_27s(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":79:0:79:5|Removing sequential instance I_async_pkt_fifo.I_rd2wr_sync.data_buf[10:0] of view:PrimLib.dffre(prim) in hierarchy view:work.wb_tlc_req_fifo_16s_27s(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":95:0:95:5|Removing sequential instance I_async_pkt_fifo.I_rd2wr_sync.update_ack of view:PrimLib.dffr(prim) in hierarchy view:work.wb_tlc_req_fifo_16s_27s(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":95:0:95:5|Removing sequential instance I_async_pkt_fifo.I_rd2wr_sync.update_strobe_dly[3:0] of view:PrimLib.dffr(prim) in hierarchy view:work.wb_tlc_req_fifo_16s_27s(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":79:0:79:5|Removing sequential instance I_async_pkt_fifo.I_rd2wr_sync.update_ack_dly[1:0] of view:PrimLib.dffr(prim) in hierarchy view:work.wb_tlc_req_fifo_16s_27s(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":79:0:79:5|Removing sequential instance I_async_pkt_fifo.I_rd2wr_sync.update_strobe of view:PrimLib.dffr(prim) in hierarchy view:work.wb_tlc_req_fifo_16s_27s(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/Source/ipexpress/ecp3/ram_dp_true/ram_dp_true.v":385:12:385:15|Removing sequential instance mem0.FF_3 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/Source/ipexpress/ecp3/ram_dp_true/ram_dp_true.v":389:12:389:15|Removing sequential instance mem0.FF_2 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/Source/ipexpress/ecp3/ram_dp_true/ram_dp_true.v":393:12:393:15|Removing sequential instance mem0.FF_1 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/Source/ipexpress/ecp3/ram_dp_true/ram_dp_true.v":399:12:399:15|Removing sequential instance mem0.FF_0 of view:LUCENT.FD1P3DX(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: MT480 :"/home/sora/work/ethout/Implementation/top.sdc":1:0:1:0|Assigning clock "refclkn" to command: define_clock {[find -internal -port refclkn]} -freq {100} -clockgroup {default_clkgroup_0} 
@N: MT480 :"/home/sora/work/ethout/Implementation/top.sdc":1:0:1:0|Assigning clock "refclkp" to command: define_clock {[find -internal -port refclkp]} -freq {100} -clockgroup {default_clkgroup_1} 
@N: MT480 :"/home/sora/work/ethout/Implementation/top.sdc":1:0:1:0|Assigning clock "clk_125" to command: define_clock {[find -internal -net clk_125]} -freq {125} -clockgroup {default_clkgroup_3} 
@N: MF179 :|Found 11 bit by 11 bit '==' comparator, 'req_fifo.I_async_pkt_fifo.un2_rd_addr'
@N: MF179 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":195:14:195:40|Found 11 bit by 11 bit '==' comparator, 'sm24'
@N: MF179 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":141:56:206:52|Found 11 bit by 11 bit '==' comparator, 'wb_sel_o24'
@N: MF179 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":213:14:213:47|Found 11 bit by 11 bit '==' comparator, 'wb_cti_o11'
@N: MF179 :"/home/sora/work/ethout/source/wb_tlc/wb_tlc_cpld.v":116:13:116:44|Found 11 bit by 11 bit '==' comparator, 'dout_eop5'
@N: BN362 :|Removing sequential instance G_24 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_22 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_20 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_18 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_16 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_14 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_12 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_40 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_38 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_36 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_34 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_32 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_30 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_28 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_26 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: BN362 :|Removing sequential instance G_42 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc_cpld(verilog) because there are no references to its outputs 
@N: MF179 :|Found 11 bit by 11 bit '==' comparator, 'un19_rd_addr'
@N: MF179 :"/home/sora/work/ethout/source/wb_tlc/async_pkt_fifo.v":97:15:97:41|Found 11 bit by 11 bit '==' comparator, 'Empty'
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.update_ack of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.update_strobe of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/async_pkt_fifo.v":29:0:29:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.AlmostFull of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.update_strobe_dly[3] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.update_strobe_dly[2] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.update_strobe_dly[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.update_strobe_dly[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.update_ack_dly[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.update_ack_dly[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[10] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[9] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[8] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[7] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[6] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[5] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[4] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[3] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[2] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":79:0:79:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[10] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[9] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[8] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[7] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[6] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[5] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[4] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[3] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[2] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[1] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/sync_logic.v":95:0:95:5|Removing sequential instance cpld_fifo.I_async_pkt_fifo.I_rd2wr_sync.data_buf_sync[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.wb_tlc(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/ip_tx_arbiter.v":138:0:138:5|Removing sequential instance tx_arb.tx_rdy_p2 of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/ip_tx_arbiter.v":138:0:138:5|Removing sequential instance tx_arb.tx_rdy_p of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/ip_tx_arbiter.v":138:0:138:5|Removing sequential instance tx_arb.rr[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.wb_adr_o[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.wb_cti_o_1[0] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.wb_adr_o[23] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.wb_adr_o[22] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.wb_adr_o[21] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.wb_adr_o[20] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.wb_adr_o[19] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.wb_adr_o[18] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.wb_adr_o[17] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.wb_adr_o[16] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.wb_adr_o[31] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.wb_adr_o[30] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.wb_adr_o[29] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.wb_adr_o[28] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.wb_adr_o[27] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.wb_adr_o[26] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.wb_adr_o[25] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: BN362 :"/home/sora/work/ethout/source/wb_tlc/wb_intf.v":71:0:71:5|Removing sequential instance wb_tlc.intf.wb_adr_o[24] of view:UNILIB.FDCPE(PRIM) in hierarchy view:work.top(verilog) because there are no references to its outputs 
@N: FX164 |The option to pack flops in the IOB has not been specified 
@N: FO126 :"/home/sora/work/ethout/source/wb_tlc/wb_tlc_cpld.v":42:0:42:5|Generating RAM wb_tlc.cpld.din_p5_CR15[15:0]
@N: MT480 :"/home/sora/work/ethout/Implementation/top.sdc":1:0:1:0|Assigning clock "refclkn" to command: define_clock {p:refclkn} -freq {100} -clockgroup {default_clkgroup_0} 
@N: MT480 :"/home/sora/work/ethout/Implementation/top.sdc":1:0:1:0|Assigning clock "refclkp" to command: define_clock {p:refclkp} -freq {100} -clockgroup {default_clkgroup_1} 
@N: MT480 :"/home/sora/work/ethout/Implementation/top.sdc":1:0:1:0|Assigning clock "clk_125_c" to command: define_clock {n:clk_125} -freq {125} -clockgroup {default_clkgroup_3} 
@N: MT480 :"/home/sora/work/ethout/Implementation/top.sdc":1:0:1:0|Assigning clock "refclkn" to command: define_clock {p:refclkn} -freq {100} -clockgroup {default_clkgroup_0} 
@N: MT480 :"/home/sora/work/ethout/Implementation/top.sdc":1:0:1:0|Assigning clock "refclkp" to command: define_clock {p:refclkp} -freq {100} -clockgroup {default_clkgroup_1} 
@N: MT480 :"/home/sora/work/ethout/Implementation/top.sdc":1:0:1:0|Assigning clock "clk_125_c" to command: define_clock {n:clk_125} -freq {125} -clockgroup {default_clkgroup_3} 
@N: MF276 |Gated clock conversion enabled, but no gated clocks found in design 
@N: MF333 |Generated clock conversion enabled, but no generated clocks found in design 
@N: MT480 :"/home/sora/work/ethout/Implementation/top.sdc":1:0:1:0|Assigning clock "refclkn" to command: define_clock {p:refclkn} -freq {100} -clockgroup {default_clkgroup_0} 
@N: MT480 :"/home/sora/work/ethout/Implementation/top.sdc":1:0:1:0|Assigning clock "refclkp" to command: define_clock {p:refclkp} -freq {100} -clockgroup {default_clkgroup_1} 
@N: MT480 :"/home/sora/work/ethout/Implementation/top.sdc":1:0:1:0|Assigning clock "clk_125_c" to command: define_clock {n:clk_125} -freq {125} -clockgroup {default_clkgroup_3} 
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing.
