{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571856879067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571856879069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 15:54:38 2019 " "Processing started: Wed Oct 23 15:54:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571856879069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571856879069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LOVELY -c LOVELY " "Command: quartus_map --read_settings_files=on --write_settings_files=off LOVELY -c LOVELY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571856879069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571856879334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571856879334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ulala " "Found design unit 1: ULA-ulala" {  } { { "ULA.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/ULA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571856891459 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571856891459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571856891459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UControle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UControle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCONTROLE-arch " "Found design unit 1: UCONTROLE-arch" {  } { { "UControle.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/UControle.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571856891460 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCONTROLE " "Found entity 1: UCONTROLE" {  } { { "UControle.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/UControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571856891460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571856891460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOPZERA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TOPZERA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOPZERA-TOPPER " "Found design unit 1: TOPZERA-TOPPER" {  } { { "TOPZERA.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/TOPZERA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571856891461 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOPZERA " "Found entity 1: TOPZERA" {  } { { "TOPZERA.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/TOPZERA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571856891461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571856891461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-takitaki " "Found design unit 1: ROM-takitaki" {  } { { "ROM.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/ROM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571856891461 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/ROM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571856891461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571856891461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571856891462 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571856891462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571856891462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-LITTLE " "Found design unit 1: RAM-LITTLE" {  } { { "RAM.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/RAM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571856891463 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571856891463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571856891463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ExtensorSinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ExtensorSinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExtensorSinal-CHECK " "Found design unit 1: ExtensorSinal-CHECK" {  } { { "ExtensorSinal.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/ExtensorSinal.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571856891463 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExtensorSinal " "Found entity 1: ExtensorSinal" {  } { { "ExtensorSinal.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/ExtensorSinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571856891463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571856891463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CONTADOR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CONTADOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR-NOTSIQUEIRA " "Found design unit 1: CONTADOR-NOTSIQUEIRA" {  } { { "CONTADOR.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/CONTADOR.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571856891464 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR " "Found entity 1: CONTADOR" {  } { { "CONTADOR.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/CONTADOR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571856891464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571856891464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BancoReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BancoReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoReg-dontWorry " "Found design unit 1: BancoReg-dontWorry" {  } { { "BancoReg.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/BancoReg.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571856891465 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoReg " "Found entity 1: BancoReg" {  } { { "BancoReg.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/BancoReg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571856891465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571856891465 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "LOVELY.vhd " "Can't analyze file -- file LOVELY.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1571856891465 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOPZERA " "Elaborating entity \"TOPZERA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571856891561 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SAIDA_UC_PC TOPZERA.vhd(18) " "Verilog HDL or VHDL warning at TOPZERA.vhd(18): object \"SAIDA_UC_PC\" assigned a value but never read" {  } { { "TOPZERA.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/TOPZERA.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571856891564 "|TOPZERA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULALA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULALA\"" {  } { { "TOPZERA.vhd" "ULALA" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/TOPZERA.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571856891601 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ULA.vhd(24) " "VHDL warning at ULA.vhd(24): comparison between unequal length operands always returns FALSE" {  } { { "ULA.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/ULA.vhd" 24 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571856891602 "|TOPZERA|ULA:ULALA"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ULA.vhd(28) " "VHDL warning at ULA.vhd(28): comparison between unequal length operands always returns FALSE" {  } { { "ULA.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/ULA.vhd" 28 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571856891602 "|TOPZERA|ULA:ULALA"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE ULA.vhd(32) " "VHDL warning at ULA.vhd(32): comparison between unequal length operands always returns FALSE" {  } { { "ULA.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/ULA.vhd" 32 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571856891603 "|TOPZERA|ULA:ULALA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "TOPZERA.vhd" "PC" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/TOPZERA.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571856891610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR CONTADOR:ADDER " "Elaborating entity \"CONTADOR\" for hierarchy \"CONTADOR:ADDER\"" {  } { { "TOPZERA.vhd" "ADDER" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/TOPZERA.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571856891621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROMS " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROMS\"" {  } { { "TOPZERA.vhd" "ROMS" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/InstrucaoR/TOPZERA.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571856891625 ""}
{ "Error" "EFLOW_ABNORMAL_EXIT" "quartus_map " "Current module quartus_map ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." {  } {  } 0 293007 "Current module %1!s! ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." 0 0 "Analysis & Synthesis" 0 -1 1571856902156 ""}
