{
  "design": {
    "design_info": {
      "boundary_crc": "0x8F3AA6E20D8F063B",
      "device": "xc7a200tffg1156-2",
      "name": "design_top",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "ddr3_hier": {
        "mig_7series_0": "",
        "rst_mig_7series_0_100M": "",
        "axi_interconnect_0": {
          "s00_couplers": {
            "auto_us": "",
            "auto_cc": ""
          }
        }
      },
      "mb_hier": {
        "mdm_1": "",
        "microblaze_0_axi_intc": "",
        "axi_timer_0": "",
        "microblaze_0_xlconcat": "",
        "microblaze_0": "",
        "microblaze_0_local_memory": {
          "dlmb_v10": "",
          "ilmb_v10": "",
          "dlmb_bram_if_cntlr": "",
          "ilmb_bram_if_cntlr": "",
          "lmb_bram": ""
        },
        "microblaze_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {}
        },
        "proc_sys_reset_0": "",
        "xlconstant_2": ""
      },
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {},
        "m10_couplers": {},
        "m11_couplers": {},
        "m12_couplers": {},
        "m13_couplers": {}
      },
      "axi_iic_gpio": "",
      "xlconcat_0": "",
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "axi_gpio_led": "",
      "clk_config_hier": {
        "xlconstant_0": "",
        "xlconstant_1": "",
        "xlconstant_2": "",
        "xlconstant_3": "",
        "xlconstant_4": "",
        "xlconstant_5": "",
        "xlconstant_6": ""
      },
      "dsp_hier": {
        "axi_iic_temp": "",
        "axi_gpio_reset": "",
        "axi_quad_spi_vadc": "",
        "axi_gpio_core_freq": "",
        "axi_gpio_bus_freq": "",
        "link_port_0": "",
        "link_port_1": ""
      },
      "tft_hier": {
        "axi_quad_spi": "",
        "axi_gpio": ""
      },
      "udp_bridge_hier": {
        "clk_wiz_1": "",
        "xlconstant_0": "",
        "proc_sys_reset_0": "",
        "eth_mac_0": "",
        "eth_udp_0": "",
        "ulb_0": ""
      },
      "audio_hier": {
        "clk_wiz_2": "",
        "xlconstant_1": "",
        "i2s_receiver_0": "",
        "proc_sys_reset_1": "",
        "i2s_transmitter_0": "",
        "axi_quad_spi_audio": ""
      },
      "nb3n502_0": "",
      "gt_clock_0": ""
    },
    "interface_ports": {
      "DDR3": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "gpio": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "dsp_temp": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "tft_spi": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "dsp_vadc_spi": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "dsp_reset": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "link0_rx": {
        "mode": "Slave",
        "vlnv": "milandr.ru:interface:link_io_rtl:1.0"
      },
      "link1_rx": {
        "mode": "Slave",
        "vlnv": "milandr.ru:interface:link_io_rtl:1.0"
      },
      "link0_tx": {
        "mode": "Master",
        "vlnv": "milandr.ru:interface:link_io_rtl:1.0"
      },
      "link1_tx": {
        "mode": "Master",
        "vlnv": "milandr.ru:interface:link_io_rtl:1.0"
      },
      "dsp_core_freq": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "dsp_bus_freq": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "rgmii": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:rgmii_rtl:1.0"
      },
      "audio_spi": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      }
    },
    "ports": {
      "led_fast": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "sys_clk_p": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_top_sys_clk_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "sys_clk_n": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_top_sys_clk_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "clk_gen1_ss": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "clk_gen0_sclk": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "clk_gen0_ss": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "clk_gen0_oe": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "clk_gen1_oe": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "clk_gen1_sclk": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "rdr_scl": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "bus_freq_div": {
        "direction": "IO",
        "left": "1",
        "right": "0"
      },
      "uart_rx": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "uart_tx": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "tft_gpi": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "tft_gpo": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "mdc": {
        "direction": "O"
      },
      "mdio": {
        "direction": "O"
      },
      "phy_rst": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "audio_i2s_lrcin": {
        "direction": "O"
      },
      "audio_i2s_lrcout": {
        "direction": "O"
      },
      "audio_i2s_bclk": {
        "direction": "O"
      },
      "audio_i2s_dout": {
        "direction": "O"
      },
      "audio_i2s_din": {
        "direction": "I"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_top_clk_wiz_0_1",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "115.831"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT2_JITTER": {
            "value": "102.086"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "94.862"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "300.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_JITTER": {
            "value": "94.862"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "300.000"
          },
          "CLKOUT4_REQUESTED_PHASE": {
            "value": "-90"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "CLKOUT5_JITTER": {
            "value": "122.158"
          },
          "CLKOUT5_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT5_REQUESTED_OUT_FREQ": {
            "value": "75.000"
          },
          "CLKOUT5_USED": {
            "value": "true"
          },
          "CLKOUT6_JITTER": {
            "value": "188.586"
          },
          "CLKOUT6_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT6_REQUESTED_OUT_FREQ": {
            "value": "10.000"
          },
          "CLKOUT6_USED": {
            "value": "true"
          },
          "CLKOUT7_JITTER": {
            "value": "115.831"
          },
          "CLKOUT7_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT7_REQUESTED_OUT_FREQ": {
            "value": "10"
          },
          "CLKOUT7_USED": {
            "value": "false"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_100M"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_200M"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_300M"
          },
          "CLK_OUT4_PORT": {
            "value": "clk_300M90"
          },
          "CLK_OUT5_PORT": {
            "value": "clk_75M"
          },
          "CLK_OUT6_PORT": {
            "value": "clk_10M"
          },
          "CLK_OUT7_PORT": {
            "value": "clk_10M"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "12.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "12.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "6"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "4"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "4"
          },
          "MMCM_CLKOUT3_PHASE": {
            "value": "-90.000"
          },
          "MMCM_CLKOUT4_DIVIDE": {
            "value": "16"
          },
          "MMCM_CLKOUT5_DIVIDE": {
            "value": "120"
          },
          "MMCM_CLKOUT6_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "6"
          },
          "PRIM_IN_FREQ": {
            "value": "100.000"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "ddr3_hier": {
        "interface_ports": {
          "DDR3": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "clk_ref_i": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "mig_7series_0": {
            "vlnv": "xilinx.com:ip:mig_7series:4.2",
            "xci_name": "design_top_mig_7series_0_3",
            "parameters": {
              "BOARD_MIG_PARAM": {
                "value": "Custom"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "XML_INPUT_FILE": {
                "value": "mig_a.prj"
              }
            }
          },
          "rst_mig_7series_0_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_top_rst_mig_7series_0_100M_0"
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_top_axi_interconnect_0_1",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_top_auto_us_0",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "128"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "design_top_auto_cc_0"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  },
                  "auto_cc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "auto_us_to_auto_cc": {
                    "interface_ports": [
                      "auto_us/M_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn",
                      "auto_cc/s_axi_aresetn"
                    ]
                  },
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              },
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI",
              "axi_interconnect_0/S00_AXI"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M00_AXI",
              "mig_7series_0/S_AXI"
            ]
          },
          "mig_7series_0_DDR3": {
            "interface_ports": [
              "DDR3",
              "mig_7series_0/DDR3"
            ]
          }
        },
        "nets": {
          "mig_7series_0_ui_clk_sync_rst": {
            "ports": [
              "mig_7series_0/ui_clk_sync_rst",
              "rst_mig_7series_0_100M/ext_reset_in"
            ]
          },
          "mig_7series_0_ui_clk": {
            "ports": [
              "mig_7series_0/ui_clk",
              "rst_mig_7series_0_100M/slowest_sync_clk",
              "axi_interconnect_0/M00_ACLK"
            ]
          },
          "mig_7series_0_mmcm_locked": {
            "ports": [
              "mig_7series_0/mmcm_locked",
              "rst_mig_7series_0_100M/dcm_locked"
            ]
          },
          "rst_mig_7series_0_100M_peripheral_aresetn": {
            "ports": [
              "rst_mig_7series_0_100M/peripheral_aresetn",
              "mig_7series_0/aresetn",
              "axi_interconnect_0/M00_ARESETN"
            ]
          },
          "clk_wiz_0_clk_200M": {
            "ports": [
              "clk_ref_i",
              "mig_7series_0/clk_ref_i"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "s_axi_aclk",
              "mig_7series_0/sys_clk_i",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/S00_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "peripheral_aresetn",
              "axi_interconnect_0/S00_ARESETN",
              "mig_7series_0/sys_rst"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "interconnect_aresetn",
              "axi_interconnect_0/ARESETN"
            ]
          }
        }
      },
      "mb_hier": {
        "interface_ports": {
          "M_AXI_DC": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_PERIPH": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "dcm_locked": {
            "direction": "I"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "irq": {
            "direction": "I",
            "left": "5",
            "right": "0"
          }
        },
        "components": {
          "mdm_1": {
            "vlnv": "xilinx.com:ip:mdm:3.2",
            "xci_name": "design_top_mdm_1_0",
            "parameters": {
              "C_ADDR_SIZE": {
                "value": "32"
              },
              "C_M_AXI_ADDR_WIDTH": {
                "value": "32"
              },
              "C_USE_UART": {
                "value": "1"
              }
            }
          },
          "microblaze_0_axi_intc": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "xci_name": "design_top_microblaze_0_axi_intc_0",
            "parameters": {
              "C_HAS_FAST": {
                "value": "1"
              }
            }
          },
          "axi_timer_0": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "xci_name": "design_top_axi_timer_0_0"
          },
          "microblaze_0_xlconcat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_top_microblaze_0_xlconcat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "3"
              }
            }
          },
          "microblaze_0": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "xci_name": "design_top_microblaze_0_0",
            "parameters": {
              "C_ADDR_TAG_BITS": {
                "value": "0"
              },
              "C_DCACHE_ADDR_TAG": {
                "value": "16"
              },
              "C_DCACHE_FORCE_TAG_LUTRAM": {
                "value": "0"
              },
              "C_DCACHE_USE_WRITEBACK": {
                "value": "0"
              },
              "C_DEBUG_ENABLED": {
                "value": "1"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_I_LMB": {
                "value": "1"
              },
              "C_USE_BARREL": {
                "value": "1"
              },
              "C_USE_DCACHE": {
                "value": "1"
              },
              "C_USE_DIV": {
                "value": "1"
              },
              "C_USE_FPU": {
                "value": "1"
              },
              "C_USE_HW_MUL": {
                "value": "1"
              },
              "C_USE_ICACHE": {
                "value": "0"
              },
              "C_USE_MSR_INSTR": {
                "value": "1"
              },
              "C_USE_PCMP_INSTR": {
                "value": "1"
              },
              "C_USE_REORDER_INSTR": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > design_top mb_hier/microblaze_0_local_memory/dlmb_bram_if_cntlr",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "microblaze_0_local_memory": {
            "interface_ports": {
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "LMB_Clk": {
                "type": "clk",
                "direction": "I"
              },
              "SYS_Rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "design_top_dlmb_v10_0"
              },
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "design_top_ilmb_v10_0"
              },
              "dlmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "design_top_dlmb_bram_if_cntlr_0",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > design_top mb_hier/microblaze_0_local_memory/lmb_bram",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              },
              "ilmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "design_top_ilmb_bram_if_cntlr_0",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                }
              },
              "lmb_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_top_lmb_bram_0",
                "parameters": {
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              }
            },
            "interface_nets": {
              "microblaze_0_dlmb_cntlr": {
                "interface_ports": [
                  "dlmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTA"
                ]
              },
              "microblaze_0_ilmb_bus": {
                "interface_ports": [
                  "ilmb_v10/LMB_Sl_0",
                  "ilmb_bram_if_cntlr/SLMB"
                ]
              },
              "microblaze_0_dlmb_bus": {
                "interface_ports": [
                  "dlmb_v10/LMB_Sl_0",
                  "dlmb_bram_if_cntlr/SLMB"
                ]
              },
              "microblaze_0_ilmb_cntlr": {
                "interface_ports": [
                  "ilmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTB"
                ]
              },
              "microblaze_0_ilmb": {
                "interface_ports": [
                  "ILMB",
                  "ilmb_v10/LMB_M"
                ]
              },
              "microblaze_0_dlmb": {
                "interface_ports": [
                  "DLMB",
                  "dlmb_v10/LMB_M"
                ]
              }
            },
            "nets": {
              "microblaze_0_Clk": {
                "ports": [
                  "LMB_Clk",
                  "dlmb_v10/LMB_Clk",
                  "dlmb_bram_if_cntlr/LMB_Clk",
                  "ilmb_v10/LMB_Clk",
                  "ilmb_bram_if_cntlr/LMB_Clk"
                ]
              },
              "SYS_Rst_1": {
                "ports": [
                  "SYS_Rst",
                  "dlmb_v10/SYS_Rst",
                  "dlmb_bram_if_cntlr/LMB_Rst",
                  "ilmb_v10/SYS_Rst",
                  "ilmb_bram_if_cntlr/LMB_Rst"
                ]
              }
            }
          },
          "microblaze_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_top_microblaze_0_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_top_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m00_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "microblaze_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m03_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "microblaze_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK"
                ]
              },
              "microblaze_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN"
                ]
              }
            }
          },
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_top_proc_sys_reset_0_2"
          },
          "xlconstant_2": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_top_xlconstant_2_0"
          }
        },
        "interface_nets": {
          "microblaze_0_mdm_axi": {
            "interface_ports": [
              "microblaze_0_axi_periph/M01_AXI",
              "mdm_1/S_AXI"
            ]
          },
          "microblaze_0_intc_axi": {
            "interface_ports": [
              "microblaze_0_axi_periph/M00_AXI",
              "microblaze_0_axi_intc/s_axi"
            ]
          },
          "microblaze_0_axi_dp": {
            "interface_ports": [
              "microblaze_0_axi_periph/S00_AXI",
              "microblaze_0/M_AXI_DP"
            ]
          },
          "microblaze_0_interrupt": {
            "interface_ports": [
              "microblaze_0_axi_intc/interrupt",
              "microblaze_0/INTERRUPT"
            ]
          },
          "microblaze_0_M_AXI_DC": {
            "interface_ports": [
              "M_AXI_DC",
              "microblaze_0/M_AXI_DC"
            ]
          },
          "microblaze_0_debug": {
            "interface_ports": [
              "mdm_1/MBDEBUG_0",
              "microblaze_0/DEBUG"
            ]
          },
          "microblaze_0_dlmb_1": {
            "interface_ports": [
              "microblaze_0/DLMB",
              "microblaze_0_local_memory/DLMB"
            ]
          },
          "microblaze_0_ilmb_1": {
            "interface_ports": [
              "microblaze_0/ILMB",
              "microblaze_0_local_memory/ILMB"
            ]
          },
          "microblaze_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M02_AXI",
              "axi_timer_0/S_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M_AXI_PERIPH",
              "microblaze_0_axi_periph/M03_AXI"
            ]
          }
        },
        "nets": {
          "mdm_1_Interrupt": {
            "ports": [
              "mdm_1/Interrupt",
              "microblaze_0_xlconcat/In0"
            ]
          },
          "microblaze_0_intr": {
            "ports": [
              "microblaze_0_xlconcat/dout",
              "microblaze_0_axi_intc/intr"
            ]
          },
          "axi_timer_0_interrupt": {
            "ports": [
              "axi_timer_0/interrupt",
              "microblaze_0_xlconcat/In1"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "clk",
              "microblaze_0/Clk",
              "microblaze_0_axi_periph/ACLK",
              "microblaze_0_axi_periph/S00_ACLK",
              "microblaze_0_axi_periph/M00_ACLK",
              "microblaze_0_axi_periph/M01_ACLK",
              "microblaze_0_axi_intc/s_axi_aclk",
              "microblaze_0_axi_intc/processor_clk",
              "microblaze_0_local_memory/LMB_Clk",
              "axi_timer_0/s_axi_aclk",
              "microblaze_0_axi_periph/M02_ACLK",
              "mdm_1/S_AXI_ACLK",
              "proc_sys_reset_0/slowest_sync_clk",
              "microblaze_0_axi_periph/M03_ACLK"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "microblaze_0_axi_periph/ARESETN",
              "microblaze_0_axi_periph/S00_ARESETN",
              "microblaze_0_axi_periph/M00_ARESETN",
              "microblaze_0_axi_periph/M01_ARESETN",
              "microblaze_0_axi_intc/s_axi_aresetn",
              "axi_timer_0/s_axi_aresetn",
              "microblaze_0_axi_periph/M02_ARESETN",
              "mdm_1/S_AXI_ARESETN",
              "peripheral_aresetn",
              "microblaze_0_axi_periph/M03_ARESETN"
            ]
          },
          "proc_sys_reset_0_mb_reset": {
            "ports": [
              "proc_sys_reset_0/mb_reset",
              "microblaze_0/Reset",
              "microblaze_0_axi_intc/processor_rst"
            ]
          },
          "mdm_1_Debug_SYS_Rst": {
            "ports": [
              "mdm_1/Debug_SYS_Rst",
              "proc_sys_reset_0/mb_debug_sys_rst"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "proc_sys_reset_0/bus_struct_reset",
              "microblaze_0_local_memory/SYS_Rst"
            ]
          },
          "dcm_locked_1": {
            "ports": [
              "dcm_locked",
              "proc_sys_reset_0/dcm_locked"
            ]
          },
          "proc_sys_reset_0_interconnect_aresetn": {
            "ports": [
              "proc_sys_reset_0/interconnect_aresetn",
              "interconnect_aresetn"
            ]
          },
          "xlconstant_2_dout": {
            "ports": [
              "xlconstant_2/dout",
              "proc_sys_reset_0/ext_reset_in"
            ]
          },
          "In2_1": {
            "ports": [
              "irq",
              "microblaze_0_xlconcat/In2"
            ]
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_top_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "14"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_top_xbar_1",
            "parameters": {
              "NUM_MI": {
                "value": "14"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m13_couplers_to_m13_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m13_couplers": {
            "interface_ports": [
              "xbar/M13_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "xbar_to_m12_couplers": {
            "interface_ports": [
              "xbar/M12_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "m13_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M13_AXI",
              "m13_couplers/M_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m10_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "m09_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m11_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "m12_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          },
          "M12_ACLK_1": {
            "ports": [
              "M12_ACLK",
              "m12_couplers/M_ACLK"
            ]
          },
          "M12_ARESETN_1": {
            "ports": [
              "M12_ARESETN",
              "m12_couplers/M_ARESETN"
            ]
          },
          "M13_ACLK_1": {
            "ports": [
              "M13_ACLK",
              "m13_couplers/M_ACLK"
            ]
          },
          "M13_ARESETN_1": {
            "ports": [
              "M13_ARESETN",
              "m13_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_iic_gpio": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "design_top_axi_iic_0_0"
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_top_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "6"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_top_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_top_util_vector_logic_0_1",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "axi_gpio_led": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_top_axi_gpio_3_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "4"
          }
        }
      },
      "clk_config_hier": {
        "ports": {
          "clk_gen1_ss": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "clk_gen0_sclk": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk_gen0_ss": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "clk_gen0_oe": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "clk_gen1_oe": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk_gen1_sclk": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "rdr_scl": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_top_xlconstant_0_1",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "2"
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_top_xlconstant_0_2",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlconstant_2": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_top_xlconstant_1_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "2"
              }
            }
          },
          "xlconstant_3": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_top_xlconstant_2_2",
            "parameters": {
              "CONST_VAL": {
                "value": "1"
              },
              "CONST_WIDTH": {
                "value": "2"
              }
            }
          },
          "xlconstant_4": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_top_xlconstant_3_0",
            "parameters": {
              "CONST_VAL": {
                "value": "1"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlconstant_5": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_top_xlconstant_1_1",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlconstant_6": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_top_xlconstant_5_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          }
        },
        "nets": {
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "clk_gen1_ss"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "clk_gen0_sclk"
            ]
          },
          "xlconstant_2_dout": {
            "ports": [
              "xlconstant_2/dout",
              "clk_gen0_ss"
            ]
          },
          "xlconstant_3_dout": {
            "ports": [
              "xlconstant_3/dout",
              "clk_gen0_oe"
            ]
          },
          "xlconstant_4_dout": {
            "ports": [
              "xlconstant_4/dout",
              "clk_gen1_oe"
            ]
          },
          "xlconstant_5_dout": {
            "ports": [
              "xlconstant_5/dout",
              "clk_gen1_sclk"
            ]
          },
          "xlconstant_6_dout": {
            "ports": [
              "xlconstant_6/dout",
              "rdr_scl"
            ]
          }
        }
      },
      "dsp_hier": {
        "interface_ports": {
          "link0_rx": {
            "mode": "Slave",
            "vlnv": "milandr.ru:interface:link_io_rtl:1.0"
          },
          "link0_tx": {
            "mode": "Master",
            "vlnv": "milandr.ru:interface:link_io_rtl:1.0"
          },
          "s_axi_temp": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "dsp_temp": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "s_axi_reset": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "dsp_reset": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "dsp_vadc_spi": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:spi_rtl:1.0"
          },
          "s_axi_vadc": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "link1_rx": {
            "mode": "Slave",
            "vlnv": "milandr.ru:interface:link_io_rtl:1.0"
          },
          "link1_tx": {
            "mode": "Master",
            "vlnv": "milandr.ru:interface:link_io_rtl:1.0"
          },
          "s_axi_cf": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_bf": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "dsp_core_freq": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "dsp_bus_freq": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "s_axis_link0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_link0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_link1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_link1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "lxclk_ref": {
            "direction": "I"
          },
          "lxclk_ref_div4": {
            "direction": "I"
          },
          "delay_clk": {
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "lxclk_ref_90": {
            "direction": "I"
          },
          "iic2intc_irpt": {
            "type": "intr",
            "direction": "O"
          },
          "ip2intc_irpt": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "axi_iic_temp": {
            "vlnv": "xilinx.com:ip:axi_iic:2.0",
            "xci_name": "design_top_axi_iic_1_0"
          },
          "axi_gpio_reset": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_top_axi_gpio_0_1",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "0"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              },
              "C_TRI_DEFAULT": {
                "value": "0x00000000"
              }
            }
          },
          "axi_quad_spi_vadc": {
            "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
            "xci_name": "design_top_axi_quad_spi_0_0",
            "parameters": {
              "C_NUM_SS_BITS": {
                "value": "3"
              },
              "C_NUM_TRANSFER_BITS": {
                "value": "16"
              },
              "C_USE_STARTUP": {
                "value": "0"
              },
              "Multiples16": {
                "value": "64"
              }
            }
          },
          "axi_gpio_core_freq": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_top_axi_gpio_2_1",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "2"
              }
            }
          },
          "axi_gpio_bus_freq": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_top_axi_gpio_3_1",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "2"
              }
            }
          },
          "link_port_0": {
            "vlnv": "milandr.ru:ip:link_port:1.0",
            "xci_name": "design_top_link_port_0_0",
            "parameters": {
              "BCMP_RX_USE": {
                "value": "true"
              },
              "BCMP_TX_USE": {
                "value": "true"
              },
              "DELAY_CTRL_INST": {
                "value": "true"
              },
              "DELAY_GROUP": {
                "value": "LINK_GROUP_0"
              }
            }
          },
          "link_port_1": {
            "vlnv": "milandr.ru:ip:link_port:1.0",
            "xci_name": "design_top_link_port_0_1",
            "parameters": {
              "BCMP_RX_USE": {
                "value": "true"
              },
              "BCMP_TX_USE": {
                "value": "true"
              },
              "DELAY_CTRL_INST": {
                "value": "false"
              },
              "DELAY_GROUP": {
                "value": "LINK_GROUP_0"
              }
            }
          }
        },
        "interface_nets": {
          "Conn5": {
            "interface_ports": [
              "s_axis_link0",
              "link_port_0/S_AXIS"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "dsp_core_freq",
              "axi_gpio_core_freq/GPIO"
            ]
          },
          "axi_iic_1_IIC": {
            "interface_ports": [
              "dsp_temp",
              "axi_iic_temp/IIC"
            ]
          },
          "axi_interconnect_0_M03_AXI": {
            "interface_ports": [
              "s_axi_reset",
              "axi_gpio_reset/S_AXI"
            ]
          },
          "axi_gpio_1_GPIO": {
            "interface_ports": [
              "dsp_reset",
              "axi_gpio_reset/GPIO"
            ]
          },
          "axi_quad_spi_0_SPI_0": {
            "interface_ports": [
              "dsp_vadc_spi",
              "axi_quad_spi_vadc/SPI_0"
            ]
          },
          "axi_interconnect_0_M05_AXI": {
            "interface_ports": [
              "s_axi_vadc",
              "axi_quad_spi_vadc/AXI_LITE"
            ]
          },
          "link_rx_0_2": {
            "interface_ports": [
              "link1_rx",
              "link_port_1/link_rx"
            ]
          },
          "link_port_1_link_tx": {
            "interface_ports": [
              "link1_tx",
              "link_port_1/link_tx"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "dsp_bus_freq",
              "axi_gpio_bus_freq/GPIO"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "s_axi_bf",
              "axi_gpio_bus_freq/S_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "s_axi_cf",
              "axi_gpio_core_freq/S_AXI"
            ]
          },
          "link_rx_0_1": {
            "interface_ports": [
              "link0_rx",
              "link_port_0/link_rx"
            ]
          },
          "link_port_0_link_tx": {
            "interface_ports": [
              "link0_tx",
              "link_port_0/link_tx"
            ]
          },
          "axi_interconnect_0_M04_AXI": {
            "interface_ports": [
              "s_axi_temp",
              "axi_iic_temp/S_AXI"
            ]
          },
          "Conn8": {
            "interface_ports": [
              "m_axis_link1",
              "link_port_1/M_AXIS"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "s_axis_link1",
              "link_port_1/S_AXIS"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "m_axis_link0",
              "link_port_0/M_AXIS"
            ]
          }
        },
        "nets": {
          "clk_wiz_0_clk_300M": {
            "ports": [
              "lxclk_ref",
              "link_port_0/lxclk_ref",
              "link_port_1/lxclk_ref"
            ]
          },
          "clk_wiz_0_clk_75M": {
            "ports": [
              "lxclk_ref_div4",
              "link_port_0/lxclk_ref_div4",
              "link_port_1/lxclk_ref_div4"
            ]
          },
          "clk_wiz_0_clk_200M": {
            "ports": [
              "delay_clk",
              "link_port_0/delay_clk"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "s_axi_aclk",
              "axi_gpio_reset/s_axi_aclk",
              "axi_iic_temp/s_axi_aclk",
              "axi_quad_spi_vadc/s_axi_aclk",
              "axi_quad_spi_vadc/ext_spi_clk",
              "axi_gpio_core_freq/s_axi_aclk",
              "axi_gpio_bus_freq/s_axi_aclk",
              "link_port_0/aclk",
              "link_port_1/aclk"
            ]
          },
          "mb_hier_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_gpio_reset/s_axi_aresetn",
              "axi_iic_temp/s_axi_aresetn",
              "axi_quad_spi_vadc/s_axi_aresetn",
              "axi_gpio_core_freq/s_axi_aresetn",
              "axi_gpio_bus_freq/s_axi_aresetn",
              "link_port_0/aresetn",
              "link_port_1/aresetn"
            ]
          },
          "clk_wiz_0_clk_300M90": {
            "ports": [
              "lxclk_ref_90",
              "link_port_0/lxclk_ref_90",
              "link_port_1/lxclk_ref_90"
            ]
          },
          "axi_iic_1_iic2intc_irpt": {
            "ports": [
              "axi_iic_temp/iic2intc_irpt",
              "iic2intc_irpt"
            ]
          },
          "axi_quad_spi_0_ip2intc_irpt": {
            "ports": [
              "axi_quad_spi_vadc/ip2intc_irpt",
              "ip2intc_irpt"
            ]
          }
        }
      },
      "tft_hier": {
        "interface_ports": {
          "tft_spi": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:spi_rtl:1.0"
          },
          "s_axi_spi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_gpio": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ext_spi_clk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "ip2intc_irpt": {
            "type": "intr",
            "direction": "O"
          },
          "ip2intc_irpt1": {
            "type": "intr",
            "direction": "O"
          },
          "tft_gpo": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "tft_gpi": {
            "direction": "I",
            "left": "1",
            "right": "0"
          }
        },
        "components": {
          "axi_quad_spi": {
            "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
            "xci_name": "design_top_axi_quad_spi_1_0",
            "parameters": {
              "C_NUM_SS_BITS": {
                "value": "3"
              },
              "C_SCK_RATIO": {
                "value": "2"
              },
              "C_USE_STARTUP": {
                "value": "0"
              }
            }
          },
          "axi_gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_top_axi_gpio_2_0",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "0"
              },
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_DOUT_DEFAULT": {
                "value": "0x00000000"
              },
              "C_GPIO2_WIDTH": {
                "value": "2"
              },
              "C_GPIO_WIDTH": {
                "value": "2"
              },
              "C_INTERRUPT_PRESENT": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "axi_quad_spi_1_SPI_0": {
            "interface_ports": [
              "tft_spi",
              "axi_quad_spi/SPI_0"
            ]
          },
          "axi_interconnect_0_M06_AXI": {
            "interface_ports": [
              "s_axi_spi",
              "axi_quad_spi/AXI_LITE"
            ]
          },
          "axi_interconnect_0_M07_AXI": {
            "interface_ports": [
              "s_axi_gpio",
              "axi_gpio/S_AXI"
            ]
          }
        },
        "nets": {
          "clk_wiz_0_clk_10M": {
            "ports": [
              "ext_spi_clk",
              "axi_quad_spi/ext_spi_clk"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "s_axi_aclk",
              "axi_gpio/s_axi_aclk",
              "axi_quad_spi/s_axi_aclk"
            ]
          },
          "mb_hier_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_gpio/s_axi_aresetn",
              "axi_quad_spi/s_axi_aresetn"
            ]
          },
          "axi_quad_spi_1_ip2intc_irpt": {
            "ports": [
              "axi_quad_spi/ip2intc_irpt",
              "ip2intc_irpt"
            ]
          },
          "axi_gpio_2_ip2intc_irpt": {
            "ports": [
              "axi_gpio/ip2intc_irpt",
              "ip2intc_irpt1"
            ]
          },
          "axi_gpio_2_gpio_io_o": {
            "ports": [
              "axi_gpio/gpio_io_o",
              "tft_gpo"
            ]
          },
          "gpio2_io_i_0_1": {
            "ports": [
              "tft_gpi",
              "axi_gpio/gpio2_io_i"
            ]
          }
        }
      },
      "udp_bridge_hier": {
        "interface_ports": {
          "rgmii": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:rgmii_rtl:1.0"
          },
          "m_axis_link": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_link": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "mdc": {
            "direction": "O"
          },
          "mdio": {
            "direction": "O"
          },
          "phy_rst": {
            "type": "rst",
            "direction": "O"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "clk_wiz_1": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "design_top_clk_wiz_1_0",
            "parameters": {
              "CLKOUT1_JITTER": {
                "value": "125.247"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "125"
              },
              "CLKOUT2_JITTER": {
                "value": "125.247"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "98.575"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "125"
              },
              "CLKOUT2_REQUESTED_PHASE": {
                "value": "90"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_JITTER": {
                "value": "114.829"
              },
              "CLKOUT3_PHASE_ERROR": {
                "value": "98.575"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "200"
              },
              "CLKOUT3_USED": {
                "value": "true"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_125M"
              },
              "CLK_OUT2_PORT": {
                "value": "clk_125M90"
              },
              "CLK_OUT3_PORT": {
                "value": "clk_200M"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "8.000"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "8"
              },
              "MMCM_CLKOUT1_PHASE": {
                "value": "90.000"
              },
              "MMCM_CLKOUT2_DIVIDE": {
                "value": "5"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "NUM_OUT_CLKS": {
                "value": "3"
              },
              "PRIM_IN_FREQ": {
                "value": "100.000"
              },
              "PRIM_SOURCE": {
                "value": "Global_buffer"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_top_xlconstant_0_0"
          },
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_top_proc_sys_reset_0_0"
          },
          "eth_mac_0": {
            "vlnv": "milandr.ru:ip:eth_mac:1.0",
            "xci_name": "design_top_eth_mac_0_1",
            "parameters": {
              "USE_DELAY_CTRL": {
                "value": "1"
              }
            }
          },
          "eth_udp_0": {
            "vlnv": "milandr.ru:ip:eth_udp:1.0",
            "xci_name": "design_top_eth_udp_0_1"
          },
          "ulb_0": {
            "vlnv": "milandr.ru:ip:ulb:1.0",
            "xci_name": "design_top_ulb_0_0",
            "parameters": {
              "CONFIG_ENABLE": {
                "value": "0"
              },
              "DEST_PORT": {
                "value": "1234"
              },
              "SOURCE_PORT": {
                "value": "1234"
              }
            }
          }
        },
        "interface_nets": {
          "eth_udp_0_m_axis_mac": {
            "interface_ports": [
              "eth_udp_0/m_axis_mac",
              "eth_mac_0/s_axis_tx"
            ]
          },
          "ulb_0_m_axis_config": {
            "interface_ports": [
              "ulb_0/m_axis_udp_config",
              "eth_udp_0/s_axis_config"
            ]
          },
          "eth_udp_0_m_axis_udp_hdr": {
            "interface_ports": [
              "ulb_0/s_axis_udp_hdr",
              "eth_udp_0/m_axis_udp_hdr"
            ]
          },
          "ulb_0_m_axis_udp": {
            "interface_ports": [
              "ulb_0/m_axis_udp",
              "eth_udp_0/s_axis_udp"
            ]
          },
          "eth_udp_0_m_axis_udp": {
            "interface_ports": [
              "ulb_0/s_axis_udp",
              "eth_udp_0/m_axis_udp"
            ]
          },
          "ulb_0_m_axis_udp_hdr": {
            "interface_ports": [
              "ulb_0/m_axis_udp_hdr",
              "eth_udp_0/s_axis_udp_hdr"
            ]
          },
          "ulb_0_m_axis_link": {
            "interface_ports": [
              "m_axis_link",
              "ulb_0/m_axis_link"
            ]
          },
          "eth_mac_0_m_axis_rx": {
            "interface_ports": [
              "eth_udp_0/s_axis_mac",
              "eth_mac_0/m_axis_rx"
            ]
          },
          "eth_mac_0_rgmii": {
            "interface_ports": [
              "rgmii",
              "eth_mac_0/rgmii"
            ]
          },
          "s_axis_link_1": {
            "interface_ports": [
              "s_axis_link",
              "ulb_0/s_axis_link"
            ]
          }
        },
        "nets": {
          "clk_wiz_1_clk_125M": {
            "ports": [
              "clk_wiz_1/clk_125M",
              "proc_sys_reset_0/slowest_sync_clk",
              "eth_mac_0/aclk",
              "eth_mac_0/gtx_clk",
              "eth_udp_0/aclk",
              "ulb_0/axis_udp_aclk"
            ]
          },
          "clk_wiz_1_clk_125M90": {
            "ports": [
              "clk_wiz_1/clk_125M90",
              "eth_mac_0/gtx_clk90"
            ]
          },
          "clk_wiz_1_clk_200M": {
            "ports": [
              "clk_wiz_1/clk_200M",
              "eth_mac_0/delay_clk"
            ]
          },
          "clk_wiz_1_locked": {
            "ports": [
              "clk_wiz_1/locked",
              "proc_sys_reset_0/dcm_locked"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "eth_mac_0/aresetn",
              "eth_udp_0/aresetn",
              "ulb_0/axis_udp_aresetn"
            ]
          },
          "xlconstant_0_dout1": {
            "ports": [
              "xlconstant_0/dout",
              "proc_sys_reset_0/ext_reset_in"
            ]
          },
          "proc_sys_reset_0_peripheral_reset": {
            "ports": [
              "proc_sys_reset_0/peripheral_reset",
              "eth_mac_0/gtx_rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "aclk",
              "clk_wiz_1/clk_in1",
              "ulb_0/axis_link_aclk"
            ]
          },
          "eth_mac_0_mdc": {
            "ports": [
              "eth_mac_0/mdc",
              "mdc"
            ]
          },
          "eth_mac_0_mdio": {
            "ports": [
              "eth_mac_0/mdio",
              "mdio"
            ]
          },
          "eth_mac_0_phy_rst": {
            "ports": [
              "eth_mac_0/phy_rst",
              "phy_rst"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "ulb_0/axis_link_aresetn"
            ]
          }
        }
      },
      "audio_hier": {
        "interface_ports": {
          "s_axi_i2s_rx": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_i2s_tx": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "audio_spi": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:spi_rtl:1.0"
          },
          "s_axi_ctrl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "audio_i2s_lrcin": {
            "direction": "O"
          },
          "audio_i2s_din": {
            "direction": "I"
          },
          "audio_i2s_lrcout": {
            "direction": "O"
          },
          "audio_i2s_bclk": {
            "direction": "O"
          },
          "audio_i2s_dout": {
            "direction": "O"
          },
          "ip2intc_irpt": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "clk_wiz_2": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "design_top_clk_wiz_2_0",
            "parameters": {
              "CLKOUT1_JITTER": {
                "value": "345.775"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "293.793"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "12"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_12M"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "49.875"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "83.125"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "5"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_top_xlconstant_1_2"
          },
          "i2s_receiver_0": {
            "vlnv": "xilinx.com:ip:i2s_receiver:1.0",
            "xci_name": "design_top_i2s_receiver_0_0",
            "parameters": {
              "C_DWIDTH": {
                "value": "16"
              }
            }
          },
          "proc_sys_reset_1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_top_proc_sys_reset_1_0"
          },
          "i2s_transmitter_0": {
            "vlnv": "xilinx.com:ip:i2s_transmitter:1.0",
            "xci_name": "design_top_i2s_transmitter_0_0",
            "parameters": {
              "C_DWIDTH": {
                "value": "16"
              }
            }
          },
          "axi_quad_spi_audio": {
            "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
            "xci_name": "design_top_axi_quad_spi_0_1",
            "parameters": {
              "C_NUM_TRANSFER_BITS": {
                "value": "16"
              },
              "C_SCK_RATIO": {
                "value": "4"
              },
              "C_USE_STARTUP": {
                "value": "0"
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_M11_AXI": {
            "interface_ports": [
              "s_axi_i2s_tx",
              "i2s_transmitter_0/s_axi_ctrl"
            ]
          },
          "axi_quad_spi_0_SPI_1": {
            "interface_ports": [
              "audio_spi",
              "axi_quad_spi_audio/SPI_0"
            ]
          },
          "i2s_receiver_0_m_axis_aud": {
            "interface_ports": [
              "i2s_receiver_0/m_axis_aud",
              "i2s_transmitter_0/s_axis_aud"
            ]
          },
          "axi_interconnect_0_M14_AXI": {
            "interface_ports": [
              "s_axi_ctrl",
              "axi_quad_spi_audio/AXI_LITE"
            ]
          },
          "axi_interconnect_0_M12_AXI": {
            "interface_ports": [
              "s_axi_i2s_rx",
              "i2s_receiver_0/s_axi_ctrl"
            ]
          }
        },
        "nets": {
          "clk_wiz_2_locked": {
            "ports": [
              "clk_wiz_2/locked",
              "proc_sys_reset_1/dcm_locked"
            ]
          },
          "clk_wiz_2_clk_12M": {
            "ports": [
              "clk_wiz_2/clk_12M",
              "proc_sys_reset_1/slowest_sync_clk",
              "i2s_receiver_0/aud_mclk",
              "i2s_transmitter_0/aud_mclk",
              "axi_quad_spi_audio/ext_spi_clk"
            ]
          },
          "xlconstant_1_dout1": {
            "ports": [
              "xlconstant_1/dout",
              "proc_sys_reset_1/ext_reset_in"
            ]
          },
          "proc_sys_reset_1_peripheral_reset": {
            "ports": [
              "proc_sys_reset_1/peripheral_reset",
              "i2s_receiver_0/aud_mrst",
              "i2s_transmitter_0/aud_mrst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "aclk",
              "i2s_transmitter_0/s_axi_ctrl_aclk",
              "i2s_receiver_0/s_axi_ctrl_aclk",
              "axi_quad_spi_audio/s_axi_aclk",
              "i2s_receiver_0/m_axis_aud_aclk",
              "i2s_transmitter_0/s_axis_aud_aclk",
              "clk_wiz_2/clk_in1"
            ]
          },
          "mb_hier_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "i2s_transmitter_0/s_axi_ctrl_aresetn",
              "axi_quad_spi_audio/s_axi_aresetn",
              "i2s_receiver_0/m_axis_aud_aresetn",
              "i2s_transmitter_0/s_axis_aud_aresetn",
              "i2s_receiver_0/s_axi_ctrl_aresetn"
            ]
          },
          "i2s_receiver_0_lrclk_out": {
            "ports": [
              "i2s_receiver_0/lrclk_out",
              "audio_i2s_lrcin"
            ]
          },
          "sdata_0_in_0_1": {
            "ports": [
              "audio_i2s_din",
              "i2s_receiver_0/sdata_0_in"
            ]
          },
          "i2s_transmitter_0_lrclk_out": {
            "ports": [
              "i2s_transmitter_0/lrclk_out",
              "audio_i2s_lrcout"
            ]
          },
          "i2s_transmitter_0_sclk_out": {
            "ports": [
              "i2s_transmitter_0/sclk_out",
              "audio_i2s_bclk"
            ]
          },
          "i2s_transmitter_0_sdata_0_out": {
            "ports": [
              "i2s_transmitter_0/sdata_0_out",
              "audio_i2s_dout"
            ]
          },
          "axi_quad_spi_0_ip2intc_irpt1": {
            "ports": [
              "axi_quad_spi_audio/ip2intc_irpt",
              "ip2intc_irpt"
            ]
          }
        }
      },
      "nb3n502_0": {
        "vlnv": "milandr.ru:ip:nb3n502:1.0",
        "xci_name": "design_top_nb3n502_0_0"
      },
      "gt_clock_0": {
        "vlnv": "milandr.ru:ip:gt_clock:1.0",
        "xci_name": "design_top_gt_clock_0_0"
      }
    },
    "interface_nets": {
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "dsp_hier/s_axi_reset",
          "axi_interconnect_0/M03_AXI"
        ]
      },
      "axi_interconnect_0_M06_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M06_AXI",
          "tft_hier/s_axi_spi"
        ]
      },
      "microblaze_0_M_AXI_DC": {
        "interface_ports": [
          "mb_hier/M_AXI_DC",
          "ddr3_hier/S_AXI"
        ]
      },
      "link_rx_0_2": {
        "interface_ports": [
          "link1_rx",
          "dsp_hier/link1_rx"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "mb_hier/M_AXI_PERIPH"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "gpio",
          "axi_iic_gpio/IIC"
        ]
      },
      "axi_gpio_1_GPIO": {
        "interface_ports": [
          "dsp_reset",
          "dsp_hier/dsp_reset"
        ]
      },
      "axi_quad_spi_1_SPI_0": {
        "interface_ports": [
          "tft_spi",
          "tft_hier/tft_spi"
        ]
      },
      "link_port_0_link_tx": {
        "interface_ports": [
          "link0_tx",
          "dsp_hier/link0_tx"
        ]
      },
      "axi_quad_spi_0_SPI_1": {
        "interface_ports": [
          "audio_spi",
          "audio_hier/audio_spi"
        ]
      },
      "axi_interconnect_0_M12_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M12_AXI",
          "audio_hier/s_axi_i2s_rx"
        ]
      },
      "axi_interconnect_0_M11_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M11_AXI",
          "audio_hier/s_axi_i2s_tx"
        ]
      },
      "dsp_hier_m_axis_link1": {
        "interface_ports": [
          "dsp_hier/m_axis_link1",
          "dsp_hier/s_axis_link1"
        ]
      },
      "udp_bridge_hier_m_axis_link": {
        "interface_ports": [
          "udp_bridge_hier/m_axis_link",
          "dsp_hier/s_axis_link0"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "DDR3",
          "ddr3_hier/DDR3"
        ]
      },
      "s_axis_link_1": {
        "interface_ports": [
          "udp_bridge_hier/s_axis_link",
          "dsp_hier/m_axis_link0"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "nb3n502_0/S_AXI"
        ]
      },
      "link_port_1_link_tx": {
        "interface_ports": [
          "link1_tx",
          "dsp_hier/link1_tx"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M04_AXI",
          "dsp_hier/s_axi_temp"
        ]
      },
      "axi_interconnect_0_M05_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M05_AXI",
          "dsp_hier/s_axi_vadc"
        ]
      },
      "axi_interconnect_0_M07_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M07_AXI",
          "tft_hier/s_axi_gpio"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_iic_gpio/S_AXI",
          "axi_interconnect_0/M01_AXI"
        ]
      },
      "axi_iic_1_IIC": {
        "interface_ports": [
          "dsp_temp",
          "dsp_hier/dsp_temp"
        ]
      },
      "axi_quad_spi_0_SPI_0": {
        "interface_ports": [
          "dsp_vadc_spi",
          "dsp_hier/dsp_vadc_spi"
        ]
      },
      "axi_interconnect_0_M08_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M08_AXI",
          "axi_gpio_led/S_AXI"
        ]
      },
      "dsp_hier_GPIO_1": {
        "interface_ports": [
          "dsp_bus_freq",
          "dsp_hier/dsp_bus_freq"
        ]
      },
      "axi_interconnect_0_M10_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M10_AXI",
          "dsp_hier/s_axi_bf"
        ]
      },
      "axi_interconnect_0_M09_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M09_AXI",
          "dsp_hier/s_axi_cf"
        ]
      },
      "dsp_hier_GPIO_0": {
        "interface_ports": [
          "dsp_core_freq",
          "dsp_hier/dsp_core_freq"
        ]
      },
      "link_rx_0_1": {
        "interface_ports": [
          "link0_rx",
          "dsp_hier/link0_rx"
        ]
      },
      "eth_mac_0_rgmii": {
        "interface_ports": [
          "rgmii",
          "udp_bridge_hier/rgmii"
        ]
      },
      "axi_interconnect_0_M13_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M13_AXI",
          "audio_hier/s_axi_ctrl"
        ]
      }
    },
    "nets": {
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_0/clk_100M",
          "ddr3_hier/s_axi_aclk",
          "mb_hier/clk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_iic_gpio/s_axi_aclk",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/M03_ACLK",
          "axi_interconnect_0/M04_ACLK",
          "axi_interconnect_0/M05_ACLK",
          "axi_interconnect_0/M06_ACLK",
          "axi_interconnect_0/M07_ACLK",
          "axi_gpio_led/s_axi_aclk",
          "axi_interconnect_0/M08_ACLK",
          "dsp_hier/s_axi_aclk",
          "tft_hier/s_axi_aclk",
          "axi_interconnect_0/M09_ACLK",
          "axi_interconnect_0/M10_ACLK",
          "axi_interconnect_0/M11_ACLK",
          "axi_interconnect_0/M12_ACLK",
          "axi_interconnect_0/M13_ACLK",
          "udp_bridge_hier/aclk",
          "audio_hier/aclk",
          "nb3n502_0/s_axi_aclk"
        ]
      },
      "clk_wiz_0_clk_200M": {
        "ports": [
          "clk_wiz_0/clk_200M",
          "ddr3_hier/clk_ref_i",
          "dsp_hier/delay_clk"
        ]
      },
      "gt_clock_0_clkout": {
        "ports": [
          "gt_clock_0/clkout",
          "clk_wiz_0/clk_in1"
        ]
      },
      "gt_clk_p_0_1": {
        "ports": [
          "sys_clk_p",
          "gt_clock_0/gt_clk_p"
        ]
      },
      "gt_clk_n_0_1": {
        "ports": [
          "sys_clk_n",
          "gt_clock_0/gt_clk_n"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "clk_config_hier/clk_gen1_ss",
          "clk_gen1_ss"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "clk_config_hier/clk_gen0_sclk",
          "clk_gen0_sclk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "mb_hier/dcm_locked"
        ]
      },
      "interconnect_aresetn": {
        "ports": [
          "mb_hier/interconnect_aresetn",
          "ddr3_hier/interconnect_aresetn",
          "axi_interconnect_0/ARESETN"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "clk_config_hier/clk_gen0_ss",
          "clk_gen0_ss"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "clk_config_hier/clk_gen0_oe",
          "clk_gen0_oe"
        ]
      },
      "xlconstant_4_dout": {
        "ports": [
          "clk_config_hier/clk_gen1_oe",
          "clk_gen1_oe"
        ]
      },
      "xlconstant_5_dout": {
        "ports": [
          "clk_config_hier/clk_gen1_sclk",
          "clk_gen1_sclk"
        ]
      },
      "xlconstant_6_dout": {
        "ports": [
          "clk_config_hier/rdr_scl",
          "rdr_scl"
        ]
      },
      "mb_hier_peripheral_aresetn": {
        "ports": [
          "mb_hier/peripheral_aresetn",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_iic_gpio/s_axi_aresetn",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/M03_ARESETN",
          "axi_interconnect_0/M04_ARESETN",
          "axi_interconnect_0/M05_ARESETN",
          "axi_interconnect_0/M06_ARESETN",
          "axi_interconnect_0/M07_ARESETN",
          "axi_gpio_led/s_axi_aresetn",
          "axi_interconnect_0/M08_ARESETN",
          "dsp_hier/s_axi_aresetn",
          "tft_hier/s_axi_aresetn",
          "axi_interconnect_0/M09_ARESETN",
          "axi_interconnect_0/M10_ARESETN",
          "axi_interconnect_0/M11_ARESETN",
          "axi_interconnect_0/M12_ARESETN",
          "axi_interconnect_0/M13_ARESETN",
          "ddr3_hier/peripheral_aresetn",
          "audio_hier/aresetn",
          "udp_bridge_hier/aresetn",
          "nb3n502_0/s_axi_aresetn"
        ]
      },
      "Net": {
        "ports": [
          "bus_freq_div",
          "nb3n502_0/s"
        ]
      },
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "axi_iic_gpio/iic2intc_irpt",
          "xlconcat_0/In0"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "mb_hier/irq"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "util_vector_logic_1/Op1"
        ]
      },
      "Op1_0_1": {
        "ports": [
          "uart_rx",
          "util_vector_logic_0/Op1"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "uart_tx"
        ]
      },
      "axi_iic_1_iic2intc_irpt": {
        "ports": [
          "dsp_hier/iic2intc_irpt",
          "xlconcat_0/In1"
        ]
      },
      "axi_quad_spi_0_ip2intc_irpt": {
        "ports": [
          "dsp_hier/ip2intc_irpt",
          "xlconcat_0/In2"
        ]
      },
      "axi_quad_spi_1_ip2intc_irpt": {
        "ports": [
          "tft_hier/ip2intc_irpt",
          "xlconcat_0/In3"
        ]
      },
      "axi_gpio_2_ip2intc_irpt": {
        "ports": [
          "tft_hier/ip2intc_irpt1",
          "xlconcat_0/In4"
        ]
      },
      "gpio2_io_i_0_1": {
        "ports": [
          "tft_gpi",
          "tft_hier/tft_gpi"
        ]
      },
      "axi_gpio_2_gpio_io_o": {
        "ports": [
          "tft_hier/tft_gpo",
          "tft_gpo"
        ]
      },
      "axi_gpio_3_gpio_io_o": {
        "ports": [
          "axi_gpio_led/gpio_io_o",
          "led_fast"
        ]
      },
      "clk_wiz_0_clk_10M": {
        "ports": [
          "clk_wiz_0/clk_10M",
          "tft_hier/ext_spi_clk"
        ]
      },
      "clk_wiz_0_clk_300M90": {
        "ports": [
          "clk_wiz_0/clk_300M90",
          "dsp_hier/lxclk_ref_90"
        ]
      },
      "clk_wiz_0_clk_75M": {
        "ports": [
          "clk_wiz_0/clk_75M",
          "dsp_hier/lxclk_ref_div4"
        ]
      },
      "clk_wiz_0_clk_300M": {
        "ports": [
          "clk_wiz_0/clk_300M",
          "dsp_hier/lxclk_ref"
        ]
      },
      "eth_mac_0_mdc": {
        "ports": [
          "udp_bridge_hier/mdc",
          "mdc"
        ]
      },
      "eth_mac_0_mdio": {
        "ports": [
          "udp_bridge_hier/mdio",
          "mdio"
        ]
      },
      "eth_mac_0_phy_rst": {
        "ports": [
          "udp_bridge_hier/phy_rst",
          "phy_rst"
        ]
      },
      "axi_quad_spi_0_ip2intc_irpt1": {
        "ports": [
          "audio_hier/ip2intc_irpt",
          "xlconcat_0/In5"
        ]
      },
      "audio_hier_audio_i2s_lrcin": {
        "ports": [
          "audio_hier/audio_i2s_lrcin",
          "audio_i2s_lrcin"
        ]
      },
      "audio_hier_audio_i2s_lrcout": {
        "ports": [
          "audio_hier/audio_i2s_lrcout",
          "audio_i2s_lrcout"
        ]
      },
      "audio_hier_audio_i2s_bclk": {
        "ports": [
          "audio_hier/audio_i2s_bclk",
          "audio_i2s_bclk"
        ]
      },
      "audio_hier_audio_i2s_dout": {
        "ports": [
          "audio_hier/audio_i2s_dout",
          "audio_i2s_dout"
        ]
      },
      "audio_i2s_din_0_1": {
        "ports": [
          "audio_i2s_din",
          "audio_hier/audio_i2s_din"
        ]
      }
    },
    "addressing": {
      "/mb_hier/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/dsp_hier/axi_gpio_reset/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_gpio_2_Reg": {
                "address_block": "/tft_hier/axi_gpio/S_AXI/Reg",
                "offset": "0x40020000",
                "range": "64K"
              },
              "SEG_axi_gpio_2_Reg1": {
                "address_block": "/dsp_hier/axi_gpio_core_freq/S_AXI/Reg",
                "offset": "0x40040000",
                "range": "64K"
              },
              "SEG_axi_gpio_3_Reg": {
                "address_block": "/axi_gpio_led/S_AXI/Reg",
                "offset": "0x40030000",
                "range": "64K"
              },
              "SEG_axi_gpio_3_Reg1": {
                "address_block": "/dsp_hier/axi_gpio_bus_freq/S_AXI/Reg",
                "offset": "0x40050000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_gpio/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_iic_1_Reg": {
                "address_block": "/dsp_hier/axi_iic_temp/S_AXI/Reg",
                "offset": "0x40810000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/dsp_hier/axi_quad_spi_vadc/AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg1": {
                "address_block": "/audio_hier/axi_quad_spi_audio/AXI_LITE/Reg",
                "offset": "0x44A60000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_1_Reg": {
                "address_block": "/tft_hier/axi_quad_spi/AXI_LITE/Reg",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/mb_hier/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/mb_hier/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "256K"
              },
              "SEG_i2s_receiver_0_Reg": {
                "address_block": "/audio_hier/i2s_receiver_0/s_axi_ctrl/Reg",
                "offset": "0x44A40000",
                "range": "64K"
              },
              "SEG_i2s_transmitter_0_Reg": {
                "address_block": "/audio_hier/i2s_transmitter_0/s_axi_ctrl/Reg",
                "offset": "0x44A30000",
                "range": "64K"
              },
              "SEG_mdm_1_Reg": {
                "address_block": "/mb_hier/mdm_1/S_AXI/Reg",
                "offset": "0x41400000",
                "range": "4K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/mb_hier/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/ddr3_hier/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "512M"
              },
              "SEG_nb3n502_0_S_AXI_reg": {
                "address_block": "/nb3n502_0/S_AXI/S_AXI_reg",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/mb_hier/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "256K"
              }
            }
          }
        }
      }
    }
  }
}