$date
	Tue Nov  6 10:59:24 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module Flag_CrossDomain_test $end
$var wire 1 ! FlagOut $end
$var reg 1 " FlagIn $end
$var reg 1 # clkA $end
$var reg 1 $ clkB $end
$scope module i_fc $end
$var wire 1 % FlagIn $end
$var wire 1 ! FlagOut $end
$var wire 1 & clkA $end
$var wire 1 ' clkB $end
$var reg 1 ( FlagToggle $end
$var reg 3 ) SyncA [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1#
1&
#200
0#
0&
1$
1'
#300
1#
1&
#400
0#
0&
0$
0'
#500
1#
1&
#600
0#
0&
1$
1'
#700
1#
1&
#800
0#
0&
0$
0'
#900
1#
1&
#1000
0#
0&
1$
1'
1"
1%
#1100
1(
1#
1&
#1200
0#
0&
0$
0'
#1300
0(
1#
1&
#1400
0#
0&
1$
1'
0"
0%
#1500
1#
1&
#1600
0#
0&
0$
0'
#1700
1#
1&
#1800
0#
0&
1$
1'
#1900
1#
1&
#2000
0#
0&
0$
0'
#2100
1#
1&
#2200
0#
0&
1$
1'
#2300
1#
1&
#2400
0#
0&
0$
0'
#2500
1#
1&
#2600
0#
0&
1$
1'
#2700
1#
1&
#2800
0#
0&
0$
0'
#2900
1#
1&
#3000
0#
0&
1$
1'
#3100
1#
1&
#3200
0#
0&
0$
0'
#3300
1#
1&
#3400
0#
0&
1$
1'
#3500
1#
1&
#3600
0#
0&
0$
0'
#3700
1#
1&
#3800
0#
0&
1$
1'
#3900
1#
1&
#4000
0#
0&
0$
0'
#4100
1#
1&
#4200
0#
0&
1$
1'
#4300
1#
1&
#4400
0#
0&
0$
0'
