<?xml version = "1.0" ?>
<?xml-stylesheet type="text/xsl" href="SystemBOM.xsl"?>
<!DOCTYPE GRID [
  <!ELEMENT GRID (BANDS, COLUMNS, ROWS*)>
  <!ATTLIST GRID ExportVersion CDATA #REQUIRED>
  <!ELEMENT BANDS (BAND*)>
  <!ELEMENT BAND EMPTY>
  <!ATTLIST BAND Index CDATA #REQUIRED>
  <!ATTLIST BAND Caption CDATA #IMPLIED>
  <!ELEMENT COLUMNS (COLUMN*)>
  <!ELEMENT COLUMN EMPTY>
  <!ATTLIST COLUMN Name CDATA #REQUIRED>
  <!ATTLIST COLUMN Caption CDATA #IMPLIED>
  <!ATTLIST COLUMN Index CDATA #REQUIRED>
  <!ATTLIST COLUMN BandIndex CDATA #REQUIRED>
  <!ATTLIST COLUMN RowIndex CDATA #REQUIRED>
  <!ATTLIST COLUMN ColIndex CDATA #REQUIRED>
  <!ATTLIST COLUMN Width CDATA #IMPLIED>
  <!ELEMENT GROUP (GROUP*, ROW*)>
  <!ATTLIST GROUP GroupText CDATA #IMPLIED>
  <!ELEMENT ROWS (ROW*)>
  <!ELEMENT ROW EMPTY>
  <!ATTLIST ROW Address1 CDATA #IMPLIED>
  <!ATTLIST ROW Address2 CDATA #IMPLIED>
  <!ATTLIST ROW Address3 CDATA #IMPLIED>
  <!ATTLIST ROW Address4 CDATA #IMPLIED>
  <!ATTLIST ROW Application_BuildNumber CDATA #IMPLIED>
  <!ATTLIST ROW ApprovedBy CDATA #IMPLIED>
  <!ATTLIST ROW Author CDATA #IMPLIED>
  <!ATTLIST ROW CheckedBy CDATA #IMPLIED>
  <!ATTLIST ROW Code_IEC CDATA #IMPLIED>
  <!ATTLIST ROW Code_IPC CDATA #IMPLIED>
  <!ATTLIST ROW Code_JEITA CDATA #IMPLIED>
  <!ATTLIST ROW Comment CDATA #IMPLIED>
  <!ATTLIST ROW CompanyName CDATA #IMPLIED>
  <!ATTLIST ROW Component_Kind CDATA #IMPLIED>
  <!ATTLIST ROW ComponentKind CDATA #IMPLIED>
  <!ATTLIST ROW ComponentLink1Description CDATA #IMPLIED>
  <!ATTLIST ROW ComponentLink1URL CDATA #IMPLIED>
  <!ATTLIST ROW ComponentLink2Description CDATA #IMPLIED>
  <!ATTLIST ROW ComponentLink2URL CDATA #IMPLIED>
  <!ATTLIST ROW CurrentDate CDATA #IMPLIED>
  <!ATTLIST ROW CurrentTime CDATA #IMPLIED>
  <!ATTLIST ROW DatasheetVersion CDATA #IMPLIED>
  <!ATTLIST ROW Date CDATA #IMPLIED>
  <!ATTLIST ROW Description CDATA #IMPLIED>
  <!ATTLIST ROW Designator CDATA #IMPLIED>
  <!ATTLIST ROW Designator_X_Mil_ CDATA #IMPLIED>
  <!ATTLIST ROW Designator_X_mm_ CDATA #IMPLIED>
  <!ATTLIST ROW Designator_Y_Mil_ CDATA #IMPLIED>
  <!ATTLIST ROW Designator_Y_mm_ CDATA #IMPLIED>
  <!ATTLIST ROW DesignItemId CDATA #IMPLIED>
  <!ATTLIST ROW Document CDATA #IMPLIED>
  <!ATTLIST ROW DocumentFullPathAndName CDATA #IMPLIED>
  <!ATTLIST ROW DocumentName CDATA #IMPLIED>
  <!ATTLIST ROW DocumentNumber CDATA #IMPLIED>
  <!ATTLIST ROW DrawnBy CDATA #IMPLIED>
  <!ATTLIST ROW Engineer CDATA #IMPLIED>
  <!ATTLIST ROW Footprint CDATA #IMPLIED>
  <!ATTLIST ROW Height_Mil_ CDATA #IMPLIED>
  <!ATTLIST ROW Height_mm_ CDATA #IMPLIED>
  <!ATTLIST ROW Ibis_Model CDATA #IMPLIED>
  <!ATTLIST ROW ImagePath CDATA #IMPLIED>
  <!ATTLIST ROW Index CDATA #IMPLIED>
  <!ATTLIST ROW ItemGUID CDATA #IMPLIED>
  <!ATTLIST ROW LatestRevisionDate CDATA #IMPLIED>
  <!ATTLIST ROW LatestRevisionNote CDATA #IMPLIED>
  <!ATTLIST ROW Library_Name CDATA #IMPLIED>
  <!ATTLIST ROW Library_Reference CDATA #IMPLIED>
  <!ATTLIST ROW LibRef CDATA #IMPLIED>
  <!ATTLIST ROW LogicalDesignator CDATA #IMPLIED>
  <!ATTLIST ROW Model_Footprint CDATA #IMPLIED>
  <!ATTLIST ROW Model_PCB3D CDATA #IMPLIED>
  <!ATTLIST ROW Model_Signal_Integrity CDATA #IMPLIED>
  <!ATTLIST ROW Model_Simulation CDATA #IMPLIED>
  <!ATTLIST ROW Models CDATA #IMPLIED>
  <!ATTLIST ROW ModifiedDate CDATA #IMPLIED>
  <!ATTLIST ROW Organization CDATA #IMPLIED>
  <!ATTLIST ROW PackageDescription CDATA #IMPLIED>
  <!ATTLIST ROW PackageReference CDATA #IMPLIED>
  <!ATTLIST ROW PackageVersion CDATA #IMPLIED>
  <!ATTLIST ROW PartType CDATA #IMPLIED>
  <!ATTLIST ROW PCB3D CDATA #IMPLIED>
  <!ATTLIST ROW PhysicalPath CDATA #IMPLIED>
  <!ATTLIST ROW Pins CDATA #IMPLIED>
  <!ATTLIST ROW Project CDATA #IMPLIED>
  <!ATTLIST ROW ProjectName CDATA #IMPLIED>
  <!ATTLIST ROW Published CDATA #IMPLIED>
  <!ATTLIST ROW Publisher CDATA #IMPLIED>
  <!ATTLIST ROW Quantity CDATA #IMPLIED>
  <!ATTLIST ROW Revision CDATA #IMPLIED>
  <!ATTLIST ROW RevisionGUID CDATA #IMPLIED>
  <!ATTLIST ROW Rule CDATA #IMPLIED>
  <!ATTLIST ROW SheetNumber CDATA #IMPLIED>
  <!ATTLIST ROW SheetTotal CDATA #IMPLIED>
  <!ATTLIST ROW Signal_Integrity CDATA #IMPLIED>
  <!ATTLIST ROW Simulation CDATA #IMPLIED>
  <!ATTLIST ROW SourceLibraryName CDATA #IMPLIED>
  <!ATTLIST ROW Sub_Parts CDATA #IMPLIED>
  <!ATTLIST ROW Time CDATA #IMPLIED>
  <!ATTLIST ROW Title CDATA #IMPLIED>
  <!ATTLIST ROW UniqueIdName CDATA #IMPLIED>
  <!ATTLIST ROW UniqueIdPath CDATA #IMPLIED>
  <!ATTLIST ROW Value CDATA #IMPLIED>
  <!ATTLIST ROW Variant CDATA #IMPLIED>
  <!ATTLIST ROW VaultGUID CDATA #IMPLIED>
  <!ATTLIST ROW _ CDATA #IMPLIED>
  <!ATTLIST ROW _ID_ CDATA #IMPLIED>
  <!ATTLIST ROW _PARENTID_ CDATA #IMPLIED>
]>
<GRID ExportVersion="1.0">
  <BANDS>
    <BAND Index="0" Caption=""></BAND>
  </BANDS>
  <COLUMNS>
    <COLUMN Name="Address1" Caption="Address1" Index="0" BandIndex="0" RowIndex="0" ColIndex="0" Width="100"></COLUMN>
    <COLUMN Name="Address2" Caption="Address2" Index="1" BandIndex="0" RowIndex="0" ColIndex="1" Width="100"></COLUMN>
    <COLUMN Name="Address3" Caption="Address3" Index="2" BandIndex="0" RowIndex="0" ColIndex="2" Width="100"></COLUMN>
    <COLUMN Name="Address4" Caption="Address4" Index="3" BandIndex="0" RowIndex="0" ColIndex="3" Width="100"></COLUMN>
    <COLUMN Name="Application_BuildNumber" Caption="Application_BuildNumber" Index="4" BandIndex="0" RowIndex="0" ColIndex="4" Width="100"></COLUMN>
    <COLUMN Name="ApprovedBy" Caption="ApprovedBy" Index="5" BandIndex="0" RowIndex="0" ColIndex="5" Width="100"></COLUMN>
    <COLUMN Name="Author" Caption="Author" Index="6" BandIndex="0" RowIndex="0" ColIndex="6" Width="100"></COLUMN>
    <COLUMN Name="CheckedBy" Caption="CheckedBy" Index="7" BandIndex="0" RowIndex="0" ColIndex="7" Width="100"></COLUMN>
    <COLUMN Name="Code_IEC" Caption="Code_IEC" Index="8" BandIndex="0" RowIndex="0" ColIndex="8" Width="100"></COLUMN>
    <COLUMN Name="Code_IPC" Caption="Code_IPC" Index="9" BandIndex="0" RowIndex="0" ColIndex="9" Width="100"></COLUMN>
    <COLUMN Name="Code_JEITA" Caption="Code_JEITA" Index="10" BandIndex="0" RowIndex="0" ColIndex="10" Width="100"></COLUMN>
    <COLUMN Name="Comment" Caption="Comment" Index="11" BandIndex="0" RowIndex="0" ColIndex="11" Width="100"></COLUMN>
    <COLUMN Name="CompanyName" Caption="CompanyName" Index="12" BandIndex="0" RowIndex="0" ColIndex="12" Width="100"></COLUMN>
    <COLUMN Name="Component_Kind" Caption="Component Kind" Index="13" BandIndex="0" RowIndex="0" ColIndex="13" Width="100"></COLUMN>
    <COLUMN Name="ComponentKind" Caption="ComponentKind" Index="14" BandIndex="0" RowIndex="0" ColIndex="14" Width="100"></COLUMN>
    <COLUMN Name="ComponentLink1Description" Caption="ComponentLink1Description" Index="15" BandIndex="0" RowIndex="0" ColIndex="15" Width="100"></COLUMN>
    <COLUMN Name="ComponentLink1URL" Caption="ComponentLink1URL" Index="16" BandIndex="0" RowIndex="0" ColIndex="16" Width="100"></COLUMN>
    <COLUMN Name="ComponentLink2Description" Caption="ComponentLink2Description" Index="17" BandIndex="0" RowIndex="0" ColIndex="17" Width="100"></COLUMN>
    <COLUMN Name="ComponentLink2URL" Caption="ComponentLink2URL" Index="18" BandIndex="0" RowIndex="0" ColIndex="18" Width="100"></COLUMN>
    <COLUMN Name="CurrentDate" Caption="CurrentDate" Index="19" BandIndex="0" RowIndex="0" ColIndex="19" Width="100"></COLUMN>
    <COLUMN Name="CurrentTime" Caption="CurrentTime" Index="20" BandIndex="0" RowIndex="0" ColIndex="20" Width="100"></COLUMN>
    <COLUMN Name="DatasheetVersion" Caption="DatasheetVersion" Index="21" BandIndex="0" RowIndex="0" ColIndex="21" Width="100"></COLUMN>
    <COLUMN Name="Date" Caption="Date" Index="22" BandIndex="0" RowIndex="0" ColIndex="22" Width="100"></COLUMN>
    <COLUMN Name="Description" Caption="Description" Index="23" BandIndex="0" RowIndex="0" ColIndex="23" Width="100"></COLUMN>
    <COLUMN Name="Designator" Caption="Designator" Index="24" BandIndex="0" RowIndex="0" ColIndex="24" Width="100"></COLUMN>
    <COLUMN Name="Designator_X_Mil_" Caption="Designator-X&#40;Mil&#41;" Index="25" BandIndex="0" RowIndex="0" ColIndex="25" Width="100"></COLUMN>
    <COLUMN Name="Designator_X_mm_" Caption="Designator-X&#40;mm&#41;" Index="26" BandIndex="0" RowIndex="0" ColIndex="26" Width="100"></COLUMN>
    <COLUMN Name="Designator_Y_Mil_" Caption="Designator-Y&#40;Mil&#41;" Index="27" BandIndex="0" RowIndex="0" ColIndex="27" Width="100"></COLUMN>
    <COLUMN Name="Designator_Y_mm_" Caption="Designator-Y&#40;mm&#41;" Index="28" BandIndex="0" RowIndex="0" ColIndex="28" Width="100"></COLUMN>
    <COLUMN Name="DesignItemId" Caption="DesignItemId" Index="29" BandIndex="0" RowIndex="0" ColIndex="29" Width="100"></COLUMN>
    <COLUMN Name="Document" Caption="Document" Index="30" BandIndex="0" RowIndex="0" ColIndex="30" Width="100"></COLUMN>
    <COLUMN Name="DocumentFullPathAndName" Caption="DocumentFullPathAndName" Index="31" BandIndex="0" RowIndex="0" ColIndex="31" Width="100"></COLUMN>
    <COLUMN Name="DocumentName" Caption="DocumentName" Index="32" BandIndex="0" RowIndex="0" ColIndex="32" Width="100"></COLUMN>
    <COLUMN Name="DocumentNumber" Caption="DocumentNumber" Index="33" BandIndex="0" RowIndex="0" ColIndex="33" Width="100"></COLUMN>
    <COLUMN Name="DrawnBy" Caption="DrawnBy" Index="34" BandIndex="0" RowIndex="0" ColIndex="34" Width="100"></COLUMN>
    <COLUMN Name="Engineer" Caption="Engineer" Index="35" BandIndex="0" RowIndex="0" ColIndex="35" Width="100"></COLUMN>
    <COLUMN Name="Footprint" Caption="Footprint" Index="36" BandIndex="0" RowIndex="0" ColIndex="36" Width="100"></COLUMN>
    <COLUMN Name="Height_Mil_" Caption="Height&#40;Mil&#41;" Index="37" BandIndex="0" RowIndex="0" ColIndex="37" Width="100"></COLUMN>
    <COLUMN Name="Height_mm_" Caption="Height&#40;mm&#41;" Index="38" BandIndex="0" RowIndex="0" ColIndex="38" Width="100"></COLUMN>
    <COLUMN Name="Ibis_Model" Caption="Ibis Model" Index="39" BandIndex="0" RowIndex="0" ColIndex="39" Width="100"></COLUMN>
    <COLUMN Name="ImagePath" Caption="ImagePath" Index="40" BandIndex="0" RowIndex="0" ColIndex="40" Width="100"></COLUMN>
    <COLUMN Name="Index" Caption="Index" Index="41" BandIndex="0" RowIndex="0" ColIndex="41" Width="100"></COLUMN>
    <COLUMN Name="ItemGUID" Caption="ItemGUID" Index="42" BandIndex="0" RowIndex="0" ColIndex="42" Width="100"></COLUMN>
    <COLUMN Name="LatestRevisionDate" Caption="LatestRevisionDate" Index="43" BandIndex="0" RowIndex="0" ColIndex="43" Width="100"></COLUMN>
    <COLUMN Name="LatestRevisionNote" Caption="LatestRevisionNote" Index="44" BandIndex="0" RowIndex="0" ColIndex="44" Width="100"></COLUMN>
    <COLUMN Name="Library_Name" Caption="Library Name" Index="45" BandIndex="0" RowIndex="0" ColIndex="45" Width="100"></COLUMN>
    <COLUMN Name="Library_Reference" Caption="Library Reference" Index="46" BandIndex="0" RowIndex="0" ColIndex="46" Width="100"></COLUMN>
    <COLUMN Name="LibRef" Caption="LibRef" Index="47" BandIndex="0" RowIndex="0" ColIndex="47" Width="100"></COLUMN>
    <COLUMN Name="LogicalDesignator" Caption="LogicalDesignator" Index="48" BandIndex="0" RowIndex="0" ColIndex="48" Width="100"></COLUMN>
    <COLUMN Name="Model_Footprint" Caption="Model:Footprint" Index="49" BandIndex="0" RowIndex="0" ColIndex="49" Width="100"></COLUMN>
    <COLUMN Name="Model_PCB3D" Caption="Model:PCB3D" Index="50" BandIndex="0" RowIndex="0" ColIndex="50" Width="100"></COLUMN>
    <COLUMN Name="Model_Signal_Integrity" Caption="Model:Signal Integrity" Index="51" BandIndex="0" RowIndex="0" ColIndex="51" Width="100"></COLUMN>
    <COLUMN Name="Model_Simulation" Caption="Model:Simulation" Index="52" BandIndex="0" RowIndex="0" ColIndex="52" Width="100"></COLUMN>
    <COLUMN Name="Models" Caption="Models" Index="53" BandIndex="0" RowIndex="0" ColIndex="53" Width="100"></COLUMN>
    <COLUMN Name="ModifiedDate" Caption="ModifiedDate" Index="54" BandIndex="0" RowIndex="0" ColIndex="54" Width="100"></COLUMN>
    <COLUMN Name="Organization" Caption="Organization" Index="55" BandIndex="0" RowIndex="0" ColIndex="55" Width="100"></COLUMN>
    <COLUMN Name="PackageDescription" Caption="PackageDescription" Index="56" BandIndex="0" RowIndex="0" ColIndex="56" Width="100"></COLUMN>
    <COLUMN Name="PackageReference" Caption="PackageReference" Index="57" BandIndex="0" RowIndex="0" ColIndex="57" Width="100"></COLUMN>
    <COLUMN Name="PackageVersion" Caption="PackageVersion" Index="58" BandIndex="0" RowIndex="0" ColIndex="58" Width="100"></COLUMN>
    <COLUMN Name="PartType" Caption="PartType" Index="59" BandIndex="0" RowIndex="0" ColIndex="59" Width="100"></COLUMN>
    <COLUMN Name="PCB3D" Caption="PCB3D" Index="60" BandIndex="0" RowIndex="0" ColIndex="60" Width="100"></COLUMN>
    <COLUMN Name="PhysicalPath" Caption="PhysicalPath" Index="61" BandIndex="0" RowIndex="0" ColIndex="61" Width="100"></COLUMN>
    <COLUMN Name="Pins" Caption="Pins" Index="62" BandIndex="0" RowIndex="0" ColIndex="62" Width="100"></COLUMN>
    <COLUMN Name="Project" Caption="Project" Index="63" BandIndex="0" RowIndex="0" ColIndex="63" Width="100"></COLUMN>
    <COLUMN Name="ProjectName" Caption="ProjectName" Index="64" BandIndex="0" RowIndex="0" ColIndex="64" Width="100"></COLUMN>
    <COLUMN Name="Published" Caption="Published" Index="65" BandIndex="0" RowIndex="0" ColIndex="65" Width="100"></COLUMN>
    <COLUMN Name="Publisher" Caption="Publisher" Index="66" BandIndex="0" RowIndex="0" ColIndex="66" Width="100"></COLUMN>
    <COLUMN Name="Quantity" Caption="Quantity" Index="67" BandIndex="0" RowIndex="0" ColIndex="67" Width="100"></COLUMN>
    <COLUMN Name="Revision" Caption="Revision" Index="68" BandIndex="0" RowIndex="0" ColIndex="68" Width="100"></COLUMN>
    <COLUMN Name="RevisionGUID" Caption="RevisionGUID" Index="69" BandIndex="0" RowIndex="0" ColIndex="69" Width="100"></COLUMN>
    <COLUMN Name="Rule" Caption="Rule" Index="70" BandIndex="0" RowIndex="0" ColIndex="70" Width="100"></COLUMN>
    <COLUMN Name="SheetNumber" Caption="SheetNumber" Index="71" BandIndex="0" RowIndex="0" ColIndex="71" Width="100"></COLUMN>
    <COLUMN Name="SheetTotal" Caption="SheetTotal" Index="72" BandIndex="0" RowIndex="0" ColIndex="72" Width="100"></COLUMN>
    <COLUMN Name="Signal_Integrity" Caption="Signal Integrity" Index="73" BandIndex="0" RowIndex="0" ColIndex="73" Width="100"></COLUMN>
    <COLUMN Name="Simulation" Caption="Simulation" Index="74" BandIndex="0" RowIndex="0" ColIndex="74" Width="100"></COLUMN>
    <COLUMN Name="SourceLibraryName" Caption="SourceLibraryName" Index="75" BandIndex="0" RowIndex="0" ColIndex="75" Width="100"></COLUMN>
    <COLUMN Name="Sub_Parts" Caption="Sub-Parts" Index="76" BandIndex="0" RowIndex="0" ColIndex="76" Width="100"></COLUMN>
    <COLUMN Name="Time" Caption="Time" Index="77" BandIndex="0" RowIndex="0" ColIndex="77" Width="100"></COLUMN>
    <COLUMN Name="Title" Caption="Title" Index="78" BandIndex="0" RowIndex="0" ColIndex="78" Width="100"></COLUMN>
    <COLUMN Name="UniqueIdName" Caption="UniqueIdName" Index="79" BandIndex="0" RowIndex="0" ColIndex="79" Width="100"></COLUMN>
    <COLUMN Name="UniqueIdPath" Caption="UniqueIdPath" Index="80" BandIndex="0" RowIndex="0" ColIndex="80" Width="100"></COLUMN>
    <COLUMN Name="Value" Caption="Value" Index="81" BandIndex="0" RowIndex="0" ColIndex="81" Width="100"></COLUMN>
    <COLUMN Name="Variant" Caption="Variant" Index="82" BandIndex="0" RowIndex="0" ColIndex="82" Width="100"></COLUMN>
    <COLUMN Name="VaultGUID" Caption="VaultGUID" Index="83" BandIndex="0" RowIndex="0" ColIndex="83" Width="100"></COLUMN>
    <COLUMN Name="_" Caption="&#35;" Index="84" BandIndex="0" RowIndex="0" ColIndex="84" Width="100"></COLUMN>
    <COLUMN Name="_ID_" Caption="&#37;ID&#37;" Index="85" BandIndex="0" RowIndex="0" ColIndex="85" Width="100"></COLUMN>
    <COLUMN Name="_PARENTID_" Caption="&#37;PARENTID&#37;" Index="86" BandIndex="0" RowIndex="0" ColIndex="86" Width="100"></COLUMN>
  </COLUMNS>
  <ROWS>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="ODBII" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="" Designator="" Designator_X_Mil_="1510" Designator_X_mm_="38.354" Designator_Y_Mil_="2510" Designator_Y_mm_="63.754" DesignItemId="ODBII" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="HDR2X8H" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="1" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="Connectors.SchLib" Library_Reference="ODBII" LibRef="ODBII" LogicalDesignator="" Model_Footprint="Connector; Header; 8x2 Position; Right Angle" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="07.05.2016" Organization="" PackageDescription="" PackageReference="" PackageVersion="" PartType="ODBII" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="16" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="" Publisher="" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="" Simulation="" SourceLibraryName="Connectors.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="ECSYRAGU" UniqueIdPath="&#92;SHONXFUO" Value="" Variant="" VaultGUID="" _="1" _ID_="1044393168" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="3.3V" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Multicell Battery" Designator="BT1" Designator_X_Mil_="2390" Designator_X_mm_="60.706" Designator_Y_Mil_="5110" Designator_Y_mm_="129.794" DesignItemId="Battery" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentName="KorszeRT.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="BAT-2" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="2" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Battery" LibRef="Battery" LogicalDesignator="BT1" Model_Footprint="Battery; 2 Leads" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="07.05.2016" Organization="" PackageDescription="Battery; 2 Leads" PackageReference="BAT-2" PackageVersion="" PartType="3.3V" PCB3D="" PhysicalPath="Korsze&#92;KorszeRT" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="24-Mar-1999" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="" Simulation="" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="UKYBBDYR" UniqueIdPath="&#92;AKGGFWEH" Value="" Variant="" VaultGUID="" _="2" _ID_="1044393264" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="10uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C1" Designator_X_Mil_="1490" Designator_X_mm_="37.846" Designator_Y_Mil_="6510" Designator_Y_mm_="165.354" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeInterfaces.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeInterfaces.SchDoc" DocumentName="KorszeInterfaces.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="RAD-0.3" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="3" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C1" Model_Footprint="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="10uF" PCB3D="" PhysicalPath="Korsze&#92;KorszeInterfaces" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="HISQGSNN" UniqueIdPath="&#92;YAUQLTDW" Value="10uF" Variant="" VaultGUID="" _="3" _ID_="1044393360" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="10uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C2" Designator_X_Mil_="3190" Designator_X_mm_="81.026" Designator_Y_Mil_="6510" Designator_Y_mm_="165.354" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeInterfaces.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeInterfaces.SchDoc" DocumentName="KorszeInterfaces.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="RAD-0.3" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="4" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C2" Model_Footprint="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="10uF" PCB3D="" PhysicalPath="Korsze&#92;KorszeInterfaces" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="PMXSKCYK" UniqueIdPath="&#92;YAUQLTDW" Value="10uF" Variant="" VaultGUID="" _="4" _ID_="1044393456" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C3" Designator_X_Mil_="1290" Designator_X_mm_="32.766" Designator_Y_Mil_="6710" Designator_Y_mm_="170.434" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentName="KorszeRT.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="RAD-0.3" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="5" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C3" Model_Footprint="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="1uF" PCB3D="" PhysicalPath="Korsze&#92;KorszeRT" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="JPFAXIJU" UniqueIdPath="&#92;AKGGFWEH" Value="1uF" Variant="" VaultGUID="" _="5" _ID_="1044393552" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C4" Designator_X_Mil_="2490" Designator_X_mm_="63.246" Designator_Y_Mil_="6710" Designator_Y_mm_="170.434" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentName="KorszeRT.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="RAD-0.3" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="6" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C4" Model_Footprint="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="1uF" PCB3D="" PhysicalPath="Korsze&#92;KorszeRT" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="OKNWYSSK" UniqueIdPath="&#92;AKGGFWEH" Value="1uF" Variant="" VaultGUID="" _="6" _ID_="1044393648" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="100nF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C5" Designator_X_Mil_="2590" Designator_X_mm_="65.786" Designator_Y_Mil_="3510" Designator_Y_mm_="89.154" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentName="KorszeRT.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="RAD-0.3" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="7" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C5" Model_Footprint="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="100nF" PCB3D="" PhysicalPath="Korsze&#92;KorszeRT" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="GPPMCFVC" UniqueIdPath="&#92;AKGGFWEH" Value="100nF" Variant="" VaultGUID="" _="7" _ID_="1044393744" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="100nF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C6" Designator_X_Mil_="3690" Designator_X_mm_="93.726" Designator_Y_Mil_="2890" Designator_Y_mm_="73.406" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentName="KorszeRT.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="RAD-0.3" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="8" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C6" Model_Footprint="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="100nF" PCB3D="" PhysicalPath="Korsze&#92;KorszeRT" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="WLXSHWQA" UniqueIdPath="&#92;AKGGFWEH" Value="100nF" Variant="" VaultGUID="" _="8" _ID_="1044393840" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="100nF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C7" Designator_X_Mil_="5090" Designator_X_mm_="129.286" Designator_Y_Mil_="2990" Designator_Y_mm_="75.946" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentName="KorszeRT.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="RAD-0.3" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="9" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C7" Model_Footprint="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="100nF" PCB3D="" PhysicalPath="Korsze&#92;KorszeRT" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="NMDCDBCP" UniqueIdPath="&#92;AKGGFWEH" Value="100nF" Variant="" VaultGUID="" _="9" _ID_="1044393936" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="4.7uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C8" Designator_X_Mil_="5090" Designator_X_mm_="129.286" Designator_Y_Mil_="2590" Designator_Y_mm_="65.786" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentName="KorszeRT.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="RAD-0.3" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="10" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C8" Model_Footprint="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="4.7uF" PCB3D="" PhysicalPath="Korsze&#92;KorszeRT" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="PVLUYEGU" UniqueIdPath="&#92;AKGGFWEH" Value="4.7uF" Variant="" VaultGUID="" _="10" _ID_="1044394032" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="100nF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C9" Designator_X_Mil_="5590" Designator_X_mm_="141.986" Designator_Y_Mil_="5110" Designator_Y_mm_="129.794" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentName="KorszeRT.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="RAD-0.3" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="11" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C9" Model_Footprint="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="100nF" PCB3D="" PhysicalPath="Korsze&#92;KorszeRT" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="VWIRPGMT" UniqueIdPath="&#92;AKGGFWEH" Value="100nF" Variant="" VaultGUID="" _="11" _ID_="1044394128" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="100nF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C10" Designator_X_Mil_="2990" Designator_X_mm_="75.946" Designator_Y_Mil_="5690" Designator_Y_mm_="144.526" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentName="KorszeRT.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="RAD-0.3" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="12" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C10" Model_Footprint="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="100nF" PCB3D="" PhysicalPath="Korsze&#92;KorszeRT" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="WXLRHCCQ" UniqueIdPath="&#92;AKGGFWEH" Value="100nF" Variant="" VaultGUID="" _="12" _ID_="1044394224" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="20pF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C11" Designator_X_Mil_="1060" Designator_X_mm_="26.924" Designator_Y_Mil_="4900" Designator_Y_mm_="124.46" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentName="KorszeRT.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="RAD-0.3" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="13" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C11" Model_Footprint="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="20pF" PCB3D="" PhysicalPath="Korsze&#92;KorszeRT" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="NVSFLHJQ" UniqueIdPath="&#92;AKGGFWEH" Value="20pF" Variant="" VaultGUID="" _="13" _ID_="1044394320" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="20pF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C12" Designator_X_Mil_="1890" Designator_X_mm_="48.006" Designator_Y_Mil_="4910" Designator_Y_mm_="124.714" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentName="KorszeRT.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="RAD-0.3" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="14" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C12" Model_Footprint="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="20pF" PCB3D="" PhysicalPath="Korsze&#92;KorszeRT" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="GRNEKVPJ" UniqueIdPath="&#92;AKGGFWEH" Value="20pF" Variant="" VaultGUID="" _="14" _ID_="1044394416" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="100nF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C13" Designator_X_Mil_="1490" Designator_X_mm_="37.846" Designator_Y_Mil_="4390" Designator_Y_mm_="111.506" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentName="KorszeRT.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="RAD-0.3" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="15" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C13" Model_Footprint="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="100nF" PCB3D="" PhysicalPath="Korsze&#92;KorszeRT" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="QTVMPWJY" UniqueIdPath="&#92;AKGGFWEH" Value="100nF" Variant="" VaultGUID="" _="15" _ID_="1044394512" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="4.7uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C14" Designator_X_Mil_="9990" Designator_X_mm_="253.746" Designator_Y_Mil_="4610" Designator_Y_mm_="117.094" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentName="KorszeRT.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="RAD-0.3" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="16" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C14" Model_Footprint="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="4.7uF" PCB3D="" PhysicalPath="Korsze&#92;KorszeRT" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="ABEYYFFH" UniqueIdPath="&#92;AKGGFWEH" Value="4.7uF" Variant="" VaultGUID="" _="16" _ID_="1044394608" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C15" Designator_X_Mil_="1190" Designator_X_mm_="30.226" Designator_Y_Mil_="6710" Designator_Y_mm_="170.434" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0402" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="17" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C15" Model_Footprint="Chip Capacitor, Body 1.0x0.5mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="1uF" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="ODYYHCAS" UniqueIdPath="&#92;SHONXFUO" Value="1uF" Variant="" VaultGUID="" _="17" _ID_="1044394704" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C16" Designator_X_Mil_="2390" Designator_X_mm_="60.706" Designator_Y_Mil_="6710" Designator_Y_mm_="170.434" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0402" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="18" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C16" Model_Footprint="Chip Capacitor, Body 1.0x0.5mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="1uF" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="LNLKXTTN" UniqueIdPath="&#92;SHONXFUO" Value="1uF" Variant="" VaultGUID="" _="18" _ID_="1044394800" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C17" Designator_X_Mil_="1190" Designator_X_mm_="30.226" Designator_Y_Mil_="5910" Designator_Y_mm_="150.114" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0402" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="19" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C17" Model_Footprint="Chip Capacitor, Body 1.0x0.5mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="1uF" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="MNTYNNIG" UniqueIdPath="&#92;SHONXFUO" Value="1uF" Variant="" VaultGUID="" _="19" _ID_="1044394896" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C18" Designator_X_Mil_="2390" Designator_X_mm_="60.706" Designator_Y_Mil_="5910" Designator_Y_mm_="150.114" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0402" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="20" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C18" Model_Footprint="Chip Capacitor, Body 1.0x0.5mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="1uF" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="OLCDYJWA" UniqueIdPath="&#92;SHONXFUO" Value="1uF" Variant="" VaultGUID="" _="20" _ID_="1044394992" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="1uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C19" Designator_X_Mil_="1290" Designator_X_mm_="32.766" Designator_Y_Mil_="4410" Designator_Y_mm_="112.014" DesignItemId="Cap2" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0402" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="21" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap2" LibRef="Cap2" LogicalDesignator="C19" Model_Footprint="Chip Capacitor, Body 1.0x0.5mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Capacitor; 2 Leads" PackageReference="CAPR5-4X5" PackageVersion="" PartType="1uF" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="23-Sep-2002" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="QIXBNMON" UniqueIdPath="&#92;SHONXFUO" Value="1uF" Variant="" VaultGUID="" _="21" _ID_="1044395088" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="560pF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C20" Designator_X_Mil_="2090" Designator_X_mm_="53.086" Designator_Y_Mil_="3110" Designator_Y_mm_="78.994" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0402" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="22" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C20" Model_Footprint="Chip Capacitor, Body 1.0x0.5mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="560pF" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="OSARDLRS" UniqueIdPath="&#92;SHONXFUO" Value="560pF" Variant="" VaultGUID="" _="22" _ID_="1044395184" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="560pF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C21" Designator_X_Mil_="2090" Designator_X_mm_="53.086" Designator_Y_Mil_="1910" Designator_Y_mm_="48.514" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0402" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="23" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C21" Model_Footprint="Chip Capacitor, Body 1.0x0.5mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="560pF" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="SWUYKHDD" UniqueIdPath="&#92;SHONXFUO" Value="560pF" Variant="" VaultGUID="" _="23" _ID_="1044395280" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="100nF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C22" Designator_X_Mil_="4890" Designator_X_mm_="124.206" Designator_Y_Mil_="5190" Designator_Y_mm_="131.826" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0402" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="24" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C22" Model_Footprint="Chip Capacitor, Body 1.0x0.5mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="100nF" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="TKWYFQIT" UniqueIdPath="&#92;SHONXFUO" Value="100nF" Variant="" VaultGUID="" _="24" _ID_="1044395376" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="100nF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C23" Designator_X_Mil_="7690" Designator_X_mm_="195.326" Designator_Y_Mil_="3890" Designator_Y_mm_="98.806" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0402" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="25" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C23" Model_Footprint="Chip Capacitor, Body 1.0x0.5mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="100nF" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="ERVFAOAH" UniqueIdPath="&#92;SHONXFUO" Value="100nF" Variant="" VaultGUID="" _="25" _ID_="1044395472" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="20pF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C24" Designator_X_Mil_="7890" Designator_X_mm_="200.406" Designator_Y_Mil_="4110" Designator_Y_mm_="104.394" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0402" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="26" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C24" Model_Footprint="Chip Capacitor, Body 1.0x0.5mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="20pF" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="NNJDCIUK" UniqueIdPath="&#92;SHONXFUO" Value="20pF" Variant="" VaultGUID="" _="26" _ID_="1044395568" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="20pF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C25" Designator_X_Mil_="8390" Designator_X_mm_="213.106" Designator_Y_Mil_="4110" Designator_Y_mm_="104.394" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0402" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="27" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C25" Model_Footprint="Chip Capacitor, Body 1.0x0.5mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="20pF" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="JEPSGVFT" UniqueIdPath="&#92;SHONXFUO" Value="20pF" Variant="" VaultGUID="" _="27" _ID_="1044395664" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="100nF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C26" Designator_X_Mil_="8590" Designator_X_mm_="218.186" Designator_Y_Mil_="4790" Designator_Y_mm_="121.666" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0402" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="28" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C26" Model_Footprint="Chip Capacitor, Body 1.0x0.5mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="100nF" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="QQPXCTYV" UniqueIdPath="&#92;SHONXFUO" Value="100nF" Variant="" VaultGUID="" _="28" _ID_="1044395760" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="100nF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C27" Designator_X_Mil_="7590" Designator_X_mm_="192.786" Designator_Y_Mil_="5010" Designator_Y_mm_="127.254" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0402" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="29" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C27" Model_Footprint="Chip Capacitor, Body 1.0x0.5mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="100nF" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="QSABMEAO" UniqueIdPath="&#92;SHONXFUO" Value="100nF" Variant="" VaultGUID="" _="29" _ID_="1044395856" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="4.7uF" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Capacitor" Designator="C28" Designator_X_Mil_="9990" Designator_X_mm_="253.746" Designator_Y_Mil_="2710" Designator_Y_mm_="68.834" DesignItemId="Cap" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0402" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="30" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Cap" LibRef="Cap" LogicalDesignator="C28" Model_Footprint="Chip Capacitor, Body 1.0x0.5mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Capacitor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Radial Cap, Thru-Hole; 2 Leads; 0.3 in Pin Spacing" PackageReference="RAD-0.3" PackageVersion="" PartType="4.7uF" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Cap" Simulation="CAP" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="QHLNUBWG" UniqueIdPath="&#92;SHONXFUO" Value="4.7uF" Variant="" VaultGUID="" _="30" _ID_="1044395952" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="ANT" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Socket" Designator="J1" Designator_X_Mil_="8200" Designator_X_mm_="208.28" Designator_Y_Mil_="2700" Designator_Y_mm_="68.58" DesignItemId="Socket" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeInterfaces.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeInterfaces.SchDoc" DocumentName="KorszeInterfaces.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="PIN1" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="31" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Connectors.IntLib" Library_Reference="Socket" LibRef="Socket" LogicalDesignator="J1" Model_Footprint="Connector; Socket" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="07.05.2016" Organization="" PackageDescription="" PackageReference="" PackageVersion="" PartType="ANT" PCB3D="" PhysicalPath="Korsze&#92;KorszeInterfaces" Pins="1" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Connector" Simulation="" SourceLibraryName="Miscellaneous Connectors.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="ISLJDVDC" UniqueIdPath="&#92;YAUQLTDW" Value="" Variant="" VaultGUID="" _="31" _ID_="1044396048" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="1005" Code_IPC="" Code_JEITA="0402" Comment="100nH" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Inductor" Designator="L5" Designator_X_Mil_="7800" Designator_X_mm_="198.12" Designator_Y_Mil_="2350" Designator_Y_mm_="59.69" DesignItemId="Inductor" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeInterfaces.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeInterfaces.SchDoc" DocumentName="KorszeInterfaces.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0402-A" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="32" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Inductor" LibRef="Inductor" LogicalDesignator="L5" Model_Footprint="Chip Inductor, Body 1.0x0.5mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Inductor" Models="8" ModifiedDate="07.05.2016" Organization="" PackageDescription="Chip Inductor" PackageReference="0402-A" PackageVersion="" PartType="100nH" PCB3D="" PhysicalPath="Korsze&#92;KorszeInterfaces" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Inductor" Simulation="INDUCTOR" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="MUDUAVBA" UniqueIdPath="&#92;YAUQLTDW" Value="100nH" Variant="" VaultGUID="" _="32" _ID_="1044396144" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="121" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Resistor" Designator="R1" Designator_X_Mil_="2740" Designator_X_mm_="69.596" Designator_Y_Mil_="6700" Designator_Y_mm_="170.18" DesignItemId="Res2" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeInterfaces.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeInterfaces.SchDoc" DocumentName="KorszeInterfaces.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="AXIAL-0.4" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="33" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Res2" LibRef="Res2" LogicalDesignator="R1" Model_Footprint="Axial Device, Thru-Hole; 2 Leads; 0.4 in Pin Spacing" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Resistor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Axial Device, Thru-Hole; 2 Leads; 0.4 in Pin Spacing" PackageReference="AXIAL-0.4" PackageVersion="" PartType="121" PCB3D="" PhysicalPath="Korsze&#92;KorszeInterfaces" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Res" Simulation="RESISTOR" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="QXGCLTFN" UniqueIdPath="&#92;YAUQLTDW" Value="121" Variant="" VaultGUID="" _="33" _ID_="1044396240" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="365" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Resistor" Designator="R2" Designator_X_Mil_="2740" Designator_X_mm_="69.596" Designator_Y_Mil_="6300" Designator_Y_mm_="160.02" DesignItemId="Res2" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeInterfaces.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeInterfaces.SchDoc" DocumentName="KorszeInterfaces.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="AXIAL-0.4" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="34" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Res2" LibRef="Res2" LogicalDesignator="R2" Model_Footprint="Axial Device, Thru-Hole; 2 Leads; 0.4 in Pin Spacing" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Resistor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Axial Device, Thru-Hole; 2 Leads; 0.4 in Pin Spacing" PackageReference="AXIAL-0.4" PackageVersion="" PartType="365" PCB3D="" PhysicalPath="Korsze&#92;KorszeInterfaces" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Res" Simulation="RESISTOR" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="AHAHKAVF" UniqueIdPath="&#92;YAUQLTDW" Value="365" Variant="" VaultGUID="" _="34" _ID_="1044396336" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="100k" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Resistor" Designator="R3" Designator_X_Mil_="1940" Designator_X_mm_="49.276" Designator_Y_Mil_="4100" Designator_Y_mm_="104.14" DesignItemId="Res2" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentName="KorszeRT.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="AXIAL-0.4" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="35" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Res2" LibRef="Res2" LogicalDesignator="R3" Model_Footprint="Axial Device, Thru-Hole; 2 Leads; 0.4 in Pin Spacing" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Resistor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Axial Device, Thru-Hole; 2 Leads; 0.4 in Pin Spacing" PackageReference="AXIAL-0.4" PackageVersion="" PartType="100k" PCB3D="" PhysicalPath="Korsze&#92;KorszeRT" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Res" Simulation="RESISTOR" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="SSBIWHRF" UniqueIdPath="&#92;AKGGFWEH" Value="100k" Variant="" VaultGUID="" _="35" _ID_="1044396432" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="100" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Resistor" Designator="R4" Designator_X_Mil_="2040" Designator_X_mm_="51.816" Designator_Y_Mil_="3600" Designator_Y_mm_="91.44" DesignItemId="Res2" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="J1-0603" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="36" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Res2" LibRef="Res2" LogicalDesignator="R4" Model_Footprint="Chip Resistor, Body 1.6x0.8mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Resistor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Axial Device, Thru-Hole; 2 Leads; 0.4 in Pin Spacing" PackageReference="AXIAL-0.4" PackageVersion="" PartType="100" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Res" Simulation="RESISTOR" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="XCAHPXIX" UniqueIdPath="&#92;SHONXFUO" Value="100" Variant="" VaultGUID="" _="36" _ID_="1044396528" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="100" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Resistor" Designator="R5" Designator_X_Mil_="2040" Designator_X_mm_="51.816" Designator_Y_Mil_="1500" Designator_Y_mm_="38.1" DesignItemId="Res2" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="J1-0603" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="37" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Res2" LibRef="Res2" LogicalDesignator="R5" Model_Footprint="Chip Resistor, Body 1.6x0.8mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Resistor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Axial Device, Thru-Hole; 2 Leads; 0.4 in Pin Spacing" PackageReference="AXIAL-0.4" PackageVersion="" PartType="100" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Res" Simulation="RESISTOR" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="UMJUHYPT" UniqueIdPath="&#92;SHONXFUO" Value="100" Variant="" VaultGUID="" _="37" _ID_="1044396624" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="4.7k" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Resistor" Designator="R6" Designator_X_Mil_="2640" Designator_X_mm_="67.056" Designator_Y_Mil_="2300" Designator_Y_mm_="58.42" DesignItemId="Res2" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="J1-0603" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="38" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Res2" LibRef="Res2" LogicalDesignator="R6" Model_Footprint="Chip Resistor, Body 1.6x0.8mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Resistor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Axial Device, Thru-Hole; 2 Leads; 0.4 in Pin Spacing" PackageReference="AXIAL-0.4" PackageVersion="" PartType="4.7k" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Res" Simulation="RESISTOR" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="OXSSUXLT" UniqueIdPath="&#92;SHONXFUO" Value="4.7k" Variant="" VaultGUID="" _="38" _ID_="1044396720" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="10k" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Resistor" Designator="R7" Designator_X_Mil_="2700" Designator_X_mm_="68.58" Designator_Y_Mil_="940" Designator_Y_mm_="23.876" DesignItemId="Res2" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="J1-0603" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="39" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Res2" LibRef="Res2" LogicalDesignator="R7" Model_Footprint="Chip Resistor, Body 1.6x0.8mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Resistor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Axial Device, Thru-Hole; 2 Leads; 0.4 in Pin Spacing" PackageReference="AXIAL-0.4" PackageVersion="" PartType="10k" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Res" Simulation="RESISTOR" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="EEIXURRN" UniqueIdPath="&#92;SHONXFUO" Value="10k" Variant="" VaultGUID="" _="39" _ID_="1044396816" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="1.2k" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Resistor" Designator="R8" Designator_X_Mil_="3200" Designator_X_mm_="81.28" Designator_Y_Mil_="640" Designator_Y_mm_="16.256" DesignItemId="Res2" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="J1-0603" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="40" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Res2" LibRef="Res2" LogicalDesignator="R8" Model_Footprint="Chip Resistor, Body 1.6x0.8mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Resistor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Axial Device, Thru-Hole; 2 Leads; 0.4 in Pin Spacing" PackageReference="AXIAL-0.4" PackageVersion="" PartType="1.2k" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Res" Simulation="RESISTOR" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="LIFDLCUL" UniqueIdPath="&#92;SHONXFUO" Value="1.2k" Variant="" VaultGUID="" _="40" _ID_="1044396912" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="4.7k" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Resistor" Designator="R9" Designator_X_Mil_="3600" Designator_X_mm_="91.44" Designator_Y_Mil_="640" Designator_Y_mm_="16.256" DesignItemId="Res2" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="J1-0603" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="41" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Res2" LibRef="Res2" LogicalDesignator="R9" Model_Footprint="Chip Resistor, Body 1.6x0.8mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Resistor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Axial Device, Thru-Hole; 2 Leads; 0.4 in Pin Spacing" PackageReference="AXIAL-0.4" PackageVersion="" PartType="4.7k" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Res" Simulation="RESISTOR" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="FRPSUISX" UniqueIdPath="&#92;SHONXFUO" Value="4.7k" Variant="" VaultGUID="" _="41" _ID_="1044397008" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="10k" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Resistor" Designator="R10" Designator_X_Mil_="4840" Designator_X_mm_="122.936" Designator_Y_Mil_="1100" Designator_Y_mm_="27.94" DesignItemId="Res2" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="J1-0603" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="42" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Res2" LibRef="Res2" LogicalDesignator="R10" Model_Footprint="Chip Resistor, Body 1.6x0.8mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Resistor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Axial Device, Thru-Hole; 2 Leads; 0.4 in Pin Spacing" PackageReference="AXIAL-0.4" PackageVersion="" PartType="10k" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Res" Simulation="RESISTOR" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="NSDPTGXC" UniqueIdPath="&#92;SHONXFUO" Value="10k" Variant="" VaultGUID="" _="42" _ID_="1044397104" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="4.7k" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Resistor" Designator="R11" Designator_X_Mil_="4040" Designator_X_mm_="102.616" Designator_Y_Mil_="3200" Designator_Y_mm_="81.28" DesignItemId="Res2" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="J1-0603" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="43" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Res2" LibRef="Res2" LogicalDesignator="R11" Model_Footprint="Chip Resistor, Body 1.6x0.8mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Resistor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Axial Device, Thru-Hole; 2 Leads; 0.4 in Pin Spacing" PackageReference="AXIAL-0.4" PackageVersion="" PartType="4.7k" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Res" Simulation="RESISTOR" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="UARQVQVM" UniqueIdPath="&#92;SHONXFUO" Value="4.7k" Variant="" VaultGUID="" _="43" _ID_="1044397200" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="100k" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Resistor" Designator="R12" Designator_X_Mil_="8340" Designator_X_mm_="211.836" Designator_Y_Mil_="5000" Designator_Y_mm_="127" DesignItemId="Res2" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="J1-0603" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="44" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Res2" LibRef="Res2" LogicalDesignator="R12" Model_Footprint="Chip Resistor, Body 1.6x0.8mm, IPC High Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Resistor" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="Axial Device, Thru-Hole; 2 Leads; 0.4 in Pin Spacing" PackageReference="AXIAL-0.4" PackageVersion="" PartType="100k" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Res" Simulation="RESISTOR" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="WRWYLCFE" UniqueIdPath="&#92;SHONXFUO" Value="100k" Variant="" VaultGUID="" _="44" _ID_="1044397296" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="RaspberryPi3" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="" Designator="U1" Designator_X_Mil_="5400" Designator_X_mm_="137.16" Designator_Y_Mil_="5400" Designator_Y_mm_="137.16" DesignItemId="RaspberryPi3" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeInterfaces.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeInterfaces.SchDoc" DocumentName="KorszeInterfaces.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="45" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="Raspberry.SchLib" Library_Reference="RaspberryPi3" LibRef="RaspberryPi3" LogicalDesignator="U1" Model_Footprint="" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="" Models="0" ModifiedDate="07.05.2016" Organization="" PackageDescription="" PackageReference="" PackageVersion="" PartType="RaspberryPi3" PCB3D="" PhysicalPath="Korsze&#92;KorszeInterfaces" Pins="7" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="" Publisher="" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="" Simulation="" SourceLibraryName="Raspberry.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="AEEAPPWM" UniqueIdPath="&#92;YAUQLTDW" Value="" Variant="" VaultGUID="" _="45" _ID_="1044397392" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="GTS-4E-60" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="FIBOCOM GTS-4E-60, GPS Module" Designator="U2" Designator_X_Mil_="6780" Designator_X_mm_="172.212" Designator_Y_Mil_="3120" Designator_Y_mm_="79.248" DesignItemId="GTS-4E-60" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeInterfaces.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeInterfaces.SchDoc" DocumentName="KorszeInterfaces.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="46" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="FIBOCOM.SchLib" Library_Reference="GTS-4E-60" LibRef="GTS-4E-60" LogicalDesignator="U2" Model_Footprint="" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="" Models="0" ModifiedDate="07.05.2016" Organization="" PackageDescription="" PackageReference="" PackageVersion="" PartType="GTS-4E-60" PCB3D="" PhysicalPath="Korsze&#92;KorszeInterfaces" Pins="24" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="" Publisher="" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="" Simulation="" SourceLibraryName="FIBOCOM.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="FJRNPBEW" UniqueIdPath="&#92;YAUQLTDW" Value="" Variant="" VaultGUID="" _="46" _ID_="1044397488" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="STM32F4" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="STM32F405RGT6" Designator="U3" Designator_X_Mil_="3900" Designator_X_mm_="99.06" Designator_Y_Mil_="4200" Designator_Y_mm_="106.68" DesignItemId="STM32F405RGT6" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentName="KorszeRT.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="TQFP64_M" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="47" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="STM32F4.SchLib" Library_Reference="STM32F405RGT6" LibRef="STM32F405RGT6" LogicalDesignator="U3" Model_Footprint="Thin QFP, 64-Leads, Body 10x10mm, Pitch 0.5mm, IPC Low Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="07.05.2016" Organization="" PackageDescription="" PackageReference="" PackageVersion="" PartType="STM32F4" PCB3D="" PhysicalPath="Korsze&#92;KorszeRT" Pins="64" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="" Publisher="" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="" Simulation="" SourceLibraryName="STM32F4.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="QLBYDYJE" UniqueIdPath="&#92;AKGGFWEH" Value="" Variant="" VaultGUID="" _="47" _ID_="1044397584" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="RN2020-V/RM" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Microchip RN4020 Bluetooth" Designator="U4" Designator_X_Mil_="7500" Designator_X_mm_="190.5" Designator_Y_Mil_="4900" Designator_Y_mm_="124.46" DesignItemId="RN2020-V/RM123" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentName="KorszeRT.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="RN4020 MODULE-24" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="48" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="MicrochipTechnology.SchLib" Library_Reference="RN2020-V/RM123" LibRef="RN2020-V/RM123" LogicalDesignator="U4" Model_Footprint="" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="07.05.2016" Organization="" PackageDescription="" PackageReference="" PackageVersion="" PartType="RN2020-V/RM" PCB3D="" PhysicalPath="Korsze&#92;KorszeRT" Pins="24" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="" Publisher="" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="" Simulation="" SourceLibraryName="MicrochipTechnology.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="RUVEQMAX" UniqueIdPath="&#92;AKGGFWEH" Value="" Variant="" VaultGUID="" _="48" _ID_="1044397680" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="MCP2004" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="LIN Transceiver Michrochip Technology MCP2004A-E/SN" Designator="U5" Designator_X_Mil_="2400" Designator_X_mm_="60.96" Designator_Y_Mil_="4500" Designator_Y_mm_="114.3" DesignItemId="MCP2004A-E/SN" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="SO8_M" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="49" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="MicrochipTechnology.SchLib" Library_Reference="MCP2004A-E/SN" LibRef="MCP2004A-E/SN" LogicalDesignator="U5" Model_Footprint="SOIC, 8-Leads, Body 4.9x3.9mm, Pitch 1.27mm, IPC Low Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="07.05.2016" Organization="" PackageDescription="" PackageReference="" PackageVersion="" PartType="MCP2004" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="8" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="" Publisher="" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="" Simulation="" SourceLibraryName="MicrochipTechnology.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="JLJVCSGL" UniqueIdPath="&#92;SHONXFUO" Value="" Variant="" VaultGUID="" _="49" _ID_="1044397776" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="MCP2551" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="CAN Transceiver Michrochip Technology MCP2551-E/SN" Designator="U6" Designator_X_Mil_="2900" Designator_X_mm_="73.66" Designator_Y_Mil_="3000" Designator_Y_mm_="76.2" DesignItemId="MCP2551-E/SN" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="SO8W_M" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="50" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="MicrochipTechnology.SchLib" Library_Reference="MCP2551-E/SN" LibRef="MCP2551-E/SN" LogicalDesignator="U6" Model_Footprint="8-Pin Small Outline Package 1.27 mm Pitch, IPC Low Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="07.05.2016" Organization="" PackageDescription="" PackageReference="" PackageVersion="" PartType="MCP2551" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="8" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="" Publisher="" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="" Simulation="" SourceLibraryName="MicrochipTechnology.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="NKARBORJ" UniqueIdPath="&#92;SHONXFUO" Value="" Variant="" VaultGUID="" _="50" _ID_="1044397872" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="SMT32F0" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="STM32F030K6T6" Designator="U7" Designator_X_Mil_="6200" Designator_X_mm_="157.48" Designator_Y_Mil_="4900" Designator_Y_mm_="124.46" DesignItemId="STM32F030K6T6" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="QFP32_M" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="51" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="STM32F4.SchLib" Library_Reference="STM32F030K6T6" LibRef="STM32F030K6T6" LogicalDesignator="U7" Model_Footprint="32-Pin Quad Flat Pack 0.8 mm Pitch, IPC Low Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="07.05.2016" Organization="" PackageDescription="" PackageReference="" PackageVersion="" PartType="SMT32F0" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="32" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="" Publisher="" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="" Simulation="" SourceLibraryName="STM32F4.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="GBQUYLSK" UniqueIdPath="&#92;SHONXFUO" Value="" Variant="" VaultGUID="" _="51" _ID_="1044397968" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="SOIC127P600-14" Code_JEITA="" Comment="LM339AD" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="Manufacturer Link" ComponentLink1URL="http://www.st.com/" ComponentLink2Description="Datasheet" ComponentLink2URL="http://www.st.com/stonline/products/literature/ds/2159/lm239.pdf" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="Jun-1998" Date="" Description="Low-Power Quad Voltage Comparator" Designator="U8" Designator_X_Mil_="4100" Designator_X_mm_="104.14" Designator_Y_Mil_="1600" Designator_Y_mm_="40.64" DesignItemId="LM339AD" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="SO14_M" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="52" ItemGUID="" LatestRevisionDate="13-Apr-2006" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="ST Analog Comparator.IntLib" Library_Reference="LM339AD" LibRef="LM339AD" LogicalDesignator="U8" Model_Footprint="SOIC, 14-Leads, Body 8.7x3.9mm, Pitch 1.27mm, IPC Low Density" Model_PCB3D="14-Pin Small Outline Integrated Circuit 1.27 mm Pitch" Model_Signal_Integrity="" Model_Simulation="" Models="4" ModifiedDate="07.05.2016" Organization="" PackageDescription="14-Pin Small Outline Integrated Circuit 1.27 mm Pitch" PackageReference="SO14" PackageVersion="Sep-1998" PartType="LM339AD" PCB3D="SO14" PhysicalPath="Korsze&#92;KorszeOBD" Pins="14" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="24-Aug-2001" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="" Simulation="" SourceLibraryName="ST Analog Comparator.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="RCHXHYYL" UniqueIdPath="&#92;SHONXFUO" Value="" Variant="" VaultGUID="" _="52" _ID_="1044398064" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="RN2020-V/RM" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Microchip RN4020 Bluetooth" Designator="U9" Designator_X_Mil_="7500" Designator_X_mm_="190.5" Designator_Y_Mil_="3000" Designator_Y_mm_="76.2" DesignItemId="RN2020-V/RM123" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="RN4020 MODULE-24" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="53" ItemGUID="" LatestRevisionDate="" LatestRevisionNote="" Library_Name="MicrochipTechnology.SchLib" Library_Reference="RN2020-V/RM123" LibRef="RN2020-V/RM123" LogicalDesignator="U9" Model_Footprint="" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="" Models="1" ModifiedDate="07.05.2016" Organization="" PackageDescription="" PackageReference="" PackageVersion="" PartType="RN2020-V/RM" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="24" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="" Publisher="" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="" Simulation="" SourceLibraryName="MicrochipTechnology.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="EHXSRCID" UniqueIdPath="&#92;SHONXFUO" Value="" Variant="" VaultGUID="" _="53" _ID_="1044398160" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="LT1084CT" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Voltage Regulator" Designator="VR1" Designator_X_Mil_="1800" Designator_X_mm_="45.72" Designator_Y_Mil_="7000" Designator_Y_mm_="177.8" DesignItemId="Volt Reg" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeInterfaces.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeInterfaces.SchDoc" DocumentName="KorszeInterfaces.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="TO-220-AB" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="54" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Volt Reg" LibRef="Volt Reg" LogicalDesignator="VR1" Model_Footprint="TO, Thru-Hole, Vertical, Heatsink Mounted; 3 In-Line Leads; Pitch 2.54 mm" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="3-Pin Transistor Outline Package 2.54 mm Pitch, 15.1 mm Lead Span" PackageReference="D2PAK" PackageVersion="" PartType="LT1084CT" PCB3D="" PhysicalPath="Korsze&#92;KorszeInterfaces" Pins="3" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="24-Mar-1999" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="" Simulation="" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="OIJAEBUE" UniqueIdPath="&#92;YAUQLTDW" Value="" Variant="" VaultGUID="" _="54" _ID_="1044398256" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="MCP1703T-33" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Voltage Regulator" Designator="VR2" Designator_X_Mil_="1500" Designator_X_mm_="38.1" Designator_Y_Mil_="7100" Designator_Y_mm_="180.34" DesignItemId="Volt Reg" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentName="KorszeRT.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="SOT23_M" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="55" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Volt Reg" LibRef="Volt Reg" LogicalDesignator="VR2" Model_Footprint="SOT23, 3-Leads, Body 2.9x1.3mm, Pitch 0.95mm, Lead Span 2.3mm - Reverse Pinning, IPC Low Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="3-Pin Transistor Outline Package 2.54 mm Pitch, 15.1 mm Lead Span" PackageReference="D2PAK" PackageVersion="" PartType="MCP1703T-33" PCB3D="" PhysicalPath="Korsze&#92;KorszeRT" Pins="3" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="24-Mar-1999" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="" Simulation="" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="VIDXCPFK" UniqueIdPath="&#92;AKGGFWEH" Value="" Variant="" VaultGUID="" _="55" _ID_="1044398352" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="MCP1703T-33" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Voltage Regulator" Designator="VR3" Designator_X_Mil_="1400" Designator_X_mm_="35.56" Designator_Y_Mil_="7100" Designator_Y_mm_="180.34" DesignItemId="Volt Reg" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="SOT23_M" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="56" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Volt Reg" LibRef="Volt Reg" LogicalDesignator="VR3" Model_Footprint="SOT23, 3-Leads, Body 2.9x1.3mm, Pitch 0.95mm, Lead Span 2.3mm - Reverse Pinning, IPC Low Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="3-Pin Transistor Outline Package 2.54 mm Pitch, 15.1 mm Lead Span" PackageReference="D2PAK" PackageVersion="" PartType="MCP1703T-33" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="3" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="24-Mar-1999" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="" Simulation="" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="SABXUTYC" UniqueIdPath="&#92;SHONXFUO" Value="" Variant="" VaultGUID="" _="56" _ID_="1044398448" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="MCP1755T-5" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Voltage Regulator" Designator="VR4" Designator_X_Mil_="1400" Designator_X_mm_="35.56" Designator_Y_Mil_="6300" Designator_Y_mm_="160.02" DesignItemId="Volt Reg" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="SOT23-6_M" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="57" ItemGUID="" LatestRevisionDate="29-May-2009" LatestRevisionNote="IPC-7351 Footprint Added." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="Volt Reg" LibRef="Volt Reg" LogicalDesignator="VR4" Model_Footprint="SOT23, 6-Leads, Body 2.9x1.6mm, Pitch 0.95mm, Lead Span 2.7mm, IPC Low Density" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="" Models="3" ModifiedDate="07.05.2016" Organization="" PackageDescription="3-Pin Transistor Outline Package 2.54 mm Pitch, 15.1 mm Lead Span" PackageReference="D2PAK" PackageVersion="" PartType="MCP1755T-5" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="3" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="24-Mar-1999" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="" Simulation="" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="EFFMQVJM" UniqueIdPath="&#92;SHONXFUO" Value="" Variant="" VaultGUID="" _="57" _ID_="1044398544" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="8MHz" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Crystal Oscillator" Designator="X1" Designator_X_Mil_="1490" Designator_X_mm_="37.846" Designator_Y_Mil_="4780" Designator_Y_mm_="121.412" DesignItemId="XTAL" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentName="KorszeRT.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="R38" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="58" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="XTAL" LibRef="XTAL" LogicalDesignator="X1" Model_Footprint="Crystal, Thru-Hole; 2 Leads; Body 3.1 x 8.2 mm &#40;Dia.xH&#41;" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Spice Subcircuit" Models="2" ModifiedDate="07.05.2016" Organization="" PackageDescription="Crystal, Thru-Hole; 2 Leads; Body 3.1 x 8.2 mm &#40;Dia.xH&#41;" PackageReference="R38" PackageVersion="" PartType="8MHz" PCB3D="" PhysicalPath="Korsze&#92;KorszeRT" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="" Simulation="XTAL" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="UKPAMSTS" UniqueIdPath="&#92;AKGGFWEH" Value="" Variant="" VaultGUID="" _="58" _ID_="1044398640" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="8MHz" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Crystal Oscillator" Designator="X2" Designator_X_Mil_="7990" Designator_X_mm_="202.946" Designator_Y_Mil_="4480" Designator_Y_mm_="113.792" DesignItemId="XTAL" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeOBD.SchDoc" DocumentName="KorszeOBD.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="R38" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="59" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Devices.IntLib" Library_Reference="XTAL" LibRef="XTAL" LogicalDesignator="X2" Model_Footprint="Crystal, Thru-Hole; 2 Leads; Body 3.1 x 8.2 mm &#40;Dia.xH&#41;" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="Spice Subcircuit" Models="2" ModifiedDate="07.05.2016" Organization="" PackageDescription="Crystal, Thru-Hole; 2 Leads; Body 3.1 x 8.2 mm &#40;Dia.xH&#41;" PackageReference="R38" PackageVersion="" PartType="8MHz" PCB3D="" PhysicalPath="Korsze&#92;KorszeOBD" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="8-Jun-2000" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="" Simulation="XTAL" SourceLibraryName="Miscellaneous Devices.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="TMRKBENH" UniqueIdPath="&#92;SHONXFUO" Value="" Variant="" VaultGUID="" _="59" _ID_="1044398736" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="Header 2H" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Header, 2-Pin, Right Angle" Designator="Y1" Designator_X_Mil_="600" Designator_X_mm_="15.24" Designator_Y_Mil_="6700" Designator_Y_mm_="170.18" DesignItemId="Header 2H" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeInterfaces.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeInterfaces.SchDoc" DocumentName="KorszeInterfaces.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="HDR1X2H" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="60" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Connectors.IntLib" Library_Reference="Header 2H" LibRef="Header 2H" LogicalDesignator="Y1" Model_Footprint="Connector; Header; 2 Position; Right Angle" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="07.05.2016" Organization="" PackageDescription="" PackageReference="" PackageVersion="" PartType="Header 2H" PCB3D="" PhysicalPath="Korsze&#92;KorszeInterfaces" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Connector" Simulation="" SourceLibraryName="Miscellaneous Connectors.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="FIINDMUU" UniqueIdPath="&#92;YAUQLTDW" Value="" Variant="" VaultGUID="" _="60" _ID_="1044398832" _PARENTID_=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" Application_BuildNumber="" ApprovedBy="" Author="" CheckedBy="" Code_IEC="" Code_IPC="" Code_JEITA="" Comment="Header 2H" CompanyName="" Component_Kind="Standard" ComponentKind="0" ComponentLink1Description="" ComponentLink1URL="" ComponentLink2Description="" ComponentLink2URL="" CurrentDate="07.05.2016" CurrentTime="21:10:07" DatasheetVersion="" Date="" Description="Header, 2-Pin, Right Angle" Designator="Y2" Designator_X_Mil_="400" Designator_X_mm_="10.16" Designator_Y_Mil_="6900" Designator_Y_mm_="175.26" DesignItemId="Header 2H" Document="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;KorszeRT.SchDoc" DocumentName="KorszeRT.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="HDR1X2H" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="61" ItemGUID="" LatestRevisionDate="17-Jul-2002" LatestRevisionNote="Re-released for DXP Platform." Library_Name="Miscellaneous Connectors.IntLib" Library_Reference="Header 2H" LibRef="Header 2H" LogicalDesignator="Y2" Model_Footprint="Connector; Header; 2 Position; Right Angle" Model_PCB3D="" Model_Signal_Integrity="" Model_Simulation="" Models="2" ModifiedDate="07.05.2016" Organization="" PackageDescription="" PackageReference="" PackageVersion="" PartType="Header 2H" PCB3D="" PhysicalPath="Korsze&#92;KorszeRT" Pins="2" Project="C:&#92;Users&#92;mateu&#92;Desktop&#92;StudirenSemVIAiR&#92;ProjektPrzejsciowy&#92;Altium&#92;Korsze&#92;Korsze.PrjPcb" ProjectName="Korsze.PrjPcb" Published="" Publisher="Altium Limited" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="6" Signal_Integrity="Connector" Simulation="" SourceLibraryName="Miscellaneous Connectors.IntLib" Sub_Parts="1" Time="" Title="" UniqueIdName="NWJVBFCB" UniqueIdPath="&#92;AKGGFWEH" Value="" Variant="" VaultGUID="" _="61" _ID_="1044398928" _PARENTID_=""></ROW>
  </ROWS>
</GRID>
