# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../aes_test.ip_user_files/ipstatic/hdl/verilog/RC5_ENCRYPT.v" \
"../../../../aes_test.srcs/sources_1/ip/RC5_ENCRYPT_0/sim/RC5_ENCRYPT_0.v" \
"../../../../aes_test.srcs/sources_1/imports/verilog/AESL_automem_RoundKey.v" \
"../../../../aes_test.srcs/sources_1/imports/verilog/AESL_automem_state.v" \
"../../../../aes_test.srcs/sources_1/imports/tiny-AES-c/Cipher.autotb.v" \
"../../../../aes_test.srcs/sources_1/new/control_unit.v" \
"../../../../aes_test.srcs/sources_1/imports/sources_1/new/uart_wrapper.v" \
"../../../../aes_test.srcs/sim_1/new/tb_aes_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
