#-----------------------------------------------------------
# Webtalk v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Feb 20 19:32:51 2019
# Process ID: 11212
# Current directory: C:/VerilogLab/cpu_2_18/cpu_2_18.sim/sim_1/behav
# Command line: wbtcv.exe -mode batch -source C:/VerilogLab/cpu_2_18/cpu_2_18.sim/sim_1/behav/xsim.dir/datapath_sim_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/VerilogLab/cpu_2_18/cpu_2_18.sim/sim_1/behav/webtalk.log
# Journal file: C:/VerilogLab/cpu_2_18/cpu_2_18.sim/sim_1/behav\webtalk.jou
#-----------------------------------------------------------
source C:/VerilogLab/cpu_2_18/cpu_2_18.sim/sim_1/behav/xsim.dir/datapath_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/VerilogLab/cpu_2_18/cpu_2_18.sim/sim_1/behav/xsim.dir/datapath_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 20 19:32:57 2019. For additional details about this file, please refer to the WebTalk help file at E:/WIN/program/vivado2017.2/Vivado/2017.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 60.875 ; gain = 0.156
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 20 19:32:57 2019...
