

================================================================
== Vitis HLS Report for 'DigitRec_Pipeline_VITIS_LOOP_212_2'
================================================================
* Date:           Tue Dec 17 15:06:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.966 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9002|     9002|  90.020 us|  90.020 us|  9002|  9002|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_212_2  |     9000|     9000|         2|          1|          1|  9000|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.98>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %global_training_set, void @empty_2, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %i_1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc24"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i14 %i_1" [digitrec.cpp:212]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.65ns)   --->   "%icmp_ln212 = icmp_eq  i14 %i, i14 9000" [digitrec.cpp:212]   --->   Operation 10 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9000, i64 9000, i64 9000"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.76ns)   --->   "%add_ln212 = add i14 %i, i14 1" [digitrec.cpp:212]   --->   Operation 12 'add' 'add_ln212' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %icmp_ln212, void %for.inc24.split, void %for.inc36.preheader.exitStub" [digitrec.cpp:212]   --->   Operation 13 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i14 %i" [digitrec.cpp:212]   --->   Operation 14 'zext' 'zext_ln212' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%global_training_set_addr = getelementptr i256 %global_training_set, i64 0, i64 %zext_ln212" [digitrec.cpp:214]   --->   Operation 15 'getelementptr' 'global_training_set_addr' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.98ns)   --->   "%global_training_set_load = load i14 %global_training_set_addr" [digitrec.cpp:214]   --->   Operation 16 'load' 'global_training_set_load' <Predicate = (!icmp_ln212)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9000> <RAM>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln212 = store i14 %add_ln212, i14 %i_1" [digitrec.cpp:212]   --->   Operation 17 'store' 'store_ln212' <Predicate = (!icmp_ln212)> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln212)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.96>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln212_1 = zext i14 %i" [digitrec.cpp:212]   --->   Operation 18 'zext' 'zext_ln212_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln213 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [digitrec.cpp:213]   --->   Operation 19 'specpipeline' 'specpipeline_ln213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln212 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [digitrec.cpp:212]   --->   Operation 20 'specloopname' 'specloopname_ln212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.77ns)   --->   "%add_ln214 = add i15 %zext_ln212_1, i15 9000" [digitrec.cpp:214]   --->   Operation 21 'add' 'add_ln214' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i15 %add_ln214" [digitrec.cpp:214]   --->   Operation 22 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%training_set_V_addr = getelementptr i256 %training_set_V, i64 0, i64 %zext_ln214" [digitrec.cpp:214]   --->   Operation 23 'getelementptr' 'training_set_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (2.98ns)   --->   "%global_training_set_load = load i14 %global_training_set_addr" [digitrec.cpp:214]   --->   Operation 24 'load' 'global_training_set_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 9000> <RAM>
ST_2 : Operation 25 [1/1] (2.98ns)   --->   "%store_ln214 = store i256 %global_training_set_load, i15 %training_set_V_addr" [digitrec.cpp:214]   --->   Operation 25 'store' 'store_ln214' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 18000> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln212 = br void %for.inc24" [digitrec.cpp:212]   --->   Operation 26 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ global_training_set]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ training_set_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                      (alloca           ) [ 010]
specinterface_ln0        (specinterface    ) [ 000]
store_ln0                (store            ) [ 000]
br_ln0                   (br               ) [ 000]
i                        (load             ) [ 011]
icmp_ln212               (icmp             ) [ 010]
empty                    (speclooptripcount) [ 000]
add_ln212                (add              ) [ 000]
br_ln212                 (br               ) [ 000]
zext_ln212               (zext             ) [ 000]
global_training_set_addr (getelementptr    ) [ 011]
store_ln212              (store            ) [ 000]
zext_ln212_1             (zext             ) [ 000]
specpipeline_ln213       (specpipeline     ) [ 000]
specloopname_ln212       (specloopname     ) [ 000]
add_ln214                (add              ) [ 000]
zext_ln214               (zext             ) [ 000]
training_set_V_addr      (getelementptr    ) [ 000]
global_training_set_load (load             ) [ 000]
store_ln214              (store            ) [ 000]
br_ln212                 (br               ) [ 000]
ret_ln0                  (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="global_training_set">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_training_set"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="training_set_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_set_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_1_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="global_training_set_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="256" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="14" slack="0"/>
<pin id="44" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="global_training_set_addr/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="14" slack="0"/>
<pin id="49" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="global_training_set_load/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="training_set_V_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="256" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="15" slack="0"/>
<pin id="57" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_set_V_addr/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="store_ln214_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="15" slack="0"/>
<pin id="62" dir="0" index="1" bw="256" slack="0"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="store_ln0_store_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="0"/>
<pin id="69" dir="0" index="1" bw="14" slack="0"/>
<pin id="70" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_load_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="14" slack="0"/>
<pin id="74" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="icmp_ln212_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="14" slack="0"/>
<pin id="77" dir="0" index="1" bw="14" slack="0"/>
<pin id="78" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln212/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="add_ln212_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="14" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln212/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="zext_ln212_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="14" slack="0"/>
<pin id="89" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln212/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln212_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="14" slack="0"/>
<pin id="94" dir="0" index="1" bw="14" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln212/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln212_1_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="14" slack="1"/>
<pin id="99" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln212_1/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add_ln214_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="14" slack="0"/>
<pin id="102" dir="0" index="1" bw="15" slack="0"/>
<pin id="103" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln214_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="15" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln214/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="i_1_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="118" class="1005" name="i_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="14" slack="1"/>
<pin id="120" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="126" class="1005" name="global_training_set_addr_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="14" slack="1"/>
<pin id="128" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="global_training_set_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="26" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="26" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="47" pin="3"/><net_sink comp="60" pin=1"/></net>

<net id="66"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="79"><net_src comp="72" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="72" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="90"><net_src comp="72" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="96"><net_src comp="81" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="97" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="100" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="114"><net_src comp="36" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="116"><net_src comp="111" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="117"><net_src comp="111" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="121"><net_src comp="72" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="129"><net_src comp="40" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="47" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: training_set_V | {2 }
 - Input state : 
	Port: DigitRec_Pipeline_VITIS_LOOP_212_2 : global_training_set | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln212 : 2
		add_ln212 : 2
		br_ln212 : 3
		zext_ln212 : 2
		global_training_set_addr : 3
		global_training_set_load : 4
		store_ln212 : 3
	State 2
		add_ln214 : 1
		zext_ln214 : 2
		training_set_V_addr : 3
		store_ln214 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |   add_ln212_fu_81  |    0    |    21   |
|          |  add_ln214_fu_100  |    0    |    22   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln212_fu_75  |    0    |    12   |
|----------|--------------------|---------|---------|
|          |  zext_ln212_fu_87  |    0    |    0    |
|   zext   | zext_ln212_1_fu_97 |    0    |    0    |
|          |  zext_ln214_fu_106 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    55   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|global_training_set_addr_reg_126|   14   |
|           i_1_reg_111          |   14   |
|            i_reg_118           |   14   |
+--------------------------------+--------+
|              Total             |   42   |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   55   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   42   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   42   |   64   |
+-----------+--------+--------+--------+
