-makelib xcelium_lib/xil_defaultlib \
  "../../../../LAB2_EREN_v1.gen/sources_1/ip/axi4stream_spi_master_0/hdl/axis_lw_spi_master.vhd" \
  "../../../../LAB2_EREN_v1.gen/sources_1/ip/axi4stream_spi_master_0/hdl/spi_master_lightweight/rtl/lw_spi_master.vhd" \
  "../../../../LAB2_EREN_v1.gen/sources_1/ip/axi4stream_spi_master_0/hdl/ipi_axis_lw_spi_master.vhd" \
  "../../../../LAB2_EREN_v1.gen/sources_1/ip/axi4stream_spi_master_0/sim/axi4stream_spi_master_0.vhd" \
-endlib

