#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Jan 20 15:04:55 2016
# Process ID: 12366
# Current directory: /home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.runs/impl_1
# Command line: vivado -log zybo_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source zybo_wrapper.tcl -notrace
# Log file: /home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.runs/impl_1/zybo_wrapper.vdi
# Journal file: /home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zybo_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.srcs/sources_1/bd/zybo/ip/zybo_processing_system7_0_0/zybo_processing_system7_0_0.xdc] for cell 'zybo_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.srcs/sources_1/bd/zybo/ip/zybo_processing_system7_0_0/zybo_processing_system7_0_0.xdc] for cell 'zybo_i/processing_system7_0/inst'
Parsing XDC File [/home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.srcs/sources_1/bd/zybo/ip/zybo_axi_gpio_0_0/zybo_axi_gpio_0_0_board.xdc] for cell 'zybo_i/sw_4Bits/U0'
Finished Parsing XDC File [/home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.srcs/sources_1/bd/zybo/ip/zybo_axi_gpio_0_0/zybo_axi_gpio_0_0_board.xdc] for cell 'zybo_i/sw_4Bits/U0'
Parsing XDC File [/home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.srcs/sources_1/bd/zybo/ip/zybo_axi_gpio_0_0/zybo_axi_gpio_0_0.xdc] for cell 'zybo_i/sw_4Bits/U0'
Finished Parsing XDC File [/home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.srcs/sources_1/bd/zybo/ip/zybo_axi_gpio_0_0/zybo_axi_gpio_0_0.xdc] for cell 'zybo_i/sw_4Bits/U0'
Parsing XDC File [/home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.srcs/sources_1/bd/zybo/ip/zybo_rst_processing_system7_0_100M_0/zybo_rst_processing_system7_0_100M_0_board.xdc] for cell 'zybo_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.srcs/sources_1/bd/zybo/ip/zybo_rst_processing_system7_0_100M_0/zybo_rst_processing_system7_0_100M_0_board.xdc] for cell 'zybo_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.srcs/sources_1/bd/zybo/ip/zybo_rst_processing_system7_0_100M_0/zybo_rst_processing_system7_0_100M_0.xdc] for cell 'zybo_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.srcs/sources_1/bd/zybo/ip/zybo_rst_processing_system7_0_100M_0/zybo_rst_processing_system7_0_100M_0.xdc] for cell 'zybo_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.srcs/sources_1/bd/zybo/ip/zybo_axi_gpio_0_1/zybo_axi_gpio_0_1_board.xdc] for cell 'zybo_i/btn_4Bits/U0'
Finished Parsing XDC File [/home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.srcs/sources_1/bd/zybo/ip/zybo_axi_gpio_0_1/zybo_axi_gpio_0_1_board.xdc] for cell 'zybo_i/btn_4Bits/U0'
Parsing XDC File [/home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.srcs/sources_1/bd/zybo/ip/zybo_axi_gpio_0_1/zybo_axi_gpio_0_1.xdc] for cell 'zybo_i/btn_4Bits/U0'
Finished Parsing XDC File [/home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.srcs/sources_1/bd/zybo/ip/zybo_axi_gpio_0_1/zybo_axi_gpio_0_1.xdc] for cell 'zybo_i/btn_4Bits/U0'
Parsing XDC File [/home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.srcs/sources_1/bd/zybo/ip/zybo_axi_gpio_0_2/zybo_axi_gpio_0_2_board.xdc] for cell 'zybo_i/led_4Bits/U0'
Finished Parsing XDC File [/home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.srcs/sources_1/bd/zybo/ip/zybo_axi_gpio_0_2/zybo_axi_gpio_0_2_board.xdc] for cell 'zybo_i/led_4Bits/U0'
Parsing XDC File [/home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.srcs/sources_1/bd/zybo/ip/zybo_axi_gpio_0_2/zybo_axi_gpio_0_2.xdc] for cell 'zybo_i/led_4Bits/U0'
Finished Parsing XDC File [/home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.srcs/sources_1/bd/zybo/ip/zybo_axi_gpio_0_2/zybo_axi_gpio_0_2.xdc] for cell 'zybo_i/led_4Bits/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1227.273 ; gain = 311.773 ; free physical = 4536 ; free virtual = 6153
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-86] Your Implementation license expires in 20 day(s)
INFO: [Common 17-1223] The version limit for your license is '2016.01' and will expire in 11 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1301.309 ; gain = 65.031 ; free physical = 4530 ; free virtual = 6147
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: da91724a

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 188373a19

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1706.801 ; gain = 0.000 ; free physical = 4159 ; free virtual = 5791

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 174 cells.
Phase 2 Constant Propagation | Checksum: 163ce3738

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1706.801 ; gain = 0.000 ; free physical = 4158 ; free virtual = 5790

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 222 unconnected nets.
INFO: [Opt 31-11] Eliminated 228 unconnected cells.
Phase 3 Sweep | Checksum: 19ac0e51e

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1706.801 ; gain = 0.000 ; free physical = 4158 ; free virtual = 5790

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1706.801 ; gain = 0.000 ; free physical = 4158 ; free virtual = 5790
Ending Logic Optimization Task | Checksum: 19ac0e51e

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1706.801 ; gain = 0.000 ; free physical = 4158 ; free virtual = 5790

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19ac0e51e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1706.801 ; gain = 0.000 ; free physical = 4158 ; free virtual = 5790
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1706.801 ; gain = 479.527 ; free physical = 4158 ; free virtual = 5790
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1738.816 ; gain = 0.000 ; free physical = 4155 ; free virtual = 5790
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.runs/impl_1/zybo_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-86] Your Implementation license expires in 20 day(s)
INFO: [Common 17-1223] The version limit for your license is '2016.01' and will expire in 11 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1770.832 ; gain = 0.000 ; free physical = 4150 ; free virtual = 5787
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1770.832 ; gain = 0.000 ; free physical = 4150 ; free virtual = 5787

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 4297e523

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1770.832 ; gain = 0.000 ; free physical = 4150 ; free virtual = 5787
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 4297e523

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1786.840 ; gain = 16.008 ; free physical = 4146 ; free virtual = 5788

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 4297e523

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1786.840 ; gain = 16.008 ; free physical = 4146 ; free virtual = 5788

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: ef24eb92

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1786.840 ; gain = 16.008 ; free physical = 4146 ; free virtual = 5788
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14cb15546

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1786.840 ; gain = 16.008 ; free physical = 4146 ; free virtual = 5788

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 29a6588a6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1786.840 ; gain = 16.008 ; free physical = 4144 ; free virtual = 5788
Phase 1.2.1 Place Init Design | Checksum: 24d0600da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.859 ; gain = 21.027 ; free physical = 4135 ; free virtual = 5780
Phase 1.2 Build Placer Netlist Model | Checksum: 24d0600da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.859 ; gain = 21.027 ; free physical = 4135 ; free virtual = 5780

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 24d0600da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.859 ; gain = 21.027 ; free physical = 4135 ; free virtual = 5780
Phase 1.3 Constrain Clocks/Macros | Checksum: 24d0600da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.859 ; gain = 21.027 ; free physical = 4135 ; free virtual = 5780
Phase 1 Placer Initialization | Checksum: 24d0600da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1791.859 ; gain = 21.027 ; free physical = 4135 ; free virtual = 5780

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1df4711ba

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4128 ; free virtual = 5774

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1df4711ba

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4128 ; free virtual = 5775

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ba94a3ee

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4128 ; free virtual = 5775

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10daffe38

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4128 ; free virtual = 5775

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 10daffe38

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4128 ; free virtual = 5775

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1108d723b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4128 ; free virtual = 5775

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1108d723b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4128 ; free virtual = 5775

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1672a7999

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4127 ; free virtual = 5774
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1672a7999

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4127 ; free virtual = 5774

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1672a7999

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1672a7999

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774
Phase 3.7 Small Shape Detail Placement | Checksum: 1672a7999

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1c63bf2a6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774
Phase 3 Detail Placement | Checksum: 1c63bf2a6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1c50c205c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1c50c205c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1c50c205c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 207ae6ec1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 207ae6ec1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 207ae6ec1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.300. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1d4b376d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774
Phase 4.1.3 Post Placement Optimization | Checksum: 1d4b376d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774
Phase 4.1 Post Commit Optimization | Checksum: 1d4b376d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1d4b376d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1d4b376d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1d4b376d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774
Phase 4.4 Placer Reporting | Checksum: 1d4b376d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 12afddd1d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12afddd1d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774
Ending Placer Task | Checksum: d726d333

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1847.887 ; gain = 77.055 ; free physical = 4126 ; free virtual = 5774
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4123 ; free virtual = 5775
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4121 ; free virtual = 5770
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4121 ; free virtual = 5770
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4121 ; free virtual = 5769
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-86] Your Implementation license expires in 20 day(s)
INFO: [Common 17-1223] The version limit for your license is '2016.01' and will expire in 11 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9f341a54 ConstDB: 0 ShapeSum: 37f2b8df RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 4cb3856e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4073 ; free virtual = 5724

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 4cb3856e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4072 ; free virtual = 5724

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 4cb3856e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4043 ; free virtual = 5696
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: d60ec99c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4031 ; free virtual = 5684
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.468  | TNS=0.000  | WHS=-0.144 | THS=-17.347|

Phase 2 Router Initialization | Checksum: f7d123d6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4031 ; free virtual = 5684

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 117dba3af

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4031 ; free virtual = 5684

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1853f81b7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4031 ; free virtual = 5684
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.630  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14baeec21

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4031 ; free virtual = 5684

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 18b0e69cf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4031 ; free virtual = 5685
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.630  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2467bad56

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4031 ; free virtual = 5685
Phase 4 Rip-up And Reroute | Checksum: 2467bad56

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4031 ; free virtual = 5685

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bcbfbaf8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4031 ; free virtual = 5685
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.745  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1bcbfbaf8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4031 ; free virtual = 5685

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bcbfbaf8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4031 ; free virtual = 5685
Phase 5 Delay and Skew Optimization | Checksum: 1bcbfbaf8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4031 ; free virtual = 5685

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 22dbed756

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4031 ; free virtual = 5685
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.745  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 19b7a62be

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4031 ; free virtual = 5685

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.406813 %
  Global Horizontal Routing Utilization  = 0.693015 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 196cd5aab

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4031 ; free virtual = 5685

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 196cd5aab

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4031 ; free virtual = 5685

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13ef7fab1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4031 ; free virtual = 5685

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.745  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13ef7fab1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4031 ; free virtual = 5685
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4031 ; free virtual = 5685

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4031 ; free virtual = 5685
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1847.887 ; gain = 0.000 ; free physical = 4027 ; free virtual = 5684
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/petalinux/emblnx/labs/bsp_generation/hardware/ZYBO-2015.4.runs/impl_1/zybo_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-86] Your Implementation license expires in 20 day(s)
INFO: [Common 17-1223] The version limit for your license is '2016.01' and will expire in 11 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zybo_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2133.559 ; gain = 205.633 ; free physical = 3714 ; free virtual = 5378
INFO: [Common 17-206] Exiting Vivado at Wed Jan 20 15:05:44 2016...
