

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Mon Aug 12 18:55:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        levmarq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.312 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1033|     1033|  6.520 us|  6.520 us|  1033|  1033|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |     1031|     1031|         9|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     280|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     280|    156|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+---+----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+---------------------------+---------+----+---+----+-----+
    |uitofp_32ns_32_7_no_dsp_1_U1  |uitofp_32ns_32_7_no_dsp_1  |        0|   0|  0|   0|    0|
    +------------------------------+---------------------------+---------+----+---+----+-----+
    |Total                         |                           |        0|   0|  0|   0|    0|
    +------------------------------+---------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_124_p2    |         +|   0|  0|  12|          11|           1|
    |icmp_ln26_fu_118_p2   |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln11_1_fu_171_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_2_fu_183_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_3_fu_223_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_4_fu_229_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_5_fu_235_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln11_fu_177_p2    |       xor|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  38|          29|          21|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_sig_allocacmp_conv11_i1730_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_i_2                |   9|          2|   11|         22|
    |conv11_i1730_fu_62                  |   9|          2|   16|         32|
    |i_fu_58                             |   9|          2|   11|         22|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  54|         12|   56|        112|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |conv11_i1730_fu_62                |  16|   0|   16|          0|
    |conv2_reg_339                     |  32|   0|   32|          0|
    |conv_reg_334                      |  32|   0|   32|          0|
    |i_2_reg_300                       |  11|   0|   11|          0|
    |i_fu_58                           |  11|   0|   11|          0|
    |icmp_ln26_reg_305                 |   1|   0|    1|          0|
    |lshr_ln11_3_reg_309               |  15|   0|   15|          0|
    |or_ln11_1_reg_319                 |  16|   0|   16|          0|
    |xor_ln11_2_reg_314                |   1|   0|    1|          0|
    |i_2_reg_300                       |  64|  32|   11|          0|
    |icmp_ln26_reg_305                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 280|  64|  164|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_86_p_din0         |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_86_p_dout0        |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_1|  return value|
|grp_fu_86_p_ce           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_26_1|  return value|
|dysq_address0            |  out|   10|   ap_memory|                           dysq|         array|
|dysq_ce0                 |  out|    1|   ap_memory|                           dysq|         array|
|dysq_we0                 |  out|    1|   ap_memory|                           dysq|         array|
|dysq_d0                  |  out|   32|   ap_memory|                           dysq|         array|
|y_address0               |  out|   10|   ap_memory|                              y|         array|
|y_ce0                    |  out|    1|   ap_memory|                              y|         array|
|y_we0                    |  out|    1|   ap_memory|                              y|         array|
|y_d0                     |  out|   32|   ap_memory|                              y|         array|
|conv11_i1730_out         |  out|   16|      ap_vld|               conv11_i1730_out|       pointer|
|conv11_i1730_out_ap_vld  |  out|    1|      ap_vld|               conv11_i1730_out|       pointer|
+-------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.81>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv11_i1730 = alloca i32 1"   --->   Operation 13 'alloca' 'conv11_i1730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 44257, i16 %conv11_i1730"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln26 = store i11 0, i11 %i" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 15 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_2 = load i11 %i" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 17 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.63ns)   --->   "%icmp_ln26 = icmp_eq  i11 %i_2, i11 1024" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 18 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.63ns)   --->   "%add_ln26 = add i11 %i_2, i11 1" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 19 'add' 'add_ln26' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc.split, void %for.inc16.preheader.exitStub" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 20 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv11_i1730_load = load i16 %conv11_i1730" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 21 'load' 'conv11_i1730_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%trunc_ln11 = trunc i16 %conv11_i1730_load" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 22 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i1730_load, i32 3" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 23 'bitselect' 'tmp_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i1730_load, i32 2" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 24 'bitselect' 'tmp_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i1730_load, i32 5" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 25 'bitselect' 'tmp_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lshr_ln11_3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %conv11_i1730_load, i32 1, i32 15" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 26 'partselect' 'lshr_ln11_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%xor_ln11_1 = xor i1 %tmp_4, i1 %tmp_5" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 27 'xor' 'xor_ln11_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%xor_ln11 = xor i1 %xor_ln11_1, i1 %tmp_3" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 28 'xor' 'xor_ln11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln11_2 = xor i1 %xor_ln11, i1 %trunc_ln11" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 29 'xor' 'xor_ln11_2' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_5)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i1730_load, i32 1" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 30 'bitselect' 'tmp_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_5)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i1730_load, i32 6" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 31 'bitselect' 'tmp_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_5)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i1730_load, i32 4" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 32 'bitselect' 'tmp_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %conv11_i1730_load, i32 2, i32 15" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 33 'partselect' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_5)   --->   "%xor_ln11_3 = xor i1 %tmp_7, i1 %tmp_6" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 34 'xor' 'xor_ln11_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_5)   --->   "%xor_ln11_4 = xor i1 %tmp_8, i1 %tmp_3" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 35 'xor' 'xor_ln11_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln11_5 = xor i1 %xor_ln11_4, i1 %xor_ln11_3" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 36 'xor' 'xor_ln11_5' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln11_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i14, i1 %xor_ln11_5, i1 %xor_ln11_2, i14 %tmp" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 37 'bitconcatenate' 'or_ln11_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln11 = store i16 %or_ln11_1, i16 %conv11_i1730" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 38 'store' 'store_ln11' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln26 = store i11 %add_ln26, i11 %i" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 39 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.31>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %xor_ln11_2, i15 %lshr_ln11_3" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 40 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i16 %or_ln" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 41 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [7/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln27" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 42 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i16 %or_ln11_1" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 43 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [7/7] (6.31ns)   --->   "%conv2 = uitofp i32 %zext_ln28" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 44 'uitofp' 'conv2' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 45 [6/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln27" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 45 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 46 [6/7] (6.31ns)   --->   "%conv2 = uitofp i32 %zext_ln28" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 46 'uitofp' 'conv2' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.31>
ST_4 : Operation 47 [5/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln27" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 47 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 48 [5/7] (6.31ns)   --->   "%conv2 = uitofp i32 %zext_ln28" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 48 'uitofp' 'conv2' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.31>
ST_5 : Operation 49 [4/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln27" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 49 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 50 [4/7] (6.31ns)   --->   "%conv2 = uitofp i32 %zext_ln28" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 50 'uitofp' 'conv2' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.31>
ST_6 : Operation 51 [3/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln27" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 51 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 52 [3/7] (6.31ns)   --->   "%conv2 = uitofp i32 %zext_ln28" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 52 'uitofp' 'conv2' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.31>
ST_7 : Operation 53 [2/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln27" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 53 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 54 [2/7] (6.31ns)   --->   "%conv2 = uitofp i32 %zext_ln28" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 54 'uitofp' 'conv2' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.31>
ST_8 : Operation 55 [1/7] (6.31ns)   --->   "%conv = uitofp i32 %zext_ln27" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 55 'uitofp' 'conv' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 56 [1/7] (6.31ns)   --->   "%conv2 = uitofp i32 %zext_ln28" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 56 'uitofp' 'conv2' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%conv11_i1730_load_1 = load i16 %conv11_i1730"   --->   Operation 66 'load' 'conv11_i1730_load_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv11_i1730_out, i16 %conv11_i1730_load_1"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i11 %i_2" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 57 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 58 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 60 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%dysq_addr = getelementptr i32 %dysq, i64 0, i64 %zext_ln26" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 61 'getelementptr' 'dysq_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln27 = store i32 %conv, i10 %dysq_addr" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:27]   --->   Operation 62 'store' 'store_ln27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln26" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 63 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %conv2, i10 %y_addr" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:28]   --->   Operation 64 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:26]   --->   Operation 65 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dysq]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv11_i1730_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100000000]
conv11_i1730           (alloca           ) [ 0111111110]
store_ln0              (store            ) [ 0000000000]
store_ln26             (store            ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
i_2                    (load             ) [ 0111111111]
icmp_ln26              (icmp             ) [ 0111111110]
add_ln26               (add              ) [ 0000000000]
br_ln26                (br               ) [ 0000000000]
conv11_i1730_load      (load             ) [ 0000000000]
trunc_ln11             (trunc            ) [ 0000000000]
tmp_3                  (bitselect        ) [ 0000000000]
tmp_4                  (bitselect        ) [ 0000000000]
tmp_5                  (bitselect        ) [ 0000000000]
lshr_ln11_3            (partselect       ) [ 0110000000]
xor_ln11_1             (xor              ) [ 0000000000]
xor_ln11               (xor              ) [ 0000000000]
xor_ln11_2             (xor              ) [ 0110000000]
tmp_6                  (bitselect        ) [ 0000000000]
tmp_7                  (bitselect        ) [ 0000000000]
tmp_8                  (bitselect        ) [ 0000000000]
tmp                    (partselect       ) [ 0000000000]
xor_ln11_3             (xor              ) [ 0000000000]
xor_ln11_4             (xor              ) [ 0000000000]
xor_ln11_5             (xor              ) [ 0000000000]
or_ln11_1              (bitconcatenate   ) [ 0110000000]
store_ln11             (store            ) [ 0000000000]
store_ln26             (store            ) [ 0000000000]
or_ln                  (bitconcatenate   ) [ 0000000000]
zext_ln27              (zext             ) [ 0101111110]
zext_ln28              (zext             ) [ 0101111110]
conv                   (uitofp           ) [ 0100000001]
conv2                  (uitofp           ) [ 0100000001]
zext_ln26              (zext             ) [ 0000000000]
specpipeline_ln26      (specpipeline     ) [ 0000000000]
speclooptripcount_ln26 (speclooptripcount) [ 0000000000]
specloopname_ln26      (specloopname     ) [ 0000000000]
dysq_addr              (getelementptr    ) [ 0000000000]
store_ln27             (store            ) [ 0000000000]
y_addr                 (getelementptr    ) [ 0000000000]
store_ln28             (store            ) [ 0000000000]
br_ln26                (br               ) [ 0000000000]
conv11_i1730_load_1    (load             ) [ 0000000000]
write_ln0              (write            ) [ 0000000000]
ret_ln0                (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dysq">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dysq"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv11_i1730_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv11_i1730_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i1.i14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="conv11_i1730_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv11_i1730/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="16" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="73" class="1004" name="dysq_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="11" slack="0"/>
<pin id="77" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dysq_addr/9 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln27_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="1"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/9 "/>
</bind>
</comp>

<comp id="86" class="1004" name="y_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="11" slack="0"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/9 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln28_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="1"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/9 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv2/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln26_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="11" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_2_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="11" slack="0"/>
<pin id="117" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln26_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="11" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln26_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="conv11_i1730_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv11_i1730_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln11_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_3_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="0"/>
<pin id="140" dir="0" index="2" bw="3" slack="0"/>
<pin id="141" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_4_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="0"/>
<pin id="148" dir="0" index="2" bw="3" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_5_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="lshr_ln11_3_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="15" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="0" index="3" bw="5" slack="0"/>
<pin id="166" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln11_3/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="xor_ln11_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="xor_ln11_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="xor_ln11_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_2/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_6_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_7_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_8_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="0"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="0"/>
<pin id="216" dir="0" index="2" bw="3" slack="0"/>
<pin id="217" dir="0" index="3" bw="5" slack="0"/>
<pin id="218" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="xor_ln11_3_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_3/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="xor_ln11_4_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_4/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="xor_ln11_5_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_5/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="or_ln11_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="0" index="3" bw="14" slack="0"/>
<pin id="246" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln11_1/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln11_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="16" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln26_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="0"/>
<pin id="258" dir="0" index="1" bw="11" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="or_ln_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="1"/>
<pin id="264" dir="0" index="2" bw="15" slack="1"/>
<pin id="265" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln27_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln28_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln26_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="8"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/9 "/>
</bind>
</comp>

<comp id="281" class="1004" name="conv11_i1730_load_1_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="7"/>
<pin id="283" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv11_i1730_load_1/8 "/>
</bind>
</comp>

<comp id="285" class="1005" name="i_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="0"/>
<pin id="287" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="292" class="1005" name="conv11_i1730_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="conv11_i1730 "/>
</bind>
</comp>

<comp id="300" class="1005" name="i_2_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="11" slack="8"/>
<pin id="302" dir="1" index="1" bw="11" slack="8"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="305" class="1005" name="icmp_ln26_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="7"/>
<pin id="307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="309" class="1005" name="lshr_ln11_3_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="15" slack="1"/>
<pin id="311" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln11_3 "/>
</bind>
</comp>

<comp id="314" class="1005" name="xor_ln11_2_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln11_2 "/>
</bind>
</comp>

<comp id="319" class="1005" name="or_ln11_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="1"/>
<pin id="321" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="or_ln11_1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="zext_ln27_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27 "/>
</bind>
</comp>

<comp id="329" class="1005" name="zext_ln28_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="334" class="1005" name="conv_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="339" class="1005" name="conv2_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="56" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="54" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="54" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="130" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="130" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="130" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="175"><net_src comp="145" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="153" pin="3"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="137" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="133" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="130" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="130" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="130" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="130" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="227"><net_src comp="197" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="189" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="205" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="137" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="223" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="235" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="183" pin="2"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="213" pin="4"/><net_sink comp="241" pin=3"/></net>

<net id="255"><net_src comp="241" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="124" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="261" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="275"><net_src comp="272" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="279"><net_src comp="276" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="288"><net_src comp="58" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="295"><net_src comp="62" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="299"><net_src comp="292" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="303"><net_src comp="115" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="308"><net_src comp="118" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="161" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="317"><net_src comp="183" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="322"><net_src comp="241" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="327"><net_src comp="267" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="332"><net_src comp="272" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="337"><net_src comp="99" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="342"><net_src comp="102" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="93" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dysq | {9 }
	Port: y | {9 }
	Port: conv11_i1730_out | {8 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln26 : 1
		i_2 : 1
		icmp_ln26 : 2
		add_ln26 : 2
		br_ln26 : 3
		conv11_i1730_load : 1
		trunc_ln11 : 2
		tmp_3 : 2
		tmp_4 : 2
		tmp_5 : 2
		lshr_ln11_3 : 2
		xor_ln11_1 : 3
		xor_ln11 : 3
		xor_ln11_2 : 3
		tmp_6 : 2
		tmp_7 : 2
		tmp_8 : 2
		tmp : 2
		xor_ln11_3 : 3
		xor_ln11_4 : 3
		xor_ln11_5 : 3
		or_ln11_1 : 3
		store_ln11 : 4
		store_ln26 : 3
	State 2
		zext_ln27 : 1
		conv : 2
		conv2 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		write_ln0 : 1
	State 9
		dysq_addr : 1
		store_ln27 : 2
		y_addr : 1
		store_ln28 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln26_fu_118   |    0    |    12   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln26_fu_124    |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |   xor_ln11_1_fu_171   |    0    |    2    |
|          |    xor_ln11_fu_177    |    0    |    2    |
|    xor   |   xor_ln11_2_fu_183   |    0    |    2    |
|          |   xor_ln11_3_fu_223   |    0    |    2    |
|          |   xor_ln11_4_fu_229   |    0    |    2    |
|          |   xor_ln11_5_fu_235   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_66 |    0    |    0    |
|----------|-----------------------|---------|---------|
|  uitofp  |       grp_fu_99       |    0    |    0    |
|          |       grp_fu_102      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln11_fu_133   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      tmp_3_fu_137     |    0    |    0    |
|          |      tmp_4_fu_145     |    0    |    0    |
| bitselect|      tmp_5_fu_153     |    0    |    0    |
|          |      tmp_6_fu_189     |    0    |    0    |
|          |      tmp_7_fu_197     |    0    |    0    |
|          |      tmp_8_fu_205     |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|   lshr_ln11_3_fu_161  |    0    |    0    |
|          |       tmp_fu_213      |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|    or_ln11_1_fu_241   |    0    |    0    |
|          |      or_ln_fu_261     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln27_fu_267   |    0    |    0    |
|   zext   |    zext_ln28_fu_272   |    0    |    0    |
|          |    zext_ln26_fu_276   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    36   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|conv11_i1730_reg_292|   16   |
|    conv2_reg_339   |   32   |
|    conv_reg_334    |   32   |
|     i_2_reg_300    |   11   |
|      i_reg_285     |   11   |
|  icmp_ln26_reg_305 |    1   |
| lshr_ln11_3_reg_309|   15   |
|  or_ln11_1_reg_319 |   16   |
| xor_ln11_2_reg_314 |    1   |
|  zext_ln27_reg_324 |   32   |
|  zext_ln28_reg_329 |   32   |
+--------------------+--------+
|        Total       |   199  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_99 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_102 |  p0  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  3.176  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   36   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   199  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   199  |   54   |
+-----------+--------+--------+--------+
