Microsemi Libero Software
Version: 11.9.2.1
Release: v11.9 SP2

Info: The design Z:\windows\lvr_fw\lvr_fw_manuel\designer\impl1\top_lvr_fw.adb was last modified
      by software version 11.9.2.1.
Opened an existing Libero design Z:\windows\lvr_fw\lvr_fw_manuel\designer\impl1\top_lvr_fw.adb.
'BA_NAME' set to 'top_lvr_fw_ba'
'KEEP_EXISTING_PHYSICAL_CONSTRAINTS' set to '1'
'SDC_IMPORT_MERGE' set to '1'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'Z:\windows\lvr_fw\lvr_fw_manuel\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:00 )
Warning: You changed the output filename from
         'Z:\windows\lvr_fw\lvr_fw_manuel\designer\impl1\top_lvr_fw' to
         'Z:\windows\lvr_fw\lvr_fw_manuel\fw_files\v1-02_lvr_fw'. This may impact Libero. Do you
         wish to continue? [YES]
Warning: The following files already exist:
         
         Z:\windows\lvr_fw\lvr_fw_manuel\fw_files\v1-02_lvr_fw.stp
         
         Do you want to replace the files? [YES]
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...
Info: PLC007: Created quadrant global region Qclock_SCA_RESET_OUT_c for global net
      SCA_RESET_OUT_c.



Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Sat Jul 27 17:41:25 2019

Placer Finished: Sat Jul 27 17:41:34 2019
Total Placer CPU Time:     00:00:09

                        o - o - o - o - o - o


Timing-driven Router 
Design: top_lvr_fw                      Started: Sat Jul 27 17:41:36 2019

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: top_lvr_fw                      
Finished: Sat Jul 27 17:41:46 2019
Total CPU Time:     00:00:08            Total Elapsed Time: 00:00:10
Total Memory Usage: 179.2 Mbytes
                        o - o - o - o - o - o

status 257
status 257
Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:00:26 )

The Export-map command succeeded ( 00:00:07 )
Wrote to the file: Z:\windows\lvr_fw\lvr_fw_manuel\fw_files\v1-02_lvr_fw.stp
CHECKSUM: D195

The Generate programming file command succeeded ( 00:00:35 )
Design closed.

