#include "LIB/BITMATH.h"
#include "LIB/STD_TYPES.h"

#include "TIMER1_config.h"
#include "TIMER1_interface.h"
#include "TIMER1_private.h"

void TIMER1_voidInit()
{
	switch(TIMER1_MODE)
	{
	case NORMAL_MODE:
		CLR_BIT(TCCR1A,TCCR1A_u8_WGM10);
		CLR_BIT(TCCR1A,TCCR1A_u8_WGM11);
		CLR_BIT(TCCR1B,TCCR1B_u8_WGM12);
		CLR_BIT(TCCR1B,TCCR1B_u8_WGM13);
		break;
	case PWM_PHASE_8_MODE:
		SET_BIT(TCCR1A,TCCR1A_u8_WGM10);
		CLR_BIT(TCCR1A,TCCR1A_u8_WGM11);
		CLR_BIT(TCCR1B,TCCR1B_u8_WGM12);
		CLR_BIT(TCCR1B,TCCR1B_u8_WGM13);
		break;
	case PWM_PHASE_9_MODE:
		CLR_BIT(TCCR1A,TCCR1A_u8_WGM10);
		SET_BIT(TCCR1A,TCCR1A_u8_WGM11);
		CLR_BIT(TCCR1B,TCCR1B_u8_WGM12);
		CLR_BIT(TCCR1B,TCCR1B_u8_WGM13);
		break;
	case PWM_PHASE_10_MODE:
		SET_BIT(TCCR1A,TCCR1A_u8_WGM10);
		SET_BIT(TCCR1A,TCCR1A_u8_WGM11);
		CLR_BIT(TCCR1B,TCCR1B_u8_WGM12);
		CLR_BIT(TCCR1B,TCCR1B_u8_WGM13);
		break;
	case CTC_OCR1A_MODE:
		CLR_BIT(TCCR1A,TCCR1A_u8_WGM10);
		CLR_BIT(TCCR1A,TCCR1A_u8_WGM11);
		SET_BIT(TCCR1B,TCCR1B_u8_WGM12);
		CLR_BIT(TCCR1B,TCCR1B_u8_WGM13);
		break;
	case FPWNM_8_MODE:
		SET_BIT(TCCR1A,TCCR1A_u8_WGM10);
		CLR_BIT(TCCR1A,TCCR1A_u8_WGM11);
		SET_BIT(TCCR1B,TCCR1B_u8_WGM12);
		CLR_BIT(TCCR1B,TCCR1B_u8_WGM13);
		break;
	case FPWNM_9_MODE:
		CLR_BIT(TCCR1A,TCCR1A_u8_WGM10);
		SET_BIT(TCCR1A,TCCR1A_u8_WGM11);
		SET_BIT(TCCR1B,TCCR1B_u8_WGM12);
		CLR_BIT(TCCR1B,TCCR1B_u8_WGM13);
		break;
	case FPWNM_10_MODE:
		SET_BIT(TCCR1A,TCCR1A_u8_WGM10);
		SET_BIT(TCCR1A,TCCR1A_u8_WGM11);
		SET_BIT(TCCR1B,TCCR1B_u8_WGM12);
		CLR_BIT(TCCR1B,TCCR1B_u8_WGM13);
		break;
	case PWM_PHASE_FREQ_ICR1_MODE:
		CLR_BIT(TCCR1A,TCCR1A_u8_WGM10);
		CLR_BIT(TCCR1A,TCCR1A_u8_WGM11);
		CLR_BIT(TCCR1B,TCCR1B_u8_WGM12);
		SET_BIT(TCCR1B,TCCR1B_u8_WGM13);
		break;
	case PWM_PHASE_FREQ_OCR1A_MODE:
		SET_BIT(TCCR1A,TCCR1A_u8_WGM10);
		SET_BIT(TCCR1A,TCCR1A_u8_WGM11);
		CLR_BIT(TCCR1B,TCCR1B_u8_WGM12);
		SET_BIT(TCCR1B,TCCR1B_u8_WGM13);
		break;
	case PWM_PHASE_ICR1_MODE:
		CLR_BIT(TCCR1A,TCCR1A_u8_WGM10);
		SET_BIT(TCCR1A,TCCR1A_u8_WGM11);
		CLR_BIT(TCCR1B,TCCR1B_u8_WGM12);
		SET_BIT(TCCR1B,TCCR1B_u8_WGM13);
		break;
	case PWM_PHASE_OCR1A_MODE:
		SET_BIT(TCCR1A,TCCR1A_u8_WGM10);
		SET_BIT(TCCR1A,TCCR1A_u8_WGM11);
		CLR_BIT(TCCR1B,TCCR1B_u8_WGM12);
		SET_BIT(TCCR1B,TCCR1B_u8_WGM13);
		break;
	case CTC_ICR1_MODE:
		CLR_BIT(TCCR1A,TCCR1A_u8_WGM10);
		CLR_BIT(TCCR1A,TCCR1A_u8_WGM11);
		SET_BIT(TCCR1B,TCCR1B_u8_WGM12);
		SET_BIT(TCCR1B,TCCR1B_u8_WGM13);
		break;
	case FPWM_ICR1_MODE:
		CLR_BIT(TCCR1A,TCCR1A_u8_WGM10);
		SET_BIT(TCCR1A,TCCR1A_u8_WGM11);
		SET_BIT(TCCR1B,TCCR1B_u8_WGM12);
		SET_BIT(TCCR1B,TCCR1B_u8_WGM13);
		break;
	case FPWM_OCR1A_MODE:
		SET_BIT(TCCR1A,TCCR1A_u8_WGM10);
		SET_BIT(TCCR1A,TCCR1A_u8_WGM11);
		SET_BIT(TCCR1B,TCCR1B_u8_WGM12);
		SET_BIT(TCCR1B,TCCR1B_u8_WGM13);
		break;
	default:
	break;
	}
	ICR1 = 20000;
	// 64 Prescaler
	SET_BIT(TCCR1B,TCCR1B_u8_CS10);
	SET_BIT(TCCR1B,TCCR1B_u8_CS11);
	CLR_BIT(TCCR1B,TCCR1B_u8_CS12);
}
void TIMER1_voidSetCompareValue(u16 Copy_u16Value)
{
	OCR1A=Copy_u16Value;
}
