#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55fe62fe3660 .scope module, "ax4_tb" "ax4_tb" 2 1;
 .timescale 0 0;
L_0x7f0ac876b0a8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55fe62fcc950_0 .net *"_ivl_3", 6 0, L_0x7f0ac876b0a8;  1 drivers
L_0x7f0ac876b0f0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55fe6300d8a0_0 .net *"_ivl_8", 6 0, L_0x7f0ac876b0f0;  1 drivers
v0x55fe6300d980_0 .var "addressid0", 0 0;
v0x55fe6300da80_0 .var "addressid1", 0 0;
v0x55fe6300db50_0 .var "addressready0", 0 0;
v0x55fe6300dc40_0 .var "addressready1", 0 0;
v0x55fe6300dce0_0 .var "addressvalid0", 0 0;
v0x55fe6300dd80_0 .var "addressvalid1", 0 0;
v0x55fe6300de20_0 .var "axi_datain", 7 0;
v0x55fe6300def0_0 .var "axir_ready", 0 0;
v0x55fe6300dfc0_0 .var "axir_valid", 0 0;
v0x55fe6300e090_0 .var "axiw_adready", 0 0;
v0x55fe6300e160_0 .var "axiw_advalid", 0 0;
v0x55fe6300e230_0 .net "data_out_0", 7 0, L_0x55fe6300f2a0;  1 drivers
v0x55fe6300e2d0_0 .net "data_out_1", 7 0, L_0x55fe6300f3e0;  1 drivers
o0x7f0ac87b4108 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe6300e370_0 .net "port_en_", 0 0, o0x7f0ac87b4108;  0 drivers
v0x55fe6300e410_0 .var "port_en_0", 0 0;
v0x55fe6300e5c0_0 .var "port_en_1", 0 0;
v0x55fe6300e6b0_0 .var "r_clk", 0 0;
v0x55fe6300e750_0 .var "rd_en", 0 0;
v0x55fe6300e840_0 .var "reset", 0 0;
v0x55fe6300e8e0_0 .var "w_clk", 0 0;
v0x55fe6300e9d0_0 .var "wr_en", 0 0;
L_0x55fe6300f2a0 .concat [ 1 7 0 0], L_0x55fe6300f130, L_0x7f0ac876b0a8;
L_0x55fe6300f3e0 .concat [ 1 7 0 0], L_0x55fe6300f1d0, L_0x7f0ac876b0f0;
S_0x55fe62fe37f0 .scope module, "dut" "axidpram_wr" 2 29, 3 1 0, S_0x55fe62fe3660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addressid0";
    .port_info 1 /INPUT 1 "addressready0";
    .port_info 2 /INPUT 1 "addressvalid0";
    .port_info 3 /INPUT 1 "addressid1";
    .port_info 4 /INPUT 1 "addressready1";
    .port_info 5 /INPUT 1 "addressvalid1";
    .port_info 6 /INPUT 1 "w_clk";
    .port_info 7 /INPUT 1 "wr_en";
    .port_info 8 /INPUT 8 "axi_datain";
    .port_info 9 /INPUT 1 "axiw_advalid";
    .port_info 10 /INPUT 1 "axiw_adready";
    .port_info 11 /INPUT 1 "r_clk";
    .port_info 12 /INPUT 1 "rd_en";
    .port_info 13 /INPUT 1 "port_en_0";
    .port_info 14 /INPUT 1 "port_en_1";
    .port_info 15 /INPUT 1 "axir_valid";
    .port_info 16 /INPUT 1 "axir_ready";
    .port_info 17 /OUTPUT 1 "data_out_0";
    .port_info 18 /OUTPUT 1 "data_out_1";
L_0x55fe62fcabc0 .functor AND 8, v0x55fe6300de20_0, L_0x55fe6300eac0, C4<11111111>, C4<11111111>;
L_0x55fe62fcbf20 .functor AND 8, L_0x55fe62fcabc0, L_0x55fe6300ece0, C4<11111111>, C4<11111111>;
L_0x55fe62fcc7f0 .functor AND 1, v0x55fe6300d980_0, v0x55fe6300db50_0, C4<1>, C4<1>;
o0x7f0ac87b4648 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55fe62fcd2e0 .functor AND 1, L_0x55fe62fcc7f0, o0x7f0ac87b4648, C4<1>, C4<1>;
o0x7f0ac87b4618 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55fe62fc85e0 .functor AND 1, v0x55fe6300da80_0, o0x7f0ac87b4618, C4<1>, C4<1>;
L_0x55fe62fc9150 .functor AND 1, L_0x55fe62fc85e0, o0x7f0ac87b4648, C4<1>, C4<1>;
v0x55fe6300bd00_0 .net *"_ivl_0", 7 0, L_0x55fe6300eac0;  1 drivers
v0x55fe6300be00_0 .net *"_ivl_12", 0 0, L_0x55fe62fcc7f0;  1 drivers
v0x55fe6300bee0_0 .net *"_ivl_16", 0 0, L_0x55fe62fc85e0;  1 drivers
L_0x7f0ac876b018 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55fe6300bfa0_0 .net *"_ivl_3", 6 0, L_0x7f0ac876b018;  1 drivers
v0x55fe6300c080_0 .net *"_ivl_4", 7 0, L_0x55fe62fcabc0;  1 drivers
v0x55fe6300c160_0 .net *"_ivl_6", 7 0, L_0x55fe6300ece0;  1 drivers
L_0x7f0ac876b060 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55fe6300c240_0 .net *"_ivl_9", 6 0, L_0x7f0ac876b060;  1 drivers
v0x55fe6300c320_0 .net "addressid0", 0 0, v0x55fe6300d980_0;  1 drivers
v0x55fe6300c3e0_0 .net "addressid1", 0 0, v0x55fe6300da80_0;  1 drivers
v0x55fe6300c4a0_0 .net "addressready0", 0 0, v0x55fe6300db50_0;  1 drivers
v0x55fe6300c560_0 .net "addressready1", 0 0, o0x7f0ac87b4618;  0 drivers
v0x55fe6300c620_0 .net "addressvalid0", 0 0, o0x7f0ac87b4648;  0 drivers
o0x7f0ac87b4678 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe6300c6e0_0 .net "addressvalid1", 0 0, o0x7f0ac87b4678;  0 drivers
v0x55fe6300c7a0_0 .net "axi_datain", 7 0, v0x55fe6300de20_0;  1 drivers
v0x55fe6300c880_0 .net "axir_ready", 0 0, v0x55fe6300def0_0;  1 drivers
v0x55fe6300c940_0 .net "axir_valid", 0 0, v0x55fe6300dfc0_0;  1 drivers
v0x55fe6300ca00_0 .net "axiw_adready", 0 0, v0x55fe6300e090_0;  1 drivers
v0x55fe6300cac0_0 .net "axiw_advalid", 0 0, v0x55fe6300e160_0;  1 drivers
o0x7f0ac87b4168 .functor BUFZ 1, C4<z>; HiZ drive
v0x55fe6300cb80_0 .net "c_clk", 0 0, o0x7f0ac87b4168;  0 drivers
v0x55fe6300cc20_0 .net "data_out_0", 0 0, L_0x55fe6300f130;  1 drivers
v0x55fe6300ccc0_0 .net "data_out_1", 0 0, L_0x55fe6300f1d0;  1 drivers
v0x55fe6300cd80_0 .net "port_en_0", 0 0, o0x7f0ac87b4108;  alias, 0 drivers
v0x55fe6300ce20_0 .net "port_en_1", 0 0, v0x55fe6300e5c0_0;  1 drivers
v0x55fe6300cef0_0 .net "r_clk", 0 0, v0x55fe6300e6b0_0;  1 drivers
v0x55fe6300cf90_0 .net "rd_en", 0 0, v0x55fe6300e750_0;  1 drivers
v0x55fe6300d060_0 .net "w_clk", 0 0, v0x55fe6300e8e0_0;  1 drivers
v0x55fe6300d130_0 .net "wr_en", 0 0, v0x55fe6300e9d0_0;  1 drivers
L_0x55fe6300eac0 .concat [ 1 7 0 0], v0x55fe6300e160_0, L_0x7f0ac876b018;
L_0x55fe6300ece0 .concat [ 1 7 0 0], v0x55fe6300e090_0, L_0x7f0ac876b060;
L_0x55fe6300f130 .part v0x55fe62fca4c0_0, 0, 1;
L_0x55fe6300f1d0 .part v0x55fe62f9e350_0, 0, 1;
S_0x55fe62fe7c20 .scope module, "dut" "dp_ram" 3 31, 4 1 0, S_0x55fe62fe37f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "w_clk";
    .port_info 1 /INPUT 1 "r_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /INPUT 1 "addr_in_0";
    .port_info 6 /INPUT 1 "addr_in_1";
    .port_info 7 /INPUT 1 "port_en_0";
    .port_info 8 /INPUT 1 "port_en_1";
    .port_info 9 /OUTPUT 8 "data_out_0";
    .port_info 10 /OUTPUT 8 "data_out_1";
P_0x55fe62f9e620 .param/l "addr_width" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x55fe62f9e660 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000001000>;
P_0x55fe62f9e6a0 .param/l "depth" 0 4 4, +C4<00000000000000000000000000010000>;
v0x55fe62fcd400_0 .net "addr_in_0", 0 0, L_0x55fe62fcd2e0;  1 drivers
v0x55fe62fc87c0_0 .net "addr_in_1", 0 0, L_0x55fe62fc9150;  1 drivers
v0x55fe62fc92b0_0 .net "data_in", 7 0, L_0x55fe62fcbf20;  1 drivers
v0x55fe62fca4c0_0 .var "data_out_0", 7 0;
v0x55fe62f9e350_0 .var "data_out_1", 7 0;
v0x55fe62fcdb60_0 .net "port_en_0", 0 0, o0x7f0ac87b4108;  alias, 0 drivers
v0x55fe6300b6c0_0 .net "port_en_1", 0 0, v0x55fe6300e5c0_0;  alias, 1 drivers
v0x55fe6300b780_0 .net "r_clk", 0 0, o0x7f0ac87b4168;  alias, 0 drivers
v0x55fe6300b840 .array "ram", 15 0, 7 0;
v0x55fe6300b900_0 .net "rd_en", 0 0, v0x55fe6300e750_0;  alias, 1 drivers
v0x55fe6300b9c0_0 .net "w_clk", 0 0, v0x55fe6300e8e0_0;  alias, 1 drivers
v0x55fe6300ba80_0 .net "wr_en", 0 0, v0x55fe6300e9d0_0;  alias, 1 drivers
E_0x55fe62fd5d80 .event posedge, v0x55fe6300b780_0;
E_0x55fe62fd5f50 .event posedge, v0x55fe6300b9c0_0;
S_0x55fe6300d480 .scope task, "read" "read" 2 97, 2 97 0, S_0x55fe62fe3660;
 .timescale 0 0;
E_0x55fe62fdd850 .event posedge, v0x55fe6300cef0_0;
TD_ax4_tb.read ;
    %wait E_0x55fe62fdd850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300e750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300e410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300d980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300db50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300dce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300def0_0, 0, 1;
    %delay 5, 0;
    %wait E_0x55fe62fd5f50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300e750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300d980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300db50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300dfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300def0_0, 0, 1;
    %wait E_0x55fe62fdd850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300e750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300da80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300dc40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300dd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300def0_0, 0, 1;
    %delay 5, 0;
    %wait E_0x55fe62fd5f50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300e750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300da80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300dc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300dd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300dfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300def0_0, 0, 1;
    %end;
S_0x55fe6300d650 .scope task, "write" "write" 2 38, 2 38 0, S_0x55fe62fe3660;
 .timescale 0 0;
TD_ax4_tb.write ;
    %wait E_0x55fe62fd5f50;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300e410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300e9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300d980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300db50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300dce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300e160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300e090_0, 0, 1;
    %vpi_func 2 51 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x55fe6300de20_0, 0, 8;
    %delay 5, 0;
    %wait E_0x55fe62fd5f50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300e410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300e9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300d980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300db50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300dce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300e160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300e090_0, 0, 1;
    %wait E_0x55fe62fd5f50;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300e5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300e9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300da80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300dc40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300dd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300e160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300e090_0, 0, 1;
    %vpi_func 2 76 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x55fe6300de20_0, 0, 8;
    %delay 5, 0;
    %wait E_0x55fe62fd5f50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300e5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300e9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300da80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300dc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300dd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300e160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300e090_0, 0, 1;
    %end;
    .scope S_0x55fe62fe7c20;
T_2 ;
    %wait E_0x55fe62fd5f50;
    %load/vec4 v0x55fe62fcdb60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fe6300ba80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55fe62fc92b0_0;
    %load/vec4 v0x55fe62fcd400_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe6300b840, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55fe6300b6c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fe6300ba80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55fe62fc92b0_0;
    %load/vec4 v0x55fe62fc87c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe6300b840, 0, 4;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55fe62fe7c20;
T_3 ;
    %wait E_0x55fe62fd5d80;
    %load/vec4 v0x55fe62fcdb60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fe6300b900_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55fe62fcdb60_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x55fe62fcd400_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55fe6300b840, 4;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %store/vec4 v0x55fe62fca4c0_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55fe62fcdb60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fe6300b900_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55fe6300b6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.6, 8;
    %load/vec4 v0x55fe62fc87c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55fe6300b840, 4;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %store/vec4 v0x55fe62f9e350_0, 0, 8;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55fe62fe3660;
T_4 ;
    %vpi_call 2 35 "$dumpfile", "dpram.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55fe62fe3660;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300e8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300e6b0_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x55fe6300e8e0_0;
    %inv;
    %store/vec4 v0x55fe6300e8e0_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x55fe6300e6b0_0;
    %inv;
    %store/vec4 v0x55fe6300e6b0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x55fe62fe3660;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe6300e840_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe6300e840_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %fork TD_ax4_tb.write, S_0x55fe6300d650;
    %join;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %delay 40, 0;
    %pushi/vec4 4, 0, 32;
T_6.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.3, 5;
    %jmp/1 T_6.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %fork TD_ax4_tb.read, S_0x55fe6300d480;
    %join;
    %jmp T_6.2;
T_6.3 ;
    %pop/vec4 1;
    %delay 100, 0;
    %vpi_call 2 195 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "axi4_tb.v";
    "axi4_wr.v";
    "dpram.v";
