
ubuntu-preinstalled/sg_sat_read_gplog:     file format elf32-littlearm


Disassembly of section .init:

0000078c <.init>:
 78c:	push	{r3, lr}
 790:	bl	1154 <__snprintf_chk@plt+0x8a0>
 794:	pop	{r3, pc}

Disassembly of section .plt:

00000798 <__cxa_finalize@plt-0x14>:
 798:	push	{lr}		; (str lr, [sp, #-4]!)
 79c:	ldr	lr, [pc, #4]	; 7a8 <__cxa_finalize@plt-0x4>
 7a0:	add	lr, pc, lr
 7a4:	ldr	pc, [lr, #8]!
 7a8:	andeq	r1, r1, r8, asr #15

000007ac <__cxa_finalize@plt>:
 7ac:	add	ip, pc, #0, 12
 7b0:	add	ip, ip, #69632	; 0x11000
 7b4:	ldr	pc, [ip, #1992]!	; 0x7c8

000007b8 <sg_ll_ata_pt@plt>:
 7b8:	add	ip, pc, #0, 12
 7bc:	add	ip, ip, #69632	; 0x11000
 7c0:	ldr	pc, [ip, #1984]!	; 0x7c0

000007c4 <free@plt>:
 7c4:	add	ip, pc, #0, 12
 7c8:	add	ip, ip, #69632	; 0x11000
 7cc:	ldr	pc, [ip, #1976]!	; 0x7b8

000007d0 <sg_cmds_close_device@plt>:
 7d0:	add	ip, pc, #0, 12
 7d4:	add	ip, ip, #69632	; 0x11000
 7d8:	ldr	pc, [ip, #1968]!	; 0x7b0

000007dc <__stack_chk_fail@plt>:
 7dc:	add	ip, pc, #0, 12
 7e0:	add	ip, ip, #69632	; 0x11000
 7e4:	ldr	pc, [ip, #1960]!	; 0x7a8

000007e8 <pr2serr@plt>:
 7e8:	add	ip, pc, #0, 12
 7ec:	add	ip, ip, #69632	; 0x11000
 7f0:	ldr	pc, [ip, #1952]!	; 0x7a0

000007f4 <dWordHex@plt>:
 7f4:	add	ip, pc, #0, 12
 7f8:	add	ip, ip, #69632	; 0x11000
 7fc:	ldr	pc, [ip, #1944]!	; 0x798

00000800 <sg_print_sense@plt>:
 800:	add	ip, pc, #0, 12
 804:	add	ip, ip, #69632	; 0x11000
 808:	ldr	pc, [ip, #1936]!	; 0x790

0000080c <hex2stdout@plt>:
 80c:	add	ip, pc, #0, 12
 810:	add	ip, ip, #69632	; 0x11000
 814:	ldr	pc, [ip, #1928]!	; 0x788

00000818 <__libc_start_main@plt>:
 818:	add	ip, pc, #0, 12
 81c:	add	ip, ip, #69632	; 0x11000
 820:	ldr	pc, [ip, #1920]!	; 0x780

00000824 <__gmon_start__@plt>:
 824:	add	ip, pc, #0, 12
 828:	add	ip, ip, #69632	; 0x11000
 82c:	ldr	pc, [ip, #1912]!	; 0x778

00000830 <getopt_long@plt>:
 830:	add	ip, pc, #0, 12
 834:	add	ip, ip, #69632	; 0x11000
 838:	ldr	pc, [ip, #1904]!	; 0x770

0000083c <sg_scsi_normalize_sense@plt>:
 83c:	add	ip, pc, #0, 12
 840:	add	ip, ip, #69632	; 0x11000
 844:	ldr	pc, [ip, #1896]!	; 0x768

00000848 <sg_if_can2stderr@plt>:
 848:	add	ip, pc, #0, 12
 84c:	add	ip, ip, #69632	; 0x11000
 850:	ldr	pc, [ip, #1888]!	; 0x760

00000854 <memset@plt>:
 854:	add	ip, pc, #0, 12
 858:	add	ip, ip, #69632	; 0x11000
 85c:	ldr	pc, [ip, #1880]!	; 0x758

00000860 <sg_convert_errno@plt>:
 860:	add	ip, pc, #0, 12
 864:	add	ip, ip, #69632	; 0x11000
 868:	ldr	pc, [ip, #1872]!	; 0x750

0000086c <safe_strerror@plt>:
 86c:	add	ip, pc, #0, 12
 870:	add	ip, ip, #69632	; 0x11000
 874:	ldr	pc, [ip, #1864]!	; 0x748

00000878 <sg_is_big_endian@plt>:
 878:	add	ip, pc, #0, 12
 87c:	add	ip, ip, #69632	; 0x11000
 880:	ldr	pc, [ip, #1856]!	; 0x740

00000884 <sg_get_num@plt>:
 884:	add	ip, pc, #0, 12
 888:	add	ip, ip, #69632	; 0x11000
 88c:	ldr	pc, [ip, #1848]!	; 0x738

00000890 <sg_cmds_open_device@plt>:
 890:	add	ip, pc, #0, 12
 894:	add	ip, ip, #69632	; 0x11000
 898:	ldr	pc, [ip, #1840]!	; 0x730

0000089c <sg_memalign@plt>:
 89c:	add	ip, pc, #0, 12
 8a0:	add	ip, ip, #69632	; 0x11000
 8a4:	ldr	pc, [ip, #1832]!	; 0x728

000008a8 <abort@plt>:
 8a8:	add	ip, pc, #0, 12
 8ac:	add	ip, ip, #69632	; 0x11000
 8b0:	ldr	pc, [ip, #1824]!	; 0x720

000008b4 <__snprintf_chk@plt>:
 8b4:	add	ip, pc, #0, 12
 8b8:	add	ip, ip, #69632	; 0x11000
 8bc:	ldr	pc, [ip, #1816]!	; 0x718

Disassembly of section .text:

000008c0 <.text>:
     8c0:			; <UNDEFINED> instruction: 0xc770f8df
     8c4:			; <UNDEFINED> instruction: 0xf8df2220
     8c8:	push	{r4, r5, r6, r8, r9, sl, ip, sp}
     8cc:	ldrbtmi	r4, [ip], #4080	; 0xff0
     8d0:	strcs	fp, [r0], #-195	; 0xffffff3d
     8d4:			; <UNDEFINED> instruction: 0x8764f8df
     8d8:	strls	r4, [fp], #-1541	; 0xfffff9fb
     8dc:			; <UNDEFINED> instruction: 0xf85ca816
     8e0:	strmi	r3, [lr], -r3
     8e4:	smmlsls	r8, pc, r8, pc	; <UNPREDICTABLE>
     8e8:	ldmdavs	fp, {r0, r5, r9, sl, lr}
     8ec:			; <UNDEFINED> instruction: 0xf04f9341
     8f0:	ldrbtmi	r0, [r8], #768	; 0x300
     8f4:	ldrbtmi	r9, [r9], #1042	; 0x412
     8f8:	svc	0x00acf7ff
     8fc:	beq	143cd38 <__snprintf_chk@plt+0x143c484>
     900:			; <UNDEFINED> instruction: 0x3740f8df
     904:			; <UNDEFINED> instruction: 0xf04f4627
     908:	andscs	r0, r0, #48128	; 0xbc00
     90c:	andsls	r4, r7, #2063597568	; 0x7b000000
     910:	andcs	r9, r1, #671088640	; 0x28000000
     914:			; <UNDEFINED> instruction: 0x46319218
     918:	strbmi	r4, [sl], -r3, asr #12
     91c:			; <UNDEFINED> instruction: 0xf8cd4628
     920:	strcs	sl, [r0], #-0
     924:			; <UNDEFINED> instruction: 0xf7ff9414
     928:	mcrrne	15, 8, lr, r1, cr4
     92c:	adchi	pc, r8, r0
     930:	ldrteq	pc, [pc], #-416	; 938 <__snprintf_chk@plt+0x84>	; <UNPREDICTABLE>
     934:	vfma.f32	d2, d0, d23
     938:	ldm	pc, {r1, r2, r4, r7, pc}^	; <UNPREDICTABLE>
     93c:	ldrbtls	pc, [pc], #-4	; 944 <__snprintf_chk@plt+0x90>	; <UNPREDICTABLE>
     940:	ldrbtls	r9, [fp], #-1172	; 0xfffffb6c
     944:			; <UNDEFINED> instruction: 0x77949494
     948:	ldrvs	r9, [r4, #1172]	; 0x494
     94c:	ldrls	r9, [r4], #1172	; 0x494
     950:	ldrls	r9, [r4], #1172	; 0x494
     954:	ldrls	r1, [r4], #3988	; 0xf94
     958:	ldrls	r9, [r4], #1172	; 0x494
     95c:	ldrls	r9, [r4], #1172	; 0x494
     960:	cfldrdne	mvd9, [r1], {148}	; 0x94
     964:	svcvc	0x00949494
     968:	cfldrscc	mvf9, [r4, #592]	; 0x250
     96c:	blcs	fe525bc4 <__snprintf_chk@plt+0xfe525310>
     970:	ldrls	r2, [r4], #1940	; 0x794
     974:			; <UNDEFINED> instruction: 0xf04f2194
     978:	strb	r0, [ip, r7, asr #22]
     97c:	strb	r2, [sl, r1, lsl #14]
     980:	andcs	r9, r1, #28, 22	; 0x7000
     984:	ldrmi	r9, [r3], #-523	; 0xfffffdf5
     988:	bfi	r9, ip, (invalid: 6:4)
     98c:			; <UNDEFINED> instruction: 0xf88d2301
     990:			; <UNDEFINED> instruction: 0xe7c03059
     994:			; <UNDEFINED> instruction: 0xf8df9a0a
     998:	ldmpl	r3, {r4, r5, r7, r9, sl, ip, sp}^
     99c:			; <UNDEFINED> instruction: 0xf7ff6818
     9a0:			; <UNDEFINED> instruction: 0xf5b0ef72
     9a4:	andsls	r3, fp, r0, lsl #31
     9a8:			; <UNDEFINED> instruction: 0xf8dfd3b5
     9ac:	strcs	r0, [r1], #-1696	; 0xfffff960
     9b0:			; <UNDEFINED> instruction: 0xf7ff4478
     9b4:	sub	lr, r7, sl, lsl pc
     9b8:			; <UNDEFINED> instruction: 0xf8df9a0a
     9bc:	ldmpl	r3, {r2, r3, r7, r9, sl, ip, sp}^
     9c0:			; <UNDEFINED> instruction: 0xf7ff6818
     9c4:			; <UNDEFINED> instruction: 0xf1a0ef60
     9c8:	andsls	r0, r7, ip, lsl #6
     9cc:	movweq	pc, #16435	; 0x4033	; <UNPREDICTABLE>
     9d0:			; <UNDEFINED> instruction: 0xf8dfd0a1
     9d4:	strcs	r0, [r1], #-1660	; 0xfffff984
     9d8:			; <UNDEFINED> instruction: 0xf7ff4478
     9dc:	eors	lr, r3, r6, lsl #30
     9e0:			; <UNDEFINED> instruction: 0xf8df9a0a
     9e4:	ldmpl	r3, {r2, r5, r6, r9, sl, ip, sp}^
     9e8:			; <UNDEFINED> instruction: 0xf7ff6818
     9ec:			; <UNDEFINED> instruction: 0xf64fef4c
     9f0:	mcrne	3, 2, r7, cr2, cr14, {7}
     9f4:	addsmi	r9, sl, #24
     9f8:			; <UNDEFINED> instruction: 0xf8dfd98d
     9fc:	strcs	r0, [r1], #-1624	; 0xfffff9a8
     a00:			; <UNDEFINED> instruction: 0xf7ff4478
     a04:			; <UNDEFINED> instruction: 0xe01feef2
     a08:			; <UNDEFINED> instruction: 0xf8df9a0a
     a0c:	ldmpl	r3, {r2, r3, r4, r5, r9, sl, ip, sp}^
     a10:			; <UNDEFINED> instruction: 0xf7ff6818
     a14:	ldmcs	pc!, {r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
     a18:			; <UNDEFINED> instruction: 0xf67f901a
     a1c:			; <UNDEFINED> instruction: 0xf8dfaf7c
     a20:	strcs	r0, [r1], #-1592	; 0xfffff9c8
     a24:			; <UNDEFINED> instruction: 0xf7ff4478
     a28:	and	lr, sp, r0, ror #29
     a2c:	movwcc	r9, #6937	; 0x1b19
     a30:			; <UNDEFINED> instruction: 0xe7709319
     a34:			; <UNDEFINED> instruction: 0xf88d2301
     a38:			; <UNDEFINED> instruction: 0xe76c3058
     a3c:			; <UNDEFINED> instruction: 0x061cf8df
     a40:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
     a44:	mrc	7, 6, APSR_nzcv, cr0, cr15, {7}
     a48:			; <UNDEFINED> instruction: 0x2614f8df
     a4c:	strbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
     a50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     a54:	blls	105aac4 <__snprintf_chk@plt+0x105a210>
     a58:			; <UNDEFINED> instruction: 0xf040405a
     a5c:			; <UNDEFINED> instruction: 0x4620827f
     a60:	pop	{r0, r1, r6, ip, sp, pc}
     a64:			; <UNDEFINED> instruction: 0x46018ff0
     a68:	ldrbeq	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
     a6c:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     a70:	mrc	7, 5, APSR_nzcv, cr10, cr15, {7}
     a74:	ldrbeq	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
     a78:			; <UNDEFINED> instruction: 0xf7ff4478
     a7c:			; <UNDEFINED> instruction: 0xe7e3eeb6
     a80:	strbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
     a84:	bls	29229c <__snprintf_chk@plt+0x2919e8>
     a88:	andhi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
     a8c:	ldrdcc	pc, [r0], -r8
     a90:	ble	211544 <__snprintf_chk@plt+0x210c90>
     a94:	eorcs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
     a98:	adcmi	r3, fp, #67108864	; 0x4000000
     a9c:	andcc	pc, r0, r8, asr #17
     aa0:	vmov.i32	d25, #3328	; 0x00000d00
     aa4:	blls	2e0ea0 <__snprintf_chk@plt+0x2e05ec>
     aa8:			; <UNDEFINED> instruction: 0xf0002b00
     aac:	svccs	0x0000810d
     ab0:	sbcshi	pc, sp, r0, asr #32
     ab4:	svccs	0x00009f1d
     ab8:	andhi	pc, r0, #0
     abc:	vldrls	d9, [ip, #-96]	; 0xffffffa0
     ac0:	movwls	r2, #44031	; 0xabff
     ac4:	blls	5f7ef4 <__snprintf_chk@plt+0x5f7640>
     ac8:	tstle	r7, ip, lsl #22
     acc:	tstls	r7, #16, 6	; 0x40000000
     ad0:			; <UNDEFINED> instruction: 0xf8dfb125
     ad4:	ldrbtmi	r0, [r8], #-1436	; 0xfffffa64
     ad8:	mcr	7, 4, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     adc:	vstrcs	d9, [r3, #-40]	; 0xffffffd8
     ae0:			; <UNDEFINED> instruction: 0xf04faa12
     ae4:	b	13c0eec <__snprintf_chk@plt+0x13c0638>
     ae8:	svclt	0x00d42843
     aec:	movwcs	r2, #4864	; 0x1300
     af0:			; <UNDEFINED> instruction: 0xf7ff4640
     af4:	ldrdls	lr, [fp], -r4
     af8:			; <UNDEFINED> instruction: 0xf0002800
     afc:			; <UNDEFINED> instruction: 0xf89d81d8
     b00:			; <UNDEFINED> instruction: 0x462a1059
     b04:			; <UNDEFINED> instruction: 0xf7ff4638
     b08:	cdpne	14, 0, cr14, cr3, cr4, {6}
     b0c:	vsubw.s8	<illegal reg q12.5>, q0, d12
     b10:			; <UNDEFINED> instruction: 0xf8df80bd
     b14:	ldmdbge	lr, {r5, r6, r8, sl, ip, sp}
     b18:			; <UNDEFINED> instruction: 0xae259a17
     b1c:	tstls	lr, fp, ror r4
     b20:	ldfeqd	f7, [r0], {3}
     b24:	ldrb	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
     b28:	andls	r4, sp, #24117248	; 0x1700000
     b2c:	ldrbtmi	ip, [lr], #2831	; 0xb0f
     b30:			; <UNDEFINED> instruction: 0xf10d9701
     b34:			; <UNDEFINED> instruction: 0xf8cd09a4
     b38:	strcs	lr, [r0, -r0]
     b3c:	stm	r6, {r0, r4, r9, sl, ip, pc}
     b40:			; <UNDEFINED> instruction: 0x2320000f
     b44:	muleq	r7, ip, r8
     b48:	ldrls	r9, [r3, -lr, lsl #28]
     b4c:	andeq	lr, r7, r6, lsl #17
     b50:	ldrmi	r4, [r9], -r8, asr #12
     b54:			; <UNDEFINED> instruction: 0xf7ff2201
     b58:			; <UNDEFINED> instruction: 0xf1bbeeae
     b5c:			; <UNDEFINED> instruction: 0xf0000f47
     b60:	blge	861168 <__snprintf_chk@plt+0x8608b4>
     b64:	ldmdage	r1!, {r0, r3, r4, r5, r9, sl, lr}
     b68:	ldrmi	r2, [lr], -r0, asr #4
     b6c:	andls	r9, pc, r0, lsl r3	; <UNPREDICTABLE>
     b70:	mrc	7, 3, APSR_nzcv, cr0, cr15, {7}
     b74:	ldrtmi	r9, [r9], -r1, lsr #14
     b78:	strvc	lr, [r1, -r6, asr #19]
     b7c:	rscsvs	r4, r7, r2, asr #12
     b80:	stmdals	fp, {r2, r8, r9, sl, sp}
     b84:	mcr	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     b88:	stcle	13, cr2, [r9, #-4]
     b8c:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
     b90:			; <UNDEFINED> instruction: 0xf8df4479
     b94:	ldmib	sp, {r2, r3, r5, r6, r7, sl}^
     b98:	ldrbtmi	r2, [r8], #-794	; 0xfffffce6
     b9c:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     ba0:	blx	17e83dc <__snprintf_chk@plt+0x17e7b28>
     ba4:	blls	6fcdd8 <__snprintf_chk@plt+0x6fc524>
     ba8:	mrccs	0, 0, r0, cr0, cr15, {3}
     bac:	mlsne	r8, sp, r8, pc	; <UNPREDICTABLE>
     bb0:			; <UNDEFINED> instruction: 0x2058f89d
     bb4:	msrhi	CPSR_c, r0
     bb8:	addeq	pc, r1, sp, lsl #17
     bbc:			; <UNDEFINED> instruction: 0xf88d980a
     bc0:			; <UNDEFINED> instruction: 0xf88d7079
     bc4:			; <UNDEFINED> instruction: 0xf88d107d
     bc8:			; <UNDEFINED> instruction: 0xf88d007c
     bcc:	bcs	cdcc <__snprintf_chk@plt+0xc518>
     bd0:	cmphi	pc, r0, asr #32	; <UNPREDICTABLE>
     bd4:			; <UNDEFINED> instruction: 0xf88d2302
     bd8:	blls	40cdc8 <__snprintf_chk@plt+0x40c514>
     bdc:			; <UNDEFINED> instruction: 0xf89d2010
     be0:	stmdbls	lr, {r1, r3, r4, r5, r6, ip, sp, lr}
     be4:			; <UNDEFINED> instruction: 0xf0479305
     be8:	blls	3c2820 <__snprintf_chk@plt+0x3c1f6c>
     bec:	andcs	r9, r0, r6
     bf0:	movwls	r9, #14861	; 0x3a0d
     bf4:	andls	r9, r1, fp, lsl #22
     bf8:	movwls	r9, #1288	; 0x508
     bfc:	stmdals	ip, {r0, r1, r4, r8, r9, fp, sp, pc}
     c00:	movtcs	r9, #775	; 0x307
     c04:	andhi	pc, r8, sp, asr #17
     c08:	tstcs	r4, #4, 6	; 0x10000000
     c0c:	rsbsvc	pc, sl, sp, lsl #17
     c10:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
     c14:	stmdbcs	r0, {r0, r9, sl, lr}
     c18:	stfcsd	f5, [r2, #-408]	; 0xfffffe68
     c1c:	cmphi	ip, r0, lsl #6	; <UNPREDICTABLE>
     c20:			; <UNDEFINED> instruction: 0xf0339b19
     c24:			; <UNDEFINED> instruction: 0xf0000402
     c28:	blcs	611a0 <__snprintf_chk@plt+0x608ec>
     c2c:	cmnhi	r6, r0	; <UNPREDICTABLE>
     c30:			; <UNDEFINED> instruction: 0xf0002b03
     c34:	stmdals	fp, {r3, r5, r6, r8, pc}
     c38:	rscscc	pc, pc, #79	; 0x4f
     c3c:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
     c40:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
     c44:	umullcc	pc, r4, sp, r8	; <UNPREDICTABLE>
     c48:			; <UNDEFINED> instruction: 0xf0002b09
     c4c:	stmdals	ip, {r1, r2, r3, r5, r6, r8, pc}
     c50:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
     c54:	vmlal.s8	q9, d0, d0
     c58:	strcs	r8, [r0], #-365	; 0xfffffe93
     c5c:	ldmdals	r2, {r0, r2, r6, r7, r8, r9, ip, sp, pc}
     c60:			; <UNDEFINED> instruction: 0xf7ffb108
     c64:	stccs	13, cr14, [r0], {176}	; 0xb0
     c68:	strbtcs	fp, [r3], #-4024	; 0xfffff048
     c6c:			; <UNDEFINED> instruction: 0xf8dfe6ec
     c70:	ldrbtmi	r0, [r8], #-1044	; 0xfffffbec
     c74:	ldc	7, cr15, [r8, #1020]!	; 0x3fc
     c78:	strne	pc, [ip], #-2271	; 0xfffff721
     c7c:			; <UNDEFINED> instruction: 0xf8df2400
     c80:	ldrbtmi	r0, [r9], #-1036	; 0xfffffbf4
     c84:			; <UNDEFINED> instruction: 0xf7ff4478
     c88:			; <UNDEFINED> instruction: 0xe6ddedb0
     c8c:	bleq	3d3a0 <__snprintf_chk@plt+0x3caec>
     c90:			; <UNDEFINED> instruction: 0xf0402d00
     c94:	ldrbmi	r8, [r8], -r2, lsl #2
     c98:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
     c9c:	ldrb	r4, [sp, r4, lsl #12]
     ca0:	ldrbtmi	r4, [ip], #-3323	; 0xfffff305
     ca4:	eorne	pc, r3, r6, asr r8	; <UNPREDICTABLE>
     ca8:			; <UNDEFINED> instruction: 0xf7ff4620
     cac:			; <UNDEFINED> instruction: 0xf8d8ed9e
     cb0:	movwcc	r3, #4096	; 0x1000
     cb4:	andcc	pc, r0, r8, asr #17
     cb8:	blle	ffcd176c <__snprintf_chk@plt+0xffcd0eb8>
     cbc:	strcs	r4, [r1], #-2293	; 0xfffff70b
     cc0:			; <UNDEFINED> instruction: 0xf7ff4478
     cc4:	ssat	lr, #32, r2, lsl #27
     cc8:			; <UNDEFINED> instruction: 0xf43f2f00
     ccc:			; <UNDEFINED> instruction: 0xe7d3aef3
     cd0:			; <UNDEFINED> instruction: 0x462148f1
     cd4:			; <UNDEFINED> instruction: 0xf7ff4478
     cd8:	stmdacs	r0, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
     cdc:	stmiami	pc!, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}^	; <UNPREDICTABLE>
     ce0:			; <UNDEFINED> instruction: 0xf7ff4478
     ce4:	ldr	lr, [sl, r2, lsl #27]!
     ce8:	cmphi	pc, r0, asr #6	; <UNPREDICTABLE>
     cec:	ldrble	r0, [fp, #-1930]!	; 0xfffff876
     cf0:	stcle	13, cr2, [sp, #-4]
     cf4:	ldrbtmi	r4, [r8], #-2282	; 0xfffff716
     cf8:	ldcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
     cfc:	stmdbls	pc, {r1, r8, sl, fp, sp}	; <UNPREDICTABLE>
     d00:	subeq	pc, r0, #79	; 0x4f
     d04:	movwcs	fp, #4052	; 0xfd4
     d08:	andcs	r2, r0, r1, lsl #6
     d0c:	ldcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
     d10:	ldrbmi	r9, [r2], -pc, lsl #16
     d14:			; <UNDEFINED> instruction: 0xf7ff2140
     d18:	stmdacs	r0, {r1, r4, r7, r8, sl, fp, sp, lr, pc}
     d1c:	tsthi	r8, r0	; <UNPREDICTABLE>
     d20:			; <UNDEFINED> instruction: 0x3051f89d
     d24:	ldmdale	r9!, {r0, r1, r3, r8, r9, fp, sp}
     d28:			; <UNDEFINED> instruction: 0xf003e8df
     d2c:			; <UNDEFINED> instruction: 0x06331818
     d30:	stmdami	pc, {r1, r2, sl, ip, lr}^	; <UNPREDICTABLE>
     d34:	ldccc	8, cr3, [r8, #-224]!	; 0xffffff20
     d38:	vpadd.f32	d18, d0, d1
     d3c:	strcs	r8, [r3], #-328	; 0xfffffeb8
     d40:			; <UNDEFINED> instruction: 0xf7ff980c
     d44:	stmdacs	r0, {r1, r2, r6, r8, sl, fp, sp, lr, pc}
     d48:	submi	sp, r0, #136, 20	; 0x88000
     d4c:	stc	7, cr15, [lr, #1020]	; 0x3fc
     d50:	ldmmi	r4, {r0, r9, sl, lr}^
     d54:			; <UNDEFINED> instruction: 0xf7ff4478
     d58:	ldrb	lr, [pc, -r8, asr #26]!
     d5c:			; <UNDEFINED> instruction: 0x2052f89d
     d60:			; <UNDEFINED> instruction: 0xf0402a00
     d64:			; <UNDEFINED> instruction: 0xf89d80fd
     d68:	bcs	748ebc <__snprintf_chk@plt+0x748608>
     d6c:	teqhi	sp, r0	; <UNPREDICTABLE>
     d70:			; <UNDEFINED> instruction: 0xf0002b01
     d74:	stmiblt	r2!, {r0, r1, r2, r4, r8, pc}
     d78:	smullne	pc, r4, sp, r8	; <UNPREDICTABLE>
     d7c:	cmneq	pc, #1	; <UNPREDICTABLE>
     d80:			; <UNDEFINED> instruction: 0xf43f2b72
     d84:	stmiami	r8, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
     d88:	ldrbtmi	r2, [r8], #-1121	; 0xfffffb9f
     d8c:	stc	7, cr15, [ip, #-1020]!	; 0xfffffc04
     d90:	stccs	7, cr14, [r1, #-856]	; 0xfffffca8
     d94:	msrhi	LR_svc, r0
     d98:	ldrb	r2, [r1, r2, lsl #8]
     d9c:	vpadd.f32	d18, d0, d1
     da0:	strbtcs	r8, [r2], #-259	; 0xfffffefd
     da4:			; <UNDEFINED> instruction: 0xf89de7cc
     da8:	blcs	40cef8 <__snprintf_chk@plt+0x40c644>
     dac:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
     db0:	strcs	r4, [fp], #-2238	; 0xfffff742
     db4:			; <UNDEFINED> instruction: 0xf7ff4478
     db8:	bfi	lr, r8, (invalid: 26:1)
     dbc:			; <UNDEFINED> instruction: 0x464948bc
     dc0:	ldrbtmi	r2, [r8], #-1031	; 0xfffffbf9
     dc4:	ldc	7, cr15, [r0, #-1020]	; 0xfffffc04
     dc8:	stccs	7, cr14, [r1, #-744]	; 0xfffffd18
     dcc:	rscshi	pc, r8, r0, asr #6
     dd0:	ldr	r2, [r5, r6, lsl #8]!
     dd4:			; <UNDEFINED> instruction: 0x3052f89d
     dd8:			; <UNDEFINED> instruction: 0xf0002b20
     ddc:	stccs	0, cr8, [r1, #-820]	; 0xfffffccc
     de0:	sbchi	pc, r3, r0, asr #6
     de4:	str	r2, [fp, r5, lsl #8]!
     de8:			; <UNDEFINED> instruction: 0xf0002918
     dec:	ldmmi	r1!, {r1, r2, r7, pc}
     df0:	ldrbtmi	r2, [r8], #-1121	; 0xfffffb9f
     df4:	ldcl	7, cr15, [r8], #1020	; 0x3fc
     df8:	blt	16fac88 <__snprintf_chk@plt+0x16fa3d4>
     dfc:	addscc	pc, sp, sp, lsr #17
     e00:			; <UNDEFINED> instruction: 0xf0479b0a
     e04:			; <UNDEFINED> instruction: 0xf88d0701
     e08:	blt	16c1098 <__snprintf_chk@plt+0x16c07e4>
     e0c:	addsvc	pc, r5, sp, lsl #17
     e10:	addsne	pc, ip, sp, lsl #17
     e14:	addscc	pc, r9, sp, lsr #17
     e18:	cmple	r9, r0, lsl #20
     e1c:			; <UNDEFINED> instruction: 0xf88d2302
     e20:	ldmib	sp, {r1, r2, r4, r7, ip, sp}^
     e24:	andscs	r3, r0, #16, 2
     e28:	umullsvc	pc, r6, sp, r8	; <UNPREDICTABLE>
     e2c:	mcrreq	0, 4, pc, r0, cr15	; <UNPREDICTABLE>
     e30:	strls	r2, [r8, #-0]
     e34:			; <UNDEFINED> instruction: 0xf0479305
     e38:	blls	3c2a70 <__snprintf_chk@plt+0x3c21bc>
     e3c:			; <UNDEFINED> instruction: 0xf8cd9001
     e40:	movwls	r8, #12296	; 0x3008
     e44:	stmdals	ip, {r0, r1, r3, r8, r9, fp, ip, pc}
     e48:	movwls	r9, #518	; 0x206
     e4c:			; <UNDEFINED> instruction: 0xf8cdab13
     e50:	movwls	ip, #28688	; 0x7010
     e54:			; <UNDEFINED> instruction: 0xf88d2314
     e58:			; <UNDEFINED> instruction: 0xf7ff7096
     e5c:	strmi	lr, [r1], -lr, lsr #25
     e60:	blge	87a9cc <__snprintf_chk@plt+0x87a118>
     e64:	subcs	sl, r0, #3211264	; 0x310000
     e68:			; <UNDEFINED> instruction: 0x461e4639
     e6c:	andls	r9, pc, r0, lsl r3	; <UNPREDICTABLE>
     e70:	ldcl	7, cr15, [r0], #1020	; 0x3fc
     e74:	ldrtmi	r9, [r9], -r1, lsr #14
     e78:	strbmi	r9, [r2], -fp, lsl #16
     e7c:	adcsvs	r6, r7, r7, ror r0
     e80:			; <UNDEFINED> instruction: 0xf7ff60f7
     e84:	stccs	12, cr14, [r1, #-928]	; 0xfffffc60
     e88:	stmibmi	fp, {r0, r2, r4, r5, r8, sl, fp, ip, lr, pc}
     e8c:	ldrbtmi	r2, [r9], #-1798	; 0xfffff8fa
     e90:			; <UNDEFINED> instruction: 0x2322e67f
     e94:	rsbscc	pc, sl, sp, lsl #17
     e98:			; <UNDEFINED> instruction: 0x4658e69f
     e9c:	stcl	7, cr15, [r6], #1020	; 0x3fc
     ea0:			; <UNDEFINED> instruction: 0x46024639
     ea4:	ldrbtmi	r4, [r8], #-2181	; 0xfffff77b
     ea8:	ldc	7, cr15, [lr], {255}	; 0xff
     eac:	stmmi	r4, {r0, r1, r4, r5, r6, r7, r9, sl, sp, lr, pc}
     eb0:	strbtcs	r4, [r3], #-1601	; 0xfffff9bf
     eb4:			; <UNDEFINED> instruction: 0xf7ff4478
     eb8:	strb	lr, [r5, #3224]	; 0xc98
     ebc:	strcs	r4, [r1], #-2177	; 0xfffff77f
     ec0:			; <UNDEFINED> instruction: 0xf7ff4478
     ec4:	stmmi	r0, {r1, r4, r7, sl, fp, sp, lr, pc}
     ec8:			; <UNDEFINED> instruction: 0xf7ff4478
     ecc:	ldr	lr, [fp, #3214]!	; 0xc8e
     ed0:			; <UNDEFINED> instruction: 0xf88d2322
     ed4:			; <UNDEFINED> instruction: 0xe7a43096
     ed8:	ldrbtmi	r4, [r8], #-2172	; 0xfffff784
     edc:	stc	7, cr15, [r4], {255}	; 0xff
     ee0:			; <UNDEFINED> instruction: 0xf7ffe69e
     ee4:	stmdbls	sl, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
     ee8:	andeq	r4, r9, #35651584	; 0x2200000
     eec:	stmdals	fp, {r0, r1, r9, sl, lr}
     ef0:	stc	7, cr15, [r0], {255}	; 0xff
     ef4:	strcs	lr, [r6, -r6, lsr #13]
     ef8:	ldmdami	r5!, {r1, r4, r6, r9, sl, sp, lr, pc}^
     efc:	ldrbtmi	r4, [r8], #-1548	; 0xfffff9f4
     f00:	ldcl	7, cr15, [r2], #-1020	; 0xfffffc04
     f04:			; <UNDEFINED> instruction: 0xf7ffe71c
     f08:			; <UNDEFINED> instruction: 0xf06fecb8
     f0c:	vst1.8	{d16-d19}, [pc], r1
     f10:	strmi	r7, [r3], -r0, lsl #3
     f14:			; <UNDEFINED> instruction: 0xf7ff980b
     f18:	ldr	lr, [r3], lr, ror #24
     f1c:	andcs	r9, r0, #720896	; 0xb0000
     f20:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
     f24:	ldcl	7, cr15, [r2], #-1020	; 0xfffffc04
     f28:	stmdami	sl!, {r2, r3, r7, r9, sl, sp, lr, pc}^
     f2c:			; <UNDEFINED> instruction: 0xf7ff4478
     f30:	pkhtb	lr, ip, ip, asr #24
     f34:	strtmi	r4, [r0], -r4, asr #4
     f38:	ldc	7, cr15, [r8], {255}	; 0xff
     f3c:	stmdami	r6!, {r0, r9, sl, lr}^
     f40:			; <UNDEFINED> instruction: 0xf7ff4478
     f44:			; <UNDEFINED> instruction: 0x4620ec52
     f48:	stc	7, cr15, [sl], {255}	; 0xff
     f4c:	str	r4, [r5], r4, lsl #12
     f50:	strbtcs	r4, [r2], #-2146	; 0xfffff79e
     f54:			; <UNDEFINED> instruction: 0xf7ff4478
     f58:	ldrbt	lr, [r1], r8, asr #24
     f5c:	ldc	7, cr15, [lr], #-1020	; 0xfffffc04
     f60:	svclt	0x00142b01
     f64:	ldrcs	r2, [r5], #-1122	; 0xfffffb9e
     f68:	ldmdami	sp, {r1, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
     f6c:	strcs	r4, [r5], #-1609	; 0xfffff9b7
     f70:			; <UNDEFINED> instruction: 0xf7ff4478
     f74:			; <UNDEFINED> instruction: 0xe6e3ec3a
     f78:			; <UNDEFINED> instruction: 0x3053f89d
     f7c:			; <UNDEFINED> instruction: 0xf47f2b00
     f80:	stccs	15, cr10, [r1, #-184]	; 0xffffff48
     f84:	strcs	sp, [r9], #-3399	; 0xfffff2b9
     f88:	ldmdami	r6, {r1, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
     f8c:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
     f90:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
     f94:			; <UNDEFINED> instruction: 0xf73f2d01
     f98:	ldmdami	r3, {r0, r1, r4, r6, r7, r9, sl, fp, sp, pc}^
     f9c:			; <UNDEFINED> instruction: 0xf7ff4478
     fa0:	strb	lr, [sp], r4, lsr #24
     fa4:			; <UNDEFINED> instruction: 0xe6cb2415
     fa8:			; <UNDEFINED> instruction: 0x46494850
     fac:			; <UNDEFINED> instruction: 0xf7ff4478
     fb0:	usat	lr, #22, ip, lsl #24
     fb4:	strtcs	r4, [r8], #-2126	; 0xfffff7b2
     fb8:			; <UNDEFINED> instruction: 0xf7ff4478
     fbc:	ssat	lr, #32, r6, lsl #24
     fc0:	strbmi	r4, [r9], -ip, asr #16
     fc4:	ldrbtmi	r2, [r8], #-1030	; 0xfffffbfa
     fc8:	stc	7, cr15, [lr], {255}	; 0xff
     fcc:	stmdami	sl, {r3, r4, r5, r7, r9, sl, sp, lr, pc}^
     fd0:	strcs	r4, [r3], #-1609	; 0xfffff9b7
     fd4:			; <UNDEFINED> instruction: 0xf7ff4478
     fd8:	ldrt	lr, [r1], r8, lsl #24
     fdc:	strbmi	r4, [r9], -r7, asr #16
     fe0:	ldrbtmi	r2, [r8], #-1026	; 0xfffffbfe
     fe4:	stc	7, cr15, [r0], {255}	; 0xff
     fe8:			; <UNDEFINED> instruction: 0xf89de6aa
     fec:	blcs	24d204 <__snprintf_chk@plt+0x24c950>
     ff0:			; <UNDEFINED> instruction: 0xf89dd118
     ff4:			; <UNDEFINED> instruction: 0xf00110c4
     ff8:	blcs	1c81dfc <__snprintf_chk@plt+0x1c81548>
     ffc:	mcrge	4, 6, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    1000:	umullcc	pc, r7, sp, r8	; <UNPREDICTABLE>
    1004:			; <UNDEFINED> instruction: 0xf57f075b
    1008:	ldmdami	sp!, {r1, r5, r9, sl, fp, sp, pc}
    100c:	ldrbtmi	r2, [r8], #-1035	; 0xfffffbf5
    1010:	bl	ffabf014 <__snprintf_chk@plt+0xffabe760>
    1014:	ldmdami	fp!, {r2, r4, r7, r9, sl, sp, lr, pc}
    1018:	strcs	r4, [r9], #-1609	; 0xfffff9b7
    101c:			; <UNDEFINED> instruction: 0xf7ff4478
    1020:	str	lr, [sp], r4, ror #23
    1024:	adcsle	r2, sp, r0, lsl #26
    1028:	ldrcs	r4, [r5], #-2103	; 0xfffff7c9
    102c:			; <UNDEFINED> instruction: 0xf7ff4478
    1030:	pkhtb	lr, r5, ip, asr #23
    1034:	muleq	r1, lr, r6
    1038:	andeq	r0, r0, r4, ror r0
    103c:	andeq	r1, r1, r2, lsl r7
    1040:	andeq	r0, r0, sl, ror r9
    1044:	andeq	r1, r1, r0, ror #12
    1048:	andeq	r0, r0, ip, lsl #1
    104c:	andeq	r0, r0, ip, asr #28
    1050:	andeq	r0, r0, r0, ror #27
    1054:	andeq	r0, r0, r0, lsl #17
    1058:			; <UNDEFINED> instruction: 0x00000dbc
    105c:	andeq	r0, r0, sl, asr r8
    1060:	andeq	r1, r1, ip, lsl r5
    1064:	andeq	r0, r0, sl, lsr #27
    1068:	andeq	r0, r0, r4, lsr #16
    106c:	andeq	r0, r0, r8, ror r0
    1070:	strdeq	r0, [r0], -r2
    1074:	andeq	r1, r0, r0, lsr #4
    1078:	andeq	r0, r0, r2, lsl lr
    107c:	andeq	r1, r0, r8, lsr #1
    1080:			; <UNDEFINED> instruction: 0x00000dbe
    1084:	andeq	r0, r0, sl, ror #23
    1088:	andeq	r0, r0, lr, lsl #24
    108c:	andeq	r0, r0, ip, lsl ip
    1090:	muleq	r0, sl, fp
    1094:	ldrdeq	r0, [r0], -ip
    1098:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    109c:	andeq	r0, r0, ip, lsr #31
    10a0:	andeq	r0, r0, r6, asr #25
    10a4:	andeq	r0, r0, r0, lsl #31
    10a8:			; <UNDEFINED> instruction: 0x00000dba
    10ac:	strdeq	r0, [r0], -r8
    10b0:	strdeq	r0, [r0], -lr
    10b4:	andeq	r0, r0, lr, lsr #27
    10b8:	ldrdeq	r0, [r0], -sl
    10bc:	andeq	r0, r0, lr, ror sl
    10c0:	andeq	r0, r0, r4, asr #20
    10c4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    10c8:	ldrdeq	r0, [r0], -r4
    10cc:			; <UNDEFINED> instruction: 0x00000ab6
    10d0:	andeq	r0, r0, lr, ror ip
    10d4:	andeq	r0, r0, ip, asr #25
    10d8:	muleq	r0, r4, sp
    10dc:	andeq	r0, r0, r4, asr #23
    10e0:	andeq	r0, r0, r4, ror sl
    10e4:	andeq	r0, r0, r2, lsr ip
    10e8:	andeq	r0, r0, r0, lsr ip
    10ec:	andeq	r0, r0, r8, lsr fp
    10f0:	andeq	r0, r0, r8, asr #21
    10f4:	andeq	r0, r0, r2, ror #20
    10f8:	andeq	r0, r0, ip, lsl #21
    10fc:	andeq	r0, r0, r6, ror #20
    1100:	andeq	r0, r0, lr, lsr #24
    1104:			; <UNDEFINED> instruction: 0x000009b4
    1108:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    110c:	bleq	3d250 <__snprintf_chk@plt+0x3c99c>
    1110:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1114:	strbtmi	fp, [sl], -r2, lsl #24
    1118:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    111c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1120:	ldrmi	sl, [sl], #776	; 0x308
    1124:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1128:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    112c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1130:			; <UNDEFINED> instruction: 0xf85a4b06
    1134:	stmdami	r6, {r0, r1, ip, sp}
    1138:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    113c:	bl	1b3f140 <__snprintf_chk@plt+0x1b3e88c>
    1140:	bl	fecbf144 <__snprintf_chk@plt+0xfecbe890>
    1144:	andeq	r0, r1, ip, lsr #28
    1148:	andeq	r0, r0, r8, rrx
    114c:	andeq	r0, r0, r0, lsl #1
    1150:	andeq	r0, r0, r4, lsl #1
    1154:	ldr	r3, [pc, #20]	; 1170 <__snprintf_chk@plt+0x8bc>
    1158:	ldr	r2, [pc, #20]	; 1174 <__snprintf_chk@plt+0x8c0>
    115c:	add	r3, pc, r3
    1160:	ldr	r2, [r3, r2]
    1164:	cmp	r2, #0
    1168:	bxeq	lr
    116c:	b	824 <__gmon_start__@plt>
    1170:	andeq	r0, r1, ip, lsl #28
    1174:	andeq	r0, r0, ip, ror r0
    1178:	blmi	1d3198 <__snprintf_chk@plt+0x1d28e4>
    117c:	bmi	1d2364 <__snprintf_chk@plt+0x1d1ab0>
    1180:	addmi	r4, r3, #2063597568	; 0x7b000000
    1184:	andle	r4, r3, sl, ror r4
    1188:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    118c:	ldrmi	fp, [r8, -r3, lsl #2]
    1190:	svclt	0x00004770
    1194:	andeq	r0, r1, r8, asr pc
    1198:	andeq	r0, r1, r4, asr pc
    119c:	andeq	r0, r1, r8, ror #27
    11a0:	andeq	r0, r0, r0, ror r0
    11a4:	stmdbmi	r9, {r3, fp, lr}
    11a8:	bmi	252390 <__snprintf_chk@plt+0x251adc>
    11ac:	bne	252398 <__snprintf_chk@plt+0x251ae4>
    11b0:	svceq	0x00cb447a
    11b4:			; <UNDEFINED> instruction: 0x01a1eb03
    11b8:	andle	r1, r3, r9, asr #32
    11bc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    11c0:	ldrmi	fp, [r8, -r3, lsl #2]
    11c4:	svclt	0x00004770
    11c8:	andeq	r0, r1, ip, lsr #30
    11cc:	andeq	r0, r1, r8, lsr #30
    11d0:			; <UNDEFINED> instruction: 0x00010dbc
    11d4:	andeq	r0, r0, r8, lsl #1
    11d8:	blmi	2ae600 <__snprintf_chk@plt+0x2add4c>
    11dc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    11e0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    11e4:	blmi	26f798 <__snprintf_chk@plt+0x26eee4>
    11e8:	ldrdlt	r5, [r3, -r3]!
    11ec:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    11f0:			; <UNDEFINED> instruction: 0xf7ff6818
    11f4:			; <UNDEFINED> instruction: 0xf7ffeadc
    11f8:	blmi	1c10fc <__snprintf_chk@plt+0x1c0848>
    11fc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1200:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1204:	strdeq	r0, [r1], -r6
    1208:	andeq	r0, r1, ip, lsl #27
    120c:	andeq	r0, r0, ip, rrx
    1210:	andeq	r0, r1, r2, lsl lr
    1214:	ldrdeq	r0, [r1], -r6
    1218:	svclt	0x0000e7c4
    121c:	mvnsmi	lr, #737280	; 0xb4000
    1220:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1224:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1228:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    122c:	b	febbf230 <__snprintf_chk@plt+0xfebbe97c>
    1230:	blne	1d9242c <__snprintf_chk@plt+0x1d91b78>
    1234:	strhle	r1, [sl], -r6
    1238:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    123c:	svccc	0x0004f855
    1240:	strbmi	r3, [sl], -r1, lsl #8
    1244:	ldrtmi	r4, [r8], -r1, asr #12
    1248:	adcmi	r4, r6, #152, 14	; 0x2600000
    124c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1250:	svclt	0x000083f8
    1254:	andeq	r0, r1, r6, lsr ip
    1258:	andeq	r0, r1, ip, lsr #24
    125c:	svclt	0x00004770

Disassembly of section .fini:

00001260 <.fini>:
    1260:	push	{r3, lr}
    1264:	pop	{r3, pc}
