{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715716356218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715716356218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 16:52:36 2024 " "Processing started: Tue May 14 16:52:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715716356218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715716356218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscvsingle -c riscvsingle " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscvsingle -c riscvsingle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715716356218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715716356624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715716356624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sel/documents/riscvsingle/src/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sel/documents/riscvsingle/src/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behavior " "Found design unit 1: mux2-behavior" {  } { { "../src/mux2.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/mux2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715716365640 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../src/mux2.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/mux2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715716365640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715716365640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sel/documents/riscvsingle/src/mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sel/documents/riscvsingle/src/mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-behavior " "Found design unit 1: mux3-behavior" {  } { { "../src/mux3.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/mux3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715716365640 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../src/mux3.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/mux3.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715716365640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715716365640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sel/documents/riscvsingle/src/flopr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sel/documents/riscvsingle/src/flopr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flopr-behaviour " "Found design unit 1: flopr-behaviour" {  } { { "../src/flopr.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/flopr.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715716365640 ""} { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "../src/flopr.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/flopr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715716365640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715716365640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sel/documents/riscvsingle/src/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sel/documents/riscvsingle/src/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behaviour " "Found design unit 1: adder-behaviour" {  } { { "../src/adder.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715716365656 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/adder.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715716365656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715716365656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sel/documents/riscvsingle/src/som_1a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sel/documents/riscvsingle/src/som_1a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_1a-soma " "Found design unit 1: som_1a-soma" {  } { { "../src/som_1a.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/som_1a.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715716365656 ""} { "Info" "ISGN_ENTITY_NAME" "1 som_1a " "Found entity 1: som_1a" {  } { { "../src/som_1a.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/som_1a.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715716365656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715716365656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sel/documents/riscvsingle/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/sel/documents/riscvsingle/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behaviour " "Found design unit 1: alu-behaviour" {  } { { "../src/alu.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715716365656 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/alu.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715716365656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715716365656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sel/documents/riscvsingle/src/riscv_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/sel/documents/riscvsingle/src/riscv_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv_pkg " "Found design unit 1: riscv_pkg" {  } { { "../src/riscv_pkg.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/riscv_pkg.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715716365656 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 riscv_pkg-body " "Found design unit 2: riscv_pkg-body" {  } { { "../src/riscv_pkg.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/riscv_pkg.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715716365656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715716365656 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"+\" alu.vhd(22) " "VHDL error at alu.vhd(22): can't determine definition of operator \"\"+\"\" -- found 0 possible definitions" {  } { { "../src/alu.vhd" "" { Text "C:/Users/sel/Documents/riscvsingle/src/alu.vhd" 22 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1715716365656 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715716365765 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 14 16:52:45 2024 " "Processing ended: Tue May 14 16:52:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715716365765 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715716365765 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715716365765 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715716365765 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715716366390 ""}
