$date
	Mon Oct 31 16:07:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fgh_tb $end
$var wire 1 ! h $end
$var wire 1 " g $end
$var wire 1 # f $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & c $end
$var reg 1 ' d $end
$scope module q $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 1 ' d $end
$var wire 1 # f $end
$var wire 1 " g $end
$var wire 1 ! h $end
$var wire 16 ( y [0:15] $end
$var wire 4 ) w [3:0] $end
$scope module stage0 $end
$var wire 1 * En $end
$var wire 4 + w [3:0] $end
$var wire 4 , y2 [0:3] $end
$var wire 16 - y [0:15] $end
$scope module stage0 $end
$var wire 1 * En $end
$var wire 2 . w [1:0] $end
$var reg 4 / y [0:3] $end
$upscope $end
$scope module stage1 $end
$var wire 1 0 En $end
$var wire 2 1 w [1:0] $end
$var reg 4 2 y [0:3] $end
$upscope $end
$scope module stage2 $end
$var wire 1 3 En $end
$var wire 2 4 w [1:0] $end
$var reg 4 5 y [0:3] $end
$upscope $end
$scope module stage3 $end
$var wire 1 6 En $end
$var wire 2 7 w [1:0] $end
$var reg 4 8 y [0:3] $end
$upscope $end
$scope module stage4 $end
$var wire 1 9 En $end
$var wire 2 : w [1:0] $end
$var reg 4 ; y [0:3] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ;
b0 :
09
b0 8
b0 7
06
b0 5
b0 4
03
b1000 2
b0 1
10
b1000 /
b0 .
b1000000000000000 -
b1000 ,
b0 +
1*
b0 )
b1000000000000000 (
0'
0&
0%
0$
0#
0"
1!
$end
#20
b100000000000000 (
b100000000000000 -
b100 2
b1 1
b1 4
b1 7
b1 :
b1 )
b1 +
1'
#40
0!
1"
b10000000000000 (
b10000000000000 -
b10 2
b10 1
b10 4
b10 7
b10 :
0'
b10 )
b10 +
1&
#60
1!
1#
b1000000000000 (
b1000000000000 -
b1 2
b11 1
b11 4
b11 7
b11 :
b11 )
b11 +
1'
#80
0!
0#
0"
b1000 5
13
00
b100000000000 (
b100000000000 -
b0 2
b100 ,
b100 /
b0 1
b0 4
b0 7
b0 :
b1 .
0'
0&
b100 )
b100 +
1%
#100
b10000000000 (
b10000000000 -
b100 5
b1 1
b1 4
b1 7
b1 :
b101 )
b101 +
1'
#120
1#
b1000000000 (
b1000000000 -
b10 5
b10 1
b10 4
b10 7
b10 :
0'
b110 )
b110 +
1&
#140
1!
b100000000 (
b100000000 -
b1 5
b11 1
b11 4
b11 7
b11 :
b111 )
b111 +
1'
#160
0!
0#
b1000 8
16
03
b10000000 (
b10000000 -
b0 5
b10 ,
b10 /
b0 1
b0 4
b0 7
b0 :
b10 .
0'
0&
0%
b1000 )
b1000 +
1$
#180
b1000000 (
b1000000 -
b100 8
b1 1
b1 4
b1 7
b1 :
b1001 )
b1001 +
1'
#200
1#
1"
b100000 (
b100000 -
b10 8
b10 1
b10 4
b10 7
b10 :
0'
b1010 )
b1010 +
1&
#220
0"
b10000 (
b10000 -
b1 8
b11 1
b11 4
b11 7
b11 :
b1011 )
b1011 +
1'
#240
0#
b1000 ;
19
06
b1000 (
b1000 -
b0 8
b1 ,
b1 /
b0 1
b0 4
b0 7
b0 :
b11 .
0'
0&
b1100 )
b1100 +
1%
#260
b100 (
b100 -
b100 ;
b1 1
b1 4
b1 7
b1 :
b1101 )
b1101 +
1'
#280
1!
1#
1"
b10 (
b10 -
b10 ;
b10 1
b10 4
b10 7
b10 :
0'
b1110 )
b1110 +
1&
#300
0#
0"
b1 (
b1 -
b1 ;
b11 1
b11 4
b11 7
b11 :
b1111 )
b1111 +
1'
#320
