$date
	Mon Dec 05 15:55:57 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_DEMUX $end
$var wire 1 ! y2 $end
$var wire 1 " y1 $end
$var wire 1 # y0 $end
$var wire 1 $ y $end
$var reg 1 % x1 $end
$var reg 1 & x2 $end
$scope module DEMUX $end
$var wire 1 ' nx1 $end
$var wire 1 ( nx2 $end
$var wire 1 % x1 $end
$var wire 1 & x2 $end
$var wire 1 # y0 $end
$var wire 1 " y1 $end
$var wire 1 ! y2 $end
$var wire 1 $ y3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
1'
0&
0%
0$
1#
0"
0!
$end
#5
0(
1$
0#
1&
0'
0!
1%
#15
1"
1'
0$
0%
#25
0'
0#
1!
1%
1(
0"
0&
#35
1#
1'
0!
0%
#45
0(
1$
0#
1&
0'
0!
1%
