// Seed: 1359229187
module module_0 ();
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    output tri id_2,
    output tri id_3,
    input uwire id_4
);
  assign id_3 = 1;
  wire id_6;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd20
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire _id_2;
  output wire id_1;
  logic id_7;
  module_0 modCall_1 ();
  assign id_7[id_2] = id_4;
endmodule
