From 875cfade3169f52fd854f543ea557aac17e0b59f Mon Sep 17 00:00:00 2001
From: Orel Eliyahu <orel_e@eyal-emi.co.il>
Date: Wed, 26 Feb 2025 17:50:09 +0200
Subject: [PATCH] fix the other DEVICETREE

---
 .../dts/freescale/imx8mp-evk-8mic-swpdm.dts   |  72 +------
 .../freescale/imx8mp-evk-basler-ov2775.dts    | 133 +------------
 .../freescale/imx8mp-evk-basler-ov5640.dts    |  82 +-------
 .../boot/dts/freescale/imx8mp-evk-basler.dts  |  77 +-------
 .../boot/dts/freescale/imx8mp-evk-dpdk.dts    |  13 +-
 .../boot/dts/freescale/imx8mp-evk-dsp.dts     |  96 +---------
 .../dts/freescale/imx8mp-evk-dual-basler.dts  | 125 +------------
 .../dts/freescale/imx8mp-evk-dual-os08a20.dts | 127 +------------
 .../dts/freescale/imx8mp-evk-dual-ov2775.dts  | 133 +------------
 .../dts/freescale/imx8mp-evk-ecspi-slave.dts  |  20 +-
 .../dts/freescale/imx8mp-evk-flexcan2.dts     |  15 +-
 .../freescale/imx8mp-evk-hifiberry-dac2.dts   |  31 +--
 .../imx8mp-evk-hifiberry-dacplus.dts          | 104 +----------
 .../boot/dts/freescale/imx8mp-evk-inmate.dts  | 176 +-----------------
 .../freescale/imx8mp-evk-iqaudio-dacplus.dts  |  85 +--------
 .../freescale/imx8mp-evk-iqaudio-dacpro.dts   |  13 +-
 .../imx8mp-evk-it6263-lvds-dual-channel.dts   |  15 +-
 .../imx8mp-evk-jdi-wuxga-lvds-panel.dts       |  40 +---
 .../boot/dts/freescale/imx8mp-evk-ndm.dts     | 171 +----------------
 .../freescale/imx8mp-evk-os08a20-ov5640.dts   | 107 +----------
 .../boot/dts/freescale/imx8mp-evk-os08a20.dts |  88 +--------
 .../freescale/imx8mp-evk-ov2775-ov5640.dts    | 110 +----------
 .../boot/dts/freescale/imx8mp-evk-ov2775.dts  | 116 +-----------
 .../boot/dts/freescale/imx8mp-evk-pcie-ep.dts |  17 +-
 .../freescale/imx8mp-evk-revA3-8mic-revE.dts  | 131 +------------
 .../boot/dts/freescale/imx8mp-evk-rm67191.dts |  41 +---
 .../boot/dts/freescale/imx8mp-evk-rm67199.dts |  31 +--
 .../boot/dts/freescale/imx8mp-evk-root.dts    | 103 +---------
 .../dts/freescale/imx8mp-evk-rpmsg-lpv.dts    |  10 +-
 .../boot/dts/freescale/imx8mp-evk-rpmsg.dts   |  10 +-
 .../dts/freescale/imx8mp-evk-sof-wm8960.dts   | 109 +----------
 .../dts/freescale/imx8mp-evk-spdif-lb.dts     |  39 +---
 .../dts/freescale/imx8mp-evk-usdhc1-m2.dts    |  81 +-------
 oe-logs                                       |   2 +-
 oe-workdir                                    |   2 +-
 35 files changed, 68 insertions(+), 2457 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-8mic-swpdm.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-8mic-swpdm.dts
index 47c7c55f5342..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-8mic-swpdm.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-8mic-swpdm.dts
@@ -1,71 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0 OR MIT)
-/*
- * Copyright 2020 NXP
- */
 
-#include "imx8mp-evk.dts"
-
-/ {
-	sound-micfil {
-		status = "disabled";
-	};
-
-	dmic: dmic {
-		#sound-dai-cells = <0>;
-		compatible = "dmic-codec";
-		wakeup-delay-ms = <250>;
-	};
-
-	sound-swpdm {
-		compatible = "fsl,imx-audio-card";
-		model = "imx-swpdm-audio";
-		pri-dai-link {
-			link-name = "PDM PCM";
-			format = "pdm";
-			cpu {
-				sound-dai = <&sai5>;
-			};
-			codec {
-				sound-dai = <&dmic>;
-			};
-		};
-	};
-};
-
-&iomuxc {
-	pinctrl_sai5:sai5grp {
-		fsl,pins = <
-			MX8MP_IOMUXC_SAI5_RXC__AUDIOMIX_SAI5_RX_BCLK		0xd6
-			MX8MP_IOMUXC_SAI5_RXD0__AUDIOMIX_SAI5_RX_DATA00		0xd6
-			MX8MP_IOMUXC_SAI5_RXD1__AUDIOMIX_SAI5_RX_DATA01		0xd6
-			MX8MP_IOMUXC_SAI5_RXD2__AUDIOMIX_SAI5_RX_DATA02		0xd6
-			MX8MP_IOMUXC_SAI5_RXD3__AUDIOMIX_SAI5_RX_DATA03		0xd6
-		>;
-	};
-};
-
-&micfil {
-	status = "disabled";
-};
-
-&sai5 {
-	#sound-dai-cells = <0>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_sai5>;
-	dmas = <&sdma2 8 24 0>, <&sdma2 9 24 0>;
-	assigned-clocks = <&clk IMX8MP_CLK_SAI5>;
-	assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL1_OUT>;
-	assigned-clock-rates = <24576000>;
-	clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_SAI5_IPG>, <&clk IMX8MP_CLK_DUMMY>,
-		<&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_SAI5_MCLK1>, <&clk IMX8MP_CLK_DUMMY>,
-		<&clk IMX8MP_CLK_DUMMY>, <&clk IMX8MP_AUDIO_PLL1_OUT>,
-		<&clk IMX8MP_AUDIO_PLL2_OUT>;
-	clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
-	fsl,sai-asynchronous;
-	fsl,dataline,dsd = <4 0xf 0xf>;
-	status = "okay";
-};
-
-&uart3 {
-    status = "disabled";
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-basler-ov2775.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-basler-ov2775.dts
index 4222b30524be..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-basler-ov2775.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-basler-ov2775.dts
@@ -1,132 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-/*
- * Copyright 2020-2021 NXP
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License
- * as published by the Free Software Foundation; either version 2
- * of the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- */
 
-#include "imx8mp-evk.dts"
-
-&iomuxc {
-	pinctrl_csi1_pwn: csi1_pwn_grp {
-		fsl,pins = <
-			MX8MP_IOMUXC_SAI1_RXC__GPIO4_IO01	0x10
-		>;
-	};
-
-	pinctrl_csi1_rst: csi1_rst_grp {
-		fsl,pins = <
-			MX8MP_IOMUXC_SAI1_RXFS__GPIO4_IO00	0x10
-		>;
-	};
-};
-
-&i2c2 {
-	/delete-node/ov5640_mipi@3c;
-
-	basler_camera@36 {
-		compatible = "basler,basler-camera-vvcam", "basler-camera-vvcam";
-		reg = <0x36>;
-		csi_id = <0x00>;
-		status = "okay";
-
-		port {
-			basler_ep_0: endpoint {
-				data-lanes = <1 2 3 4>;
-				clock-lanes = <0>;
-				link-frequencies = /bits/ 64 <750000000>;
-
-				max-lane-frequency = /bits/ 64 <750000000>;
-				max-pixel-frequency = /bits/ 64 <266000000>;
-				max-data-rate = /bits/ 64 <0>;
-
-				remote-endpoint = <&mipi_csi0_ep>;
-			};
-		};
-	};
-};
-
-&i2c3 {
-	/delete-node/ov5640_mipi@3c;
-
-	ov2775_1: ov2775_mipi@36 {
-		compatible = "ovti,ov2775";
-		reg = <0x36>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_csi1_pwn>, <&pinctrl_csi1_rst>, <&pinctrl_csi_mclk>;
-		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
-		clock-names = "csi_mclk";
-		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
-		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
-		assigned-clock-rates = <24000000>;
-		pwn-gpios = <&gpio2 11 GPIO_ACTIVE_HIGH>;
-		rst-gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
-		csi_id = <1>;
-		mclk = <24000000>;
-		mclk_source = <0>;
-		status = "okay";
-
-		port {
-			ov2775_mipi_1_ep: endpoint {
-				data-lanes = <1 2 3 4>;
-				clock-lanes = <0>;
-				max-pixel-frequency = /bits/ 64 <266000000>;
-
-				remote-endpoint = <&mipi_csi1_ep>;
-			};
-		};
-	};
-
-};
-
-&mipi_csi_0 {
-	status = "okay";
-
-	port@0 {
-		mipi_csi0_ep: endpoint {
-			remote-endpoint = <&basler_ep_0>;
-			data-lanes = <4>;
-			csis-hs-settle = <16>;
-		};
-	};
-};
-
-&mipi_csi_1 {
-	status = "okay";
-
-	port@1 {
-		mipi_csi1_ep: endpoint {
-			remote-endpoint = <&ov2775_mipi_1_ep>;
-			data-lanes = <4>;
-			csis-hs-settle = <16>;
-		};
-	};
-};
-
-&isi_0 {
-	status = "disabled";
-};
-
-&isi_1 {
-	status = "disabled";
-};
-
-&isp_0 {
-	status = "okay";
-};
-
-&isp_1 {
-	status = "okay";
-};
-
-&dewarp {
-	status = "okay";
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-basler-ov5640.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-basler-ov5640.dts
index 9967112824f9..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-basler-ov5640.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-basler-ov5640.dts
@@ -1,81 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-/*
- * Copyright 2020 NXP
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License
- * as published by the Free Software Foundation; either version 2
- * of the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- */
 
-#include "imx8mp-evk.dts"
-
-&i2c2 {
-	/delete-node/ov5640_mipi@3c;
-
-	basler_camera@36 {
-		compatible = "basler,basler-camera-vvcam", "basler-camera-vvcam";
-		reg = <0x36>;
-		csi_id = <0x00>;
-		status = "okay";
-
-		port {
-			basler_ep_0: endpoint {
-				data-lanes = <1 2 3 4>;
-				clock-lanes = <0>;
-				link-frequencies = /bits/ 64 <750000000>;
-
-				max-lane-frequency = /bits/ 64 <750000000>;
-				max-pixel-frequency = /bits/ 64 <266000000>;
-				max-data-rate = /bits/ 64 <0>;
-
-				remote-endpoint = <&mipi_csi0_ep>;
-			};
-		};
-	};
-};
-
-&mipi_csi_0 {
-	status = "okay";
-
-	port@0 {
-		mipi_csi0_ep: endpoint {
-			remote-endpoint = <&basler_ep_0>;
-			data-lanes = <4>;
-			csis-hs-settle = <16>;
-		};
-	};
-};
-
-&mipi_csi_1 {
-	status = "okay";
-};
-
-&ov5640_1 {
-	powerdown-gpios = <&gpio2 11 GPIO_ACTIVE_HIGH>;
-	reset-gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
-	csi_id = <1>;
-
-	status = "okay";
-};
-
-&isi_0 {
-	status = "disabled";
-};
-
-&isi_1 {
-	status = "okay";
-};
-
-&isp_0 {
-	status = "okay";
-};
-
-&dewarp {
-	status = "okay";
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-basler.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-basler.dts
index 98c159c26a9c..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-basler.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-basler.dts
@@ -1,76 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-/*
- * Copyright (C) 2020 Basler AG
- * Copyright 2020 NXP
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License
- * as published by the Free Software Foundation; either version 2
- * of the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- */
 
-#include "imx8mp-evk.dts"
-
-&i2c2 {
-	/delete-node/ov5640_mipi@3c;
-
-	basler_camera_vvcam@36 {
-		compatible = "basler,basler-camera-vvcam", "basler-camera-vvcam";
-		reg = <0x36>;
-		csi_id = <0x00>;
-		status = "okay";
-
-		port {
-			basler_ep_0: endpoint {
-				data-lanes = <1 2 3 4>;
-				clock-lanes = <0>;
-				link-frequencies = /bits/ 64 <750000000>;
-				max-lane-frequency = /bits/ 64 <750000000>;
-				max-pixel-frequency = /bits/ 64 <500000000>;
-				max-data-rate = /bits/ 64 <0>;
-				remote-endpoint = <&mipi_csi0_ep>;
-			};
-		};
-	};
-};
-
-&mipi_csi_0 {
-	status = "okay";
-
-	port@0 {
-		mipi_csi0_ep: endpoint {
-			remote-endpoint = <&basler_ep_0>;
-			data-lanes = <4>;
-			csis-hs-settle = <16>;
-		};
-	};
-};
-
-&mipi_csi_1 {
-	/delete-node/port@1;
-};
-
-&cameradev {
-	status = "okay";
-};
-
-&isi_0 {
-	status = "disabled";
-};
-
-&isp_0 {
-	status = "okay";
-};
-
-&dewarp {
-	status = "okay";
-};
-
-&i2c3 {
-	/delete-node/ov5640_mipi@3c;
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-dpdk.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-dpdk.dts
index d43efe678a6b..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-dpdk.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-dpdk.dts
@@ -1,12 +1,3 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2021 NXP
- */
 
-#include "imx8mp-evk.dts"
-
-
-
-&fec {
-	compatible = "fsl,imx8mm-fec-uio";
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-dsp.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-dsp.dts
index 8ae7f347ecbf..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-dsp.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-dsp.dts
@@ -1,95 +1,3 @@
-// SPDX-License-Identifier: GPL-2.0+
-// Copyright NXP 2021
 
-#include "imx8mp-evk.dts"
-
-/ {
-	sound-wm8960 {
-		status = "disabled";
-	};
-};
-
-&iomuxc {
-	pinctrl_i2c3: i2c3grp {
-		fsl,pins = <
-			MX8MP_IOMUXC_I2C3_SCL__I2C3_SCL		0x40000026
-			MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA		0x40000026
-		>;
-	};
-
-	pinctrl_sai3: sai3grp {
-		fsl,pins = <
-			MX8MP_IOMUXC_SAI3_TXFS__AUDIOMIX_SAI3_TX_SYNC	0xd6
-			MX8MP_IOMUXC_SAI3_TXC__AUDIOMIX_SAI3_TX_BCLK	0xd6
-			MX8MP_IOMUXC_SAI3_RXD__AUDIOMIX_SAI3_RX_DATA00	0xd6
-			MX8MP_IOMUXC_SAI3_TXD__AUDIOMIX_SAI3_TX_DATA00	0xd6
-			MX8MP_IOMUXC_SAI3_MCLK__AUDIOMIX_SAI3_MCLK	0xd6
-			MX8MP_IOMUXC_SAI3_RXFS__GPIO4_IO28		0xd6
-			MX8MP_IOMUXC_SAI3_RXC__GPIO4_IO29		0xd6
-		>;
-	};
-
-	pinctrl_uart4: uart4grp {
-		fsl,pins = <
-			MX8MP_IOMUXC_UART4_RXD__UART4_DCE_RX    0x140
-			MX8MP_IOMUXC_UART4_TXD__UART4_DCE_TX    0x140
-		>;
-	};
-};
-
-&dsp {
-	compatible = "fsl,imx8mp-hifi4";
-	reg = <0x0 0x3B6E8000 0x0 0x88000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_sai3>, <&pinctrl_i2c3>, <&pinctrl_uart4>;
-	assigned-clocks = <&clk IMX8MP_CLK_SAI3>;
-	assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL1_OUT>;
-	assigned-clock-rates = <12288000>;
-	clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_OCRAMA_IPG>,
-			 <&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_DSP_ROOT>,
-			 <&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_DSPDBG_ROOT>,
-			 <&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_SAI3_IPG>,
-			 <&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_SAI3_MCLK1>,
-			 <&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_SDMA3_ROOT>,
-			 <&clk IMX8MP_CLK_I2C3_ROOT>,
-			 <&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_ASRC_IPG>,
-			 <&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_SAI3_MCLK1>,
-			 <&clk IMX8MP_CLK_UART4_ROOT>;
-	clock-names = "dsp_clk1", "dsp_clk2", "dsp_clk3",
-				  "per_clk1", "per_clk2", "per_clk3", "per_clk4", "per_clk5", "per_clk6",
-				  "per_clk7";
-	firmware-name = "imx/dsp/hifi4.bin";
-	power-domains = <&audiomix_pd>;
-	mbox-names = "tx0", "rx0", "rxdb0";
-	mboxes = <&mu2 0 0>,
-			 <&mu2 1 0>,
-			 <&mu2 3 0>;
-	memory-region = <&dsp_vdev0buffer>, <&dsp_vdev0vring0>,
-					<&dsp_vdev0vring1>, <&dsp_reserved>;
-	syscon = <&audio_blk_ctrl>;
-	status = "okay";
-};
-
-&i2c3 {
-	status = "disabled";
-};
-
-&easrc {
-	status = "disabled";
-};
-
-&codec {
-	status = "disabled";
-};
-
-&sai3 {
-	status = "disabled";
-};
-
-&sdma3 {
-	status = "disabled";
-};
-
-&uart4 {
-	status = "disabled";
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-dual-basler.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-dual-basler.dts
index b86e2eca4950..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-dual-basler.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-dual-basler.dts
@@ -1,124 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-/*
- * Copyright 2020-2021 NXP
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License
- * as published by the Free Software Foundation; either version 2
- * of the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- */
 
-#include "imx8mp-evk.dts"
-
-&i2c2 {
-	/delete-node/ov5640_mipi@3c;
-
-	basler_0: basler_camera_vvcam@36 {
-		compatible = "basler,basler-camera-vvcam", "basler-camera-vvcam";
-		reg = <0x36>;
-		csi_id = <0x00>;
-		status = "okay";
-
-		port {
-			basler_ep_0: endpoint {
-				data-lanes = <1 2 3 4>;
-				clock-lanes = <0>;
-				link-frequencies = /bits/ 64 <750000000>;
-
-				max-lane-frequency = /bits/ 64 <750000000>;
-				max-pixel-frequency = /bits/ 64 <266000000>;
-				max-data-rate = /bits/ 64 <0>;
-
-				remote-endpoint = <&mipi_csi0_ep>;
-			};
-		};
-	};
-};
-
-&i2c3 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c3>;
-	status = "okay";
-
-	/delete-node/ov5640_mipi@3c;
-
-	basler_1: basler_camera_vvcam@36 {
-		compatible = "basler,basler-camera-vvcam", "basler-camera-vvcam";
-		reg = <0x36>;
-		csi_id = <0x01>;
-		status = "okay";
-
-		port {
-			basler_ep_1: endpoint {
-				data-lanes = <1 2 3 4>;
-				clock-lanes = <0>;
-				link-frequencies = /bits/ 64 <750000000>;
-
-				max-lane-frequency = /bits/ 64 <750000000>;
-				max-pixel-frequency = /bits/ 64 <266000000>;
-				max-data-rate = /bits/ 64 <0>;
-
-				remote-endpoint = <&mipi_csi1_ep>;
-			};
-		};
-	};
-};
-
-&cameradev {
-	status = "okay";
-};
-
-&isi_0 {
-	status = "disabled";
-};
-
-&isi_1 {
-	status = "disabled";
-};
-
-&isp_0 {
-	status = "okay";
-};
-
-&isp_1 {
-	status = "okay";
-};
-
-&dewarp {
-	status = "okay";
-};
-
-&mipi_csi_0 {
-	status = "okay";
-	clock-frequency = <266000000>;
-	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_266M>;
-	assigned-clock-rates = <266000000>;
-
-	port@0 {
-		reg = <0>;
-		mipi_csi0_ep: endpoint {
-			remote-endpoint = <&basler_ep_0>;
-			data-lanes = <4>;
-			csis-hs-settle = <16>;
-		};
-	};
-};
-
-&mipi_csi_1 {
-	status = "okay";
-
-	port@1 {
-		reg = <1>;
-		mipi_csi1_ep: endpoint {
-			remote-endpoint = <&basler_ep_1>;
-			data-lanes = <4>;
-			csis-hs-settle = <16>;
-		};
-	};
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-dual-os08a20.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-dual-os08a20.dts
index 08c3f5406433..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-dual-os08a20.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-dual-os08a20.dts
@@ -1,126 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-/*
- * Copyright 2022 NXP
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License
- * as published by the Free Software Foundation; either version 2
- * of the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- */
 
-#include "imx8mp-evk.dts"
-/*
-&i2c2 {
-	/delete-node/ov5640_mipi@3c;
-
-	os08a20_0: os08a20_mipi@36 {
-		compatible = "ovti,os08a20";
-		reg = <0x36>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_csi_mclk>;
-		clocks = <&clk_dummy>;
-		clock-names = "csi_mclk";
-		csi_id = <0>;
-		mclk = <24000000>;
-		mclk_source = <0>;
-		status = "okay";
-
-		port {
-			os08a20_mipi_0_ep: endpoint {
-				data-lanes = <1 2 3 4>;
-				clock-lanes = <0>;
-				max-pixel-frequency = /bits/ 64 <266000000>;
-				remote-endpoint = <&mipi_csi0_ep>;
-			};
-		};
-
-	};
-};
-
-&i2c3 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c3>;
-	status = "okay";
-
-	/delete-node/ov5640_mipi@3c;
-
-	os08a20_1: os08a20_mipi@36 {
-		compatible = "ovti,os08a20";
-		reg = <0x36>;
-		clocks = <&clk_dummy>;
-		clock-names = "csi_mclk";
-		csi_id = <1>;
-		mclk = <24000000>;
-		mclk_source = <0>;
-		status = "okay";
-
-		port {
-			os08a20_mipi_1_ep: endpoint {
-				data-lanes = <1 2 3 4>;
-				clock-lanes = <0>;
-				max-pixel-frequency = /bits/ 64 <266000000>;
-				remote-endpoint = <&mipi_csi1_ep>;
-			};
-		};
-	};
-};
-
-&cameradev {
-	status = "okay";
-};
-
-&isi_0 {
-	status = "disabled";
-};
-
-&isi_1 {
-	status = "disabled";
-};
-
-&isp_0 {
-	status = "okay";
-};
-
-&isp_1 {
-	status = "okay";
-};
-
-&dewarp {
-	status = "okay";
-};
-
-&mipi_csi_0 {
-	status = "okay";
-	clock-frequency = <266000000>;
-	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_266M>;
-	assigned-clock-rates = <266000000>;
-
-	port@0 {
-		endpoint {
-			remote-endpoint = <&os08a20_mipi_0_ep>;
-			data-lanes = <4>;
-			csis-hs-settle = <16>;
-		};
-	};
-};
-
-&mipi_csi_1 {
-	status = "okay";
-
-	port@1 {
-		reg = <1>;
-		mipi_csi1_ep: endpoint {
-			remote-endpoint = <&os08a20_mipi_1_ep>;
-			data-lanes = <4>;
-			csis-hs-settle = <16>;
-		};
-	};
-};
-
-*/
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-dual-ov2775.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-dual-ov2775.dts
index 9d7d0f9a5c16..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-dual-ov2775.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-dual-ov2775.dts
@@ -1,132 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-/*
- * Copyright 2020 NXP
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License
- * as published by the Free Software Foundation; either version 2
- * of the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- */
 
-#include "imx8mp-evk.dts"
-
-&i2c2 {
-	/delete-node/ov5640_mipi@3c;
-
-	ov2775_0: ov2775_mipi@36 {
-		compatible = "ovti,ov2775";
-		reg = <0x36>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_csi0_pwn>, <&pinctrl_csi0_rst>, <&pinctrl_csi_mclk>;
-		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
-		clock-names = "csi_mclk";
-		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
-		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
-		assigned-clock-rates = <24000000>;
-		csi_id = <0>;
-		pwn-gpios = <&gpio2 11 GPIO_ACTIVE_HIGH>;
-		rst-gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
-		mclk = <24000000>;
-		mclk_source = <0>;
-		status = "okay";
-
-		port {
-			ov2775_mipi_0_ep: endpoint {
-				data-lanes = <1 2 3 4>;
-				clock-lanes = <0>;
-				max-pixel-frequency = /bits/ 64 <266000000>;
-				remote-endpoint = <&mipi_csi0_ep>;
-			};
-		};
-
-	};
-};
-
-&i2c3 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c3>;
-	status = "okay";
-
-	/delete-node/ov5640_mipi@3c;
-
-	ov2775_1: ov2775_mipi@36 {
-		compatible = "ovti,ov2775";
-		reg = <0x36>;
-		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
-		clock-names = "csi_mclk";
-		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
-		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
-		assigned-clock-rates = <24000000>;
-		csi_id = <1>;
-		mclk = <24000000>;
-		mclk_source = <0>;
-		status = "okay";
-
-		port {
-			ov2775_mipi_1_ep: endpoint {
-				data-lanes = <1 2 3 4>;
-				clock-lanes = <0>;
-				max-pixel-frequency = /bits/ 64 <266000000>;
-				remote-endpoint = <&mipi_csi1_ep>;
-			};
-		};
-	};
-};
-
-&cameradev {
-	status = "okay";
-};
-
-&isi_0 {
-	status = "disabled";
-};
-
-&isi_1 {
-	status = "disabled";
-};
-
-&isp_0 {
-	status = "okay";
-};
-
-&isp_1 {
-	status = "okay";
-};
-
-&dewarp {
-	status = "okay";
-};
-
-&mipi_csi_0 {
-	status = "okay";
-	clock-frequency = <266000000>;
-	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_266M>;
-	assigned-clock-rates = <266000000>;
-
-	port@0 {
-		endpoint {
-			remote-endpoint = <&ov2775_mipi_0_ep>;
-			data-lanes = <4>;
-			csis-hs-settle = <16>;
-		};
-	};
-};
-
-&mipi_csi_1 {
-	status = "okay";
-
-	port@1 {
-		reg = <1>;
-		mipi_csi1_ep: endpoint {
-			remote-endpoint = <&ov2775_mipi_1_ep>;
-			data-lanes = <4>;
-			csis-hs-settle = <16>;
-		};
-	};
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-ecspi-slave.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-ecspi-slave.dts
index 800cdbafc6f2..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-ecspi-slave.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-ecspi-slave.dts
@@ -1,19 +1,3 @@
-// SPDX-License-Identifier: GPL-2.0
-//
-// Copyright 2020 NXP
 
-#include "imx8mp-evk.dts"
-
-/delete-node/&spidev1;
-
-&ecspi2 {
-	#address-cells = <0>;
-	/delete-property/cs-gpios;
-	spi-slave;
-};
-
-&pinctrl_ecspi2_cs {
-	fsl,pins = <
-		MX8MP_IOMUXC_ECSPI2_SS0__ECSPI2_SS0		0x82
-	>;
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-flexcan2.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-flexcan2.dts
index 0b778945b334..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-flexcan2.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-flexcan2.dts
@@ -1,14 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0 OR MIT)
-/*
- * Copyright 2020 NXP
- */
 
-#include "imx8mp-evk.dts"
-
-&flexcan2 {
-	status = "okay";/* can2 pin conflict with pdm */
-};
-
-&micfil {
-	status = "disabled";
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-hifiberry-dac2.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-hifiberry-dac2.dts
index eaf5a987fd8c..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-hifiberry-dac2.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-hifiberry-dac2.dts
@@ -1,30 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-/*
- * Copyright 2022 NXP.
- */
 
-#include "imx8mp-evk-hifiberry-dacplus.dts"
-
-/ {
-	sound-pcm512x {
-		audio-widgets =
-			"Headphone", "Headphone Jack",
-			"Line", "Left Line Out Jack",
-			"Line", "Right Line Out Jack";
-		audio-routing =
-			"Headphone Jack", "HPLEFT",
-			"Headphone Jack", "HPRIGHT",
-			"Left Line Out Jack", "OUTL",
-			"Right Line Out Jack", "OUTR";
-		aux-devs= <&headphone_amp>;
-	};
-};
-
-&i2c3 {
-	headphone_amp: amp@60 {
-		compatible = "ti,tpa6130a2";
-		Vdd-supply = <&reg_3v3_vext>;
-		reg = <0x60>;
-		status = "okay";
-	};
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-hifiberry-dacplus.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-hifiberry-dacplus.dts
index 295fad6ed5bf..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-hifiberry-dacplus.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-hifiberry-dacplus.dts
@@ -1,103 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-/*
- * Copyright 2020 NXP.
- */
 
-#include "imx8mp-evk.dts"
-
-/ {
-	ext_osc_22m: ext-osc-22m {
-		compatible = "fixed-clock";
-		#clock-cells = <0>;
-		clock-frequency = <22579200>;
-		clock-output-names = "sclk0";
-	};
-
-	ext_osc_24m: ext-osc-24m {
-		compatible = "fixed-clock";
-		#clock-cells = <0>;
-		clock-frequency = <24576000>;
-		clock-output-names = "sclk1";
-	};
-
-	reg_3v3_vext: regulator-3v3-vext {
-		compatible = "regulator-fixed";
-		regulator-name = "3V3_VEXT";
-		regulator-min-microvolt = <3300000>;
-		regulator-max-microvolt = <3300000>;
-	};
-
-	sound-micfil {
-		status = "disabled";
-	};
-
-	sound-pcm512x {
-		compatible = "fsl,imx-audio-pcm512x";
-		model = "pcm512x-audio";
-		audio-widgets =
-			"Line", "Left Line Out Jack",
-			"Line", "Right Line Out Jack";
-		audio-routing =
-			"Left Line Out Jack", "OUTL",
-			"Right Line Out Jack", "OUTR";
-		dac,24db_digital_gain;
-		dac,led_status;
-		dac,sclk;
-
-		pri-dai-link {
-			link-name = "pcm512x-hifi";
-			format = "i2s";
-			bitclock-master = <&sndcodec>;
-			frame-master = <&sndcodec>;
-			cpu {
-				sound-dai = <&sai5>;
-			};
-			sndcodec: codec {
-				sound-dai = <&pcm512x>;
-			};
-		};
-	};
-};
-
-&i2c3 {
-	pcm512x: pcm512x@4d {
-		compatible = "ti,pcm5122";
-		reg = <0x4d>;
-		AVDD-supply = <&reg_3v3_vext>;
-		DVDD-supply = <&reg_3v3_vext>;
-		CPVDD-supply = <&reg_3v3_vext>;
-		clocks = <&ext_osc_22m>, <&ext_osc_24m>;
-		clock-names = "sclk0", "sclk1";
-		#sound-dai-cells = <0>;
-	};
-};
-
-&iomuxc {
-	pinctrl_sai5: sai5grp {
-		fsl,pins = <
-			MX8MP_IOMUXC_SAI5_RXD1__AUDIOMIX_SAI5_TX_SYNC	0xd6
-			MX8MP_IOMUXC_SAI5_RXD2__AUDIOMIX_SAI5_TX_BCLK	0xd6
-			MX8MP_IOMUXC_SAI5_RXD3__AUDIOMIX_SAI5_TX_DATA00	0xd6
-			MX8MP_IOMUXC_SAI5_RXD0__AUDIOMIX_SAI5_RX_DATA00	0xd6
-		>;
-	};
-};
-
-&micfil {
-	status = "disabled";
-};
-
-&sai5 {
-	#sound-dai-cells = <0>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_sai5>;
-	assigned-clocks = <&clk IMX8MP_CLK_SAI5>;
-	assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL1_OUT>;
-	assigned-clock-rates = <24576000>;
-	clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_SAI5_IPG>, <&clk IMX8MP_CLK_DUMMY>,
-		<&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_SAI5_MCLK1>, <&clk IMX8MP_CLK_DUMMY>,
-		<&clk IMX8MP_CLK_DUMMY>, <&clk IMX8MP_AUDIO_PLL1_OUT>,
-		<&clk IMX8MP_AUDIO_PLL2_OUT>;
-	clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
-	status = "okay";
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-inmate.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-inmate.dts
index be538f510340..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-inmate.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-inmate.dts
@@ -1,175 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-/*
- * Copyright 2019 NXP
- */
 
-/dts-v1/;
-
-#include <dt-bindings/interrupt-controller/arm-gic.h>
-
-/ {
-	model = "Freescale i.MX8MP EVK";
-	compatible = "fsl,imx8mp-evk", "fsl,imx8mp";
-	interrupt-parent = <&gic>;
-	#address-cells = <2>;
-	#size-cells = <2>;
-
-	aliases {
-		serial3 = &uart4;
-		mmc2 = &usdhc3;
-	};
-
-	cpus {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		A53_2: cpu@2 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a53";
-			reg = <0x2>;
-			clock-latency = <61036>; /* two CLK32 periods */
-			next-level-cache = <&A53_L2>;
-			enable-method = "psci";
-			#cooling-cells = <2>;
-		};
-
-		A53_3: cpu@3 {
-			device_type = "cpu";
-			compatible = "arm,cortex-a53";
-			reg = <0x3>;
-			clock-latency = <61036>; /* two CLK32 periods */
-			next-level-cache = <&A53_L2>;
-			enable-method = "psci";
-			#cooling-cells = <2>;
-		};
-
-		A53_L2: l2-cache0 {
-			compatible = "cache";
-		};
-	};
-
-	pmu {
-		compatible = "arm,armv8-pmuv3";
-		interrupt-parent = <&gic>;
-		interrupts = <GIC_PPI 7
-			     (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_HIGH)>;
-		interrupt-affinity = <&A53_2>, <&A53_3>;
-	};
-
-	psci {
-		compatible = "arm,psci-1.0";
-		method = "smc";
-	};
-
-	gic: interrupt-controller@38800000 {
-		compatible = "arm,gic-v3";
-		reg = <0x0 0x38800000 0 0x10000>, /* GIC Dist */
-		      <0x0 0x38880000 0 0xC0000>; /* GICR (RD_base + SGI_base) */
-		#interrupt-cells = <3>;
-		interrupt-controller;
-		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
-		interrupt-parent = <&gic>;
-	};
-
-	timer {
-		compatible = "arm,armv8-timer";
-		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>, /* Physical Secure */
-			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>, /* Physical Non-Secure */
-			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>, /* Virtual */
-			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(6) | IRQ_TYPE_LEVEL_LOW)>; /* Hypervisor */
-		clock-frequency = <8333333>;
-	};
-
-	clk_dummy: clock@7 {
-		compatible = "fixed-clock";
-		#clock-cells = <0>;
-		clock-frequency = <0>;
-		clock-output-names = "clk_dummy";
-	};
-
-	/* The clocks are configured by 1st OS */
-	clk_400m: clock@8 {
-		compatible = "fixed-clock";
-		#clock-cells = <0>;
-		clock-frequency = <200000000>;
-		clock-output-names = "200m";
-	};
-
-	clk_266m: clock@9 {
-		compatible = "fixed-clock";
-		#clock-cells = <0>;
-		clock-frequency = <266000000>;
-		clock-output-names = "266m";
-	};
-
-	osc_24m: clock@1 {
-		compatible = "fixed-clock";
-		#clock-cells = <0>;
-		clock-frequency = <24000000>;
-		clock-output-names = "osc_24m";
-	};
-
-	pci@fd700000 {
-		compatible = "pci-host-ecam-generic";
-		device_type = "pci";
-		bus-range = <0 0>;
-		#address-cells = <3>;
-		#size-cells = <2>;
-		#interrupt-cells = <1>;
-		interrupt-map-mask = <0 0 0 7>;
-		interrupt-map = <0 0 0 1 &gic GIC_SPI 154 IRQ_TYPE_EDGE_RISING>,
-				<0 0 0 2 &gic GIC_SPI 155 IRQ_TYPE_EDGE_RISING>,
-				<0 0 0 3 &gic GIC_SPI 156 IRQ_TYPE_EDGE_RISING>,
-				<0 0 0 4 &gic GIC_SPI 157 IRQ_TYPE_EDGE_RISING>;
-		reg = <0x0 0xfd700000 0x0 0x100000>;
-		ranges = <0x02000000 0x00 0x10000000 0x0 0x10000000 0x00 0x10000>;
-	};
-
-	soc@0 {
-		compatible = "simple-bus";
-		#address-cells = <1>;
-		#size-cells = <1>;
-		ranges = <0x0 0x0 0x0 0x3e000000>;
-
-		aips3: bus@30800000 {
-			compatible = "simple-bus";
-			reg = <0x30800000 0x400000>;
-			#address-cells = <1>;
-			#size-cells = <1>;
-			ranges;
-
-			uart4: serial@30a60000 {
-				compatible = "fsl,imx8mp-uart", "fsl,imx6q-uart";
-				reg = <0x30a60000 0x10000>;
-				interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
-				status = "disabled";
-			};
-
-			usdhc3: mmc@30b60000 {
-				compatible = "fsl,imx8mm-usdhc", "fsl,imx7d-usdhc";
-				reg = <0x30b60000 0x10000>;
-				interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
-				fsl,tuning-start-tap = <20>;
-				fsl,tuning-step= <2>;
-				status = "disabled";
-			};
-		};
-	};
-};
-
-&uart4 {
-	clocks = <&osc_24m>,
-		<&osc_24m>;
-	clock-names = "ipg", "per";
-	status = "okay";
-};
-
-&usdhc3 {
-	clocks = <&clk_dummy>,
-		<&clk_266m>,
-		<&clk_400m>;
-	clock-names = "ipg", "ahb", "per";
-	bus-width = <8>;
-	non-removable;
-	status = "okay";
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-iqaudio-dacplus.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-iqaudio-dacplus.dts
index afb497e93f8a..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-iqaudio-dacplus.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-iqaudio-dacplus.dts
@@ -1,84 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-/*
- * Copyright 2020 NXP.
- */
 
-#include "imx8mp-evk.dts"
-
-/ {
-	reg_3v3_vext: regulator-3v3-vext {
-		compatible = "regulator-fixed";
-		regulator-name = "3V3_VEXT";
-		regulator-min-microvolt = <3300000>;
-		regulator-max-microvolt = <3300000>;
-	};
-
-	sound-micfil {
-		status = "disabled";
-	};
-
-	sound-pcm512x {
-		compatible = "fsl,imx-audio-pcm512x";
-		model = "pcm512x-audio";
-		audio-widgets =
-			"Line", "Left Line Out Jack",
-			"Line", "Right Line Out Jack";
-		audio-routing =
-			"Left Line Out Jack", "OUTL",
-			"Right Line Out Jack", "OUTR";
-		dac,24db_digital_gain;
-
-		pri-dai-link {
-			link-name = "pcm512x-hifi";
-			format = "i2s";
-			cpu {
-				sound-dai = <&sai5>;
-			};
-
-			codec {
-				sound-dai = <&pcm512x>;
-			};
-		};
-	};
-};
-
-&i2c3 {
-	pcm512x: pcm512x@4c {
-		compatible = "ti,pcm5122";
-		reg = <0x4c>;
-		AVDD-supply = <&reg_3v3_vext>;
-		DVDD-supply = <&reg_3v3_vext>;
-		CPVDD-supply = <&reg_3v3_vext>;
-		#sound-dai-cells = <0>;
-	};
-};
-
-&iomuxc {
-	pinctrl_sai5: sai5grp {
-		fsl,pins = <
-			MX8MP_IOMUXC_SAI5_RXD1__AUDIOMIX_SAI5_TX_SYNC	0xd6
-			MX8MP_IOMUXC_SAI5_RXD2__AUDIOMIX_SAI5_TX_BCLK	0xd6
-			MX8MP_IOMUXC_SAI5_RXD3__AUDIOMIX_SAI5_TX_DATA00	0xd6
-			MX8MP_IOMUXC_SAI5_RXD0__AUDIOMIX_SAI5_RX_DATA00	0xd6
-		>;
-	};
-};
-
-&micfil {
-	status = "disabled";
-};
-
-&sai5 {
-	#sound-dai-cells = <0>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_sai5>;
-	assigned-clocks = <&clk IMX8MP_CLK_SAI5>;
-	assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL1_OUT>;
-	assigned-clock-rates = <24576000>;
-	clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_SAI5_IPG>, <&clk IMX8MP_CLK_DUMMY>,
-		<&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_SAI5_MCLK1>, <&clk IMX8MP_CLK_DUMMY>,
-		<&clk IMX8MP_CLK_DUMMY>, <&clk IMX8MP_AUDIO_PLL1_OUT>,
-		<&clk IMX8MP_AUDIO_PLL2_OUT>;
-	clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
-	status = "okay";
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-iqaudio-dacpro.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-iqaudio-dacpro.dts
index bfd6aced6402..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-iqaudio-dacpro.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-iqaudio-dacpro.dts
@@ -1,12 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-/*
- * Copyright 2020 NXP.
- */
 
-#include "imx8mp-evk-iqaudio-dacplus.dts"
-
-&i2c3 {
-	pcm512x: pcm512x@4c {
-		compatible = "ti,pcm5142";
-	};
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-it6263-lvds-dual-channel.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-it6263-lvds-dual-channel.dts
index 69fe4aefd953..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-it6263-lvds-dual-channel.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-it6263-lvds-dual-channel.dts
@@ -1,14 +1,3 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2020 NXP
- */
 
-#include "imx8mp-evk.dts"
-
-&lvds_bridge {
-	split-mode;
-};
-
-&ldb {
-	fsl,dual-channel;
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-jdi-wuxga-lvds-panel.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-jdi-wuxga-lvds-panel.dts
index 3ea60784ba1b..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-jdi-wuxga-lvds-panel.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-jdi-wuxga-lvds-panel.dts
@@ -1,39 +1,3 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2020 NXP
- */
 
-#include "imx8mp-evk.dts"
-
-/ {
-	lvds0_panel {
-		compatible = "jdi,tx26d202vm0bwa";
-		backlight = <&lvds_backlight>;
-
-		port {
-			panel_lvds_in: endpoint {
-				remote-endpoint = <&lvds_out>;
-			};
-		};
-	};
-};
-
-/delete-node/ &lvds_bridge;
-
-&ldb {
-	status = "okay";
-	fsl,dual-channel;
-
-	lvds-channel@0 {
-		fsl,data-mapping = "spwg";
-		/delete-node/ port@1;
-
-		port@1 {
-			reg = <1>;
-
-			lvds_out: endpoint {
-				remote-endpoint = <&panel_lvds_in>;
-			};
-		};
-	};
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-ndm.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-ndm.dts
index ea3870f71ef9..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-ndm.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-ndm.dts
@@ -1,170 +1,3 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2021 NXP
- */
 
-#include "imx8mp-evk.dts"
-
-/ {
-	model = "NXP i.MX8MPlus EVK board in Nominal Drive Mode";
-};
-
-&clk {
-	assigned-clocks = <&clk IMX8MP_CLK_AUDIO_AHB>,
-			  <&clk IMX8MP_CLK_AUDIO_AXI_SRC>,
-			  <&clk IMX8MP_AUDIO_PLL1>,
-			  <&clk IMX8MP_AUDIO_PLL2>,
-			  <&clk IMX8MP_VIDEO_PLL1>;
-	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
-				 <&clk IMX8MP_SYS_PLL3_OUT>;
-	assigned-clock-rates = <400000000>,
-			       <600000000>,
-			       <393216000>,
-			       <361267200>,
-			       <1039500000>;
-};
-
-&gpu_2d {
-	assigned-clocks = <&clk IMX8MP_CLK_GPU2D_CORE>,
-			  <&clk IMX8MP_CLK_GPU_AXI>,
-			  <&clk IMX8MP_CLK_GPU_AHB>,
-			  <&clk IMX8MP_GPU_PLL>;
-	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
-				 <&clk IMX8MP_GPU_PLL_OUT>,
-				 <&clk IMX8MP_GPU_PLL_OUT>;
-	assigned-clock-rates = <800000000>, <600000000>,
-			       <300000000>, <600000000>;
-};
-
-&gpu_3d {
-	assigned-clocks = <&clk IMX8MP_CLK_GPU3D_CORE>,
-			  <&clk IMX8MP_CLK_GPU3D_SHADER_CORE>,
-			  <&clk IMX8MP_CLK_GPU_AXI>,
-			  <&clk IMX8MP_CLK_GPU_AHB>,
-			  <&clk IMX8MP_GPU_PLL>;
-	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
-				 <&clk IMX8MP_SYS_PLL1_800M>,
-				 <&clk IMX8MP_GPU_PLL_OUT>,
-				 <&clk IMX8MP_GPU_PLL_OUT>;
-	assigned-clock-rates = <800000000>, <800000000>,
-			       <600000000>, <300000000>,
-			       <600000000>;
-};
-
-&ml_vipsi {
-	assigned-clocks = <&clk IMX8MP_CLK_ML_CORE>,
-			  <&clk IMX8MP_CLK_ML_AXI>,
-			  <&clk IMX8MP_CLK_ML_AHB>;
-	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
-				 <&clk IMX8MP_SYS_PLL1_800M>,
-				 <&clk IMX8MP_GPU_PLL_OUT>;
-	assigned-clock-rates = <800000000>, <800000000>, <300000000>;
-};
-
-&pcie{
-	assigned-clocks = <&clk IMX8MP_CLK_HSIO_AXI>,
-			  <&clk IMX8MP_CLK_PCIE_AUX>;
-	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
-				 <&clk IMX8MP_SYS_PLL2_50M>;
-	assigned-clock-rates = <400000000>, <10000000>;
-};
-
-&pcie_ep{
-	assigned-clocks = <&clk IMX8MP_CLK_HSIO_AXI>,
-			  <&clk IMX8MP_CLK_PCIE_AUX>;
-	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
-				 <&clk IMX8MP_SYS_PLL2_50M>;
-	assigned-clock-rates = <400000000>, <10000000>;
-};
-
-&usb_dwc3_0 {
-	assigned-clocks = <&clk IMX8MP_CLK_HSIO_AXI>;
-	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>;
-	assigned-clock-rates = <400000000>;
-};
-
-&usb_dwc3_1 {
-	assigned-clocks = <&clk IMX8MP_CLK_HSIO_AXI>;
-	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>;
-	assigned-clock-rates = <400000000>;
-};
-
-&vpu_g1 {
-
-	assigned-clocks = <&clk IMX8MP_VPU_PLL>, <&clk IMX8MP_CLK_VPU_G1>, <&clk IMX8MP_CLK_VPU_BUS>;
-	assigned-clock-parents = <0>, <&clk IMX8MP_VPU_PLL_OUT>, <&clk IMX8MP_VPU_PLL_OUT>;
-	assigned-clock-rates = <600000000>, <600000000>, <600000000>;
-};
-
-&vpu_g2 {
-	assigned-clocks = <&clk IMX8MP_CLK_VPU_G2>, <&clk IMX8MP_CLK_VPU_BUS>;
-	assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_1000M>, <&clk IMX8MP_VPU_PLL_OUT>;
-	assigned-clock-rates = <500000000>, <600000000>;
-};
-
-&vpu_vc8000e {
-	assigned-clocks = <&clk IMX8MP_CLK_VPU_VC8000E>,<&clk IMX8MP_CLK_VPU_BUS>;
-	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>, <&clk IMX8MP_VPU_PLL_OUT>;
-	assigned-clock-rates = <400000000>, <600000000>;
-};
-
-&lcdif1 {
-	assigned-clocks = <&clk IMX8MP_CLK_MEDIA_DISP1_PIX>,
-				<&clk IMX8MP_CLK_MEDIA_AXI>,
-				<&clk IMX8MP_CLK_MEDIA_APB>;
-	assigned-clock-parents = <&clk IMX8MP_VIDEO_PLL1_OUT>,
-				<&clk IMX8MP_SYS_PLL1_800M>,
-				<&clk IMX8MP_SYS_PLL1_800M>;
-	assigned-clock-rates = <0>, <400000000>, <200000000>;
-};
-
-&lcdif2 {
-	assigned-clocks = <&clk IMX8MP_CLK_MEDIA_DISP2_PIX>,
-				<&clk IMX8MP_CLK_MEDIA_AXI>,
-				<&clk IMX8MP_CLK_MEDIA_APB>;
-	assigned-clock-parents = <&clk IMX8MP_VIDEO_PLL1_OUT>,
-				<&clk IMX8MP_SYS_PLL1_800M>,
-				<&clk IMX8MP_SYS_PLL1_800M>;
-	assigned-clock-rates = <0>, <400000000>, <200000000>;
-};
-
-&lcdif3 {
-	assigned-clocks = <&clk IMX8MP_CLK_HDMI_AXI>,
-				<&clk IMX8MP_CLK_HDMI_APB>;
-	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>,
-				<&clk IMX8MP_SYS_PLL1_133M>;
-	assigned-clock-rates = <400000000>, <133000000>;
-	thres-low  = <2 3>;             /* (FIFO * 2 / 3) */
-	thres-high = <3 3>;             /* (FIFO * 3 / 3) */
-	status = "okay";
-};
-
-&isi_0 {
-	assigned-clocks = <&clk IMX8MP_CLK_MEDIA_AXI_ROOT>,
-			  <&clk IMX8MP_CLK_MEDIA_APB_ROOT>;
-	assigned-clock-rates = <400000000>, <200000000>;
-};
-
-&isi_1 {
-	assigned-clocks = <&clk IMX8MP_CLK_MEDIA_AXI_ROOT>,
-			  <&clk IMX8MP_CLK_MEDIA_APB_ROOT>;
-	assigned-clock-rates = <400000000>, <200000000>;
-};
-
-&mipi_csi_0 {
-	assigned-clocks = <&clk IMX8MP_CLK_MEDIA_CAM1_PIX>;
-	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>;
-	assigned-clock-rates = <400000000>;
-};
-
-&isp_0 {
-	assigned-clocks = <&clk IMX8MP_CLK_MEDIA_ISP>;
-	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>;
-	assigned-clock-rates = <400000000>;
-};
-
-&isp_1 {
-	assigned-clocks = <&clk IMX8MP_CLK_MEDIA_ISP>;
-	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_800M>;
-	assigned-clock-rates = <400000000>;
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-os08a20-ov5640.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-os08a20-ov5640.dts
index 5c954eade177..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-os08a20-ov5640.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-os08a20-ov5640.dts
@@ -1,106 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-/*
- * Copyright 2022 NXP
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License
- * as published by the Free Software Foundation; either version 2
- * of the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- */
 
-#include "imx8mp-evk.dts"
-/*
-&iomuxc {
-	pinctrl_csi1_pwn: csi1_pwn_grp {
-		fsl,pins = <
-			MX8MP_IOMUXC_SAI1_RXC__GPIO4_IO01	0x10
-		>;
-	};
-
-	pinctrl_csi1_rst: csi1_rst_grp {
-		fsl,pins = <
-			MX8MP_IOMUXC_SAI1_RXFS__GPIO4_IO00	0x10
-		>;
-	};
-};
-
-&ov5640_0 {
-	status = "disabled";
-};
-
-&ov5640_1 {
-	pinctrl-0 = <&pinctrl_csi_mclk>;
-	powerdown-gpios = <&gpio2 11 GPIO_ACTIVE_HIGH>;
-	reset-gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
-	csi_id = <1>;
-
-	status = "okay";
-};
-
-&i2c2 {
-	/delete-node/ov5640_mipi@3c;
-
-	os08a20_0: os08a20_mipi@36 {
-		compatible = "ovti,os08a20";
-		reg = <0x36>;
-		pinctrl-names = "default";
-		clocks = <&clk_dummy>;
-		clock-names = "csi_mclk";
-		csi_id = <0>;
-		mclk = <24000000>;
-		mclk_source = <0>;
-		status = "okay";
-
-		port {
-			os08a20_mipi_0_ep: endpoint {
-				data-lanes = <1 2 3 4>;
-				clock-lanes = <0>;
-				max-pixel-frequency = /bits/ 64 <266000000>;
-				remote-endpoint = <&mipi_csi0_ep>;
-			};
-		};
-
-	};
-};
-
-&cameradev {
-	status = "okay";
-};
-
-&isi_0 {
-	status = "disabled";
-};
-
-&isi_1 {
-	status = "okay";
-};
-
-&isp_0 {
-	status = "okay";
-};
-
-&dewarp {
-	status = "okay";
-};
-
-&mipi_csi_0 {
-	status = "okay";
-
-	port@0 {
-		endpoint {
-			remote-endpoint = <&os08a20_mipi_0_ep>;
-			data-lanes = <4>;
-			csis-hs-settle = <16>;
-		};
-	};
-};
-
-&mipi_csi_1 {
-	status = "okay";
-};
-*/
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-os08a20.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-os08a20.dts
index e6b723786931..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-os08a20.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-os08a20.dts
@@ -1,87 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-/*
- * Copyright 2022 NXP
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License
- * as published by the Free Software Foundation; either version 2
- * of the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- */
 
-/dts-v1/;
-
-#include "imx8mp-evk.dts"
-/*
-&i2c2 {
-	/delete-node/ov5640_mipi@3c;
-
-	os08a20_0: os08a20_mipi@36 {
-		compatible = "ovti,os08a20";
-		reg = <0x36>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_csi_mclk>;
-		clocks = <&clk_dummy>;
-		clock-names = "csi_mclk";
-		csi_id = <0>;
-		mclk = <24000000>;
-		mclk_source = <0>;
-		status = "okay";
-
-		port {
-			os08a20_mipi_0_ep: endpoint {
-				data-lanes = <1 2 3 4>;
-				clock-lanes = <0>;
-				max-pixel-frequency = /bits/ 64 <500000000>;
-				remote-endpoint = <&mipi_csi0_ep>;
-			};
-		};
-
-	};
-};
-
-&i2c3 {
-	/delete-node/ov5640_mipi@3c;
-
-};
-
-&cameradev {
-	status = "okay";
-};
-
-&isi_0 {
-	status = "disabled";
-};
-
-&isi_1 {
-	status = "disabled";
-};
-
-&isp_0 {
-	status = "okay";
-};
-
-&dewarp {
-	status = "okay";
-};
-
-&mipi_csi_0 {
-	status = "okay";
-
-	port@0 {
-		endpoint {
-			remote-endpoint = <&os08a20_mipi_0_ep>;
-			data-lanes = <4>;
-			csis-hs-settle = <16>;
-		};
-	};
-};
-
-&mipi_csi_1 {
-	/delete-node/port@1;
-};
-*/
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-ov2775-ov5640.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-ov2775-ov5640.dts
index 46edd382d8b2..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-ov2775-ov5640.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-ov2775-ov5640.dts
@@ -1,109 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-/*
- * Copyright 2020 NXP
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License
- * as published by the Free Software Foundation; either version 2
- * of the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- */
 
-#include "imx8mp-evk.dts"
-
-&iomuxc {
-	pinctrl_csi1_pwn: csi1_pwn_grp {
-		fsl,pins = <
-			MX8MP_IOMUXC_SAI1_RXC__GPIO4_IO01	0x19
-		>;
-	};
-
-	pinctrl_csi1_rst: csi1_rst_grp {
-		fsl,pins = <
-			MX8MP_IOMUXC_SAI1_RXFS__GPIO4_IO00	0x19
-		>;
-	};
-};
-
-&i2c2 {
-	/delete-node/ov5640_mipi@3c;
-
-	ov2775_0: ov2775_mipi@36 {
-		compatible = "ovti,ov2775";
-		reg = <0x36>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_csi0_pwn>, <&pinctrl_csi0_rst>;
-		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
-		clock-names = "csi_mclk";
-		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
-		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
-		assigned-clock-rates = <24000000>;
-		csi_id = <0>;
-		pwn-gpios = <&gpio2 11 GPIO_ACTIVE_HIGH>;
-		rst-gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
-		mclk = <24000000>;
-		mclk_source = <0>;
-		status = "okay";
-
-		port {
-			ov2775_mipi_0_ep: endpoint {
-				data-lanes = <1 2 3 4>;
-				clock-lanes = <0>;
-				max-pixel-frequency = /bits/ 64 <266000000>;
-				remote-endpoint = <&mipi_csi0_ep>;
-			};
-		};
-
-	};
-};
-
-&i2c3 {
-	/delete-node/ov2775_mipi@36;
-};
-
-&ov5640_1 {
-	pinctrl-0 = <&pinctrl_csi1_pwn>, <&pinctrl_csi1_rst>, <&pinctrl_csi_mclk>;
-	csi_id = <1>;
-
-	status = "okay";
-};
-
-&cameradev {
-	status = "okay";
-};
-
-&isi_0 {
-	status = "disabled";
-};
-
-&isi_1 {
-	status = "okay";
-};
-
-&isp_0 {
-	status = "okay";
-};
-
-&dewarp {
-	status = "okay";
-};
-
-&mipi_csi_0 {
-	status = "okay";
-
-	port@0 {
-		endpoint {
-			remote-endpoint = <&ov2775_mipi_0_ep>;
-			data-lanes = <4>;
-			csis-hs-settle = <16>;
-		};
-	};
-};
-
-&mipi_csi_1 {
-	status = "okay";
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-ov2775.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-ov2775.dts
index e241e3646c9a..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-ov2775.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-ov2775.dts
@@ -1,115 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-/*
- * Copyright 2020 NXP
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License
- * as published by the Free Software Foundation; either version 2
- * of the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- */
 
-/dts-v1/;
-
-#include "imx8mp-evk.dts"
-
-&i2c2 {
-	/delete-node/ov5640_mipi@3c;
-
-	ov2775_0: ov2775_mipi@36 {
-		compatible = "ovti,ov2775";
-		reg = <0x36>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_csi0_pwn>, <&pinctrl_csi0_rst>, <&pinctrl_csi_mclk>;
-		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
-		clock-names = "csi_mclk";
-		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
-		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
-		assigned-clock-rates = <24000000>;
-		csi_id = <0>;
-		pwn-gpios = <&gpio2 11 GPIO_ACTIVE_HIGH>;
-		rst-gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
-		mclk = <24000000>;
-		mclk_source = <0>;
-		status = "okay";
-
-		port {
-			ov2775_mipi_0_ep: endpoint {
-				data-lanes = <1 2 3 4>;
-				clock-lanes = <0>;
-				max-pixel-frequency = /bits/ 64 <500000000>;
-				remote-endpoint = <&mipi_csi0_ep>;
-			};
-		};
-
-	};
-};
-
-&i2c3 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c3>;
-	status = "okay";
-
-	ov5640_1: ov5640_mipi@3c {
-		status = "disabled";
-	};
-
-	ov2775_1: ov2775_mipi@36 {
-		compatible = "ovti,ov2775";
-		reg = <0x36>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_csi0_pwn>, <&pinctrl_csi0_rst>, <&pinctrl_csi_mclk>;
-		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
-		clock-names = "csi_mclk";
-		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
-		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
-		assigned-clock-rates = <24000000>;
-		csi_id = <1>;
-		pwn-gpios = <&gpio2 11 GPIO_ACTIVE_HIGH>;
-		rst-gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
-		mclk = <24000000>;
-		mclk_source = <0>;
-		status = "disabled";
-	};
-};
-
-&cameradev {
-	status = "okay";
-};
-
-&isi_0 {
-	status = "disabled";
-};
-
-&isi_1 {
-	status = "disabled";
-};
-
-&isp_0 {
-	status = "okay";
-};
-
-&dewarp {
-	status = "okay";
-};
-
-&mipi_csi_0 {
-	status = "okay";
-
-	port@0 {
-		endpoint {
-			remote-endpoint = <&ov2775_mipi_0_ep>;
-			data-lanes = <4>;
-			csis-hs-settle = <16>;
-		};
-	};
-};
-
-&mipi_csi_1 {
-	status = "disabled";
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-pcie-ep.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-pcie-ep.dts
index 3ed4f2121e5a..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-pcie-ep.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-pcie-ep.dts
@@ -1,16 +1,3 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2020 NXP
- */
 
-/dts-v1/;
-
-#include "imx8mp-evk.dts"
-
-&pcie{
-	status = "disabled";
-};
-
-&pcie_ep{
-	status = "okay";
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-revA3-8mic-revE.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-revA3-8mic-revE.dts
index 3d726c30ae2c..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-revA3-8mic-revE.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-revA3-8mic-revE.dts
@@ -1,130 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0 OR MIT)
-/*
- * Copyright 2022 NXP
- */
 
-#include "imx8mp-evk.dts"
-
-/ {
-	mic_leds {
-		compatible = "gpio-leds";
-		mic0 {
-			label = "mic0";
-			gpios = <&pca9555 5 GPIO_ACTIVE_LOW>;
-			default-state = "off";
-		};
-		mic1 {
-			label = "mic1";
-			gpios = <&pca9555 7 GPIO_ACTIVE_LOW>;
-			default-state = "off";
-		};
-		mic2 {
-			label = "mic2";
-			gpios = <&pca9555 6 GPIO_ACTIVE_LOW>;
-			default-state = "off";
-		};
-		mic3 {
-			label = "mic3";
-			gpios = <&pca9555 2 GPIO_ACTIVE_LOW>;
-			default-state = "off";
-		};
-		mic4 {
-			label = "mic4";
-			gpios = <&pca9555 1 GPIO_ACTIVE_LOW>;
-			default-state = "off";
-		};
-		mic5 {
-			label = "mic5";
-			gpios = <&pca9555 0 GPIO_ACTIVE_LOW>;
-			default-state = "off";
-		};
-		mic6 {
-			label = "mic6";
-			gpios = <&pca9555 4 GPIO_ACTIVE_LOW>;
-			default-state = "off";
-		};
-		mic7 {
-			label = "mic7";
-			gpios = <&pca9555 3 GPIO_ACTIVE_LOW>;
-			default-state = "off";
-		};
-	};
-
-	sw_keys {
-		compatible = "gpio-keys";
-
-		sw4: volume_down {
-			label = "Volume Down";
-			gpios = <&pca9555 15 GPIO_ACTIVE_LOW>;
-			linux,code = <KEY_VOLUMEDOWN>;
-			interrupt-parent = <&pca9555>;
-			interrupts = <15 IRQ_TYPE_LEVEL_LOW>;
-		};
-
-		sw3: volume_up {
-			label = "Volume Up";
-			gpios = <&pca9555 14 GPIO_ACTIVE_LOW>;
-			linux,code = <KEY_VOLUMEUP>;
-			interrupt-parent = <&pca9555>;
-			interrupts = <14 IRQ_TYPE_LEVEL_LOW>;
-		};
-
-		sw2: volume_mute {
-			label = "Volume Mute";
-			gpios = <&pca9555 13 GPIO_ACTIVE_LOW>;
-			linux,code = <KEY_MUTE>;
-			interrupt-parent = <&pca9555>;
-			interrupts = <13 IRQ_TYPE_LEVEL_LOW>;
-		};
-
-		sw1: key_act {
-			label = "Key Act";
-			gpios = <&pca9555 12 GPIO_ACTIVE_LOW>;
-			linux,code = <KEY_F9>;
-			interrupt-parent = <&pca9555>;
-			interrupts = <12 IRQ_TYPE_LEVEL_LOW>;
-		};
-	};
-
-	reg_vddext_3v3: regulator-vddext {
-		compatible = "regulator-fixed";
-		regulator-name = "VDDEXT_3V3";
-		regulator-min-microvolt = <3300000>;
-		regulator-max-microvolt = <3300000>;
-	};
-};
-
-&iomuxc {
-	pinctrl_swpdm_mute_irq: swpdm_mute_grp {
-		fsl,pins = <
-			MX8MP_IOMUXC_ECSPI1_MISO__GPIO5_IO08	0x19
-		>;
-	};
-
-	pinctrl_pushbutton_irq: pushbutton_grp {
-		fsl,pins = <
-			MX8MP_IOMUXC_ECSPI1_SS0__GPIO5_IO09 0xb0
-		>;
-	};
-};
-
-&i2c3 {
-	pca9555: gpio@21 {
-		compatible = "nxp,pca9555";
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_pushbutton_irq>;
-		reg = <0x21>;
-		gpio-controller;
-		#gpio-cells = <2>;
-		interrupt-controller;
-		#interrupt-cells = <2>;
-		interrupt-parent = <&gpio5>;
-		interrupts = <9 IRQ_TYPE_LEVEL_LOW>;
-		vcc-supply = <&reg_vddext_3v3>;
-		status = "okay";
-	};
-};
-
-&uart3 {
-	status = "disabled";
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-rm67191.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-rm67191.dts
index 8110748ab202..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-rm67191.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-rm67191.dts
@@ -1,40 +1,3 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2019,2021 NXP
- */
 
-#include "imx8mp-evk.dts"
-
-&adv_bridge {
-	status = "disabled";
-};
-
-&mipi_dsi {
-	panel@0 {
-		compatible = "raydium,rm67191";
-		reg = <0>;
-		pinctrl-0 = <&pinctrl_mipi_dsi_en>;
-		reset-gpio = <&gpio1 8 GPIO_ACTIVE_LOW>;
-		dsi-lanes = <4>;
-		video-mode = <2>;	/* 0: burst mode
-					 * 1: non-burst mode with sync event
-					 * 2: non-burst mode with sync pulse
-					 */
-		panel-width-mm = <68>;
-		panel-height-mm = <121>;
-		status = "okay";
-	};
-};
-
-&i2c2 {
-	synaptics_dsx_ts: synaptics_dsx_ts@20 {
-		compatible = "synaptics_dsx";
-		reg = <0x20>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_i2c2_synaptics_dsx_io>;
-		interrupt-parent = <&gpio1>;
-		interrupts = <9 IRQ_TYPE_LEVEL_LOW>;
-		synaptics,diagonal-rotation;
-		status = "okay";
-	};
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-rm67199.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-rm67199.dts
index fd4d2fb68c82..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-rm67199.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-rm67199.dts
@@ -1,30 +1,3 @@
-// SPDX-License-Identifier: GPL-2.0+
-/*
- * Copyright 2021 NXP
- */
-
-#include "imx8mp-evk-rm67191.dts"
-
-/delete-node/ &synaptics_dsx_ts;
-
-&mipi_dsi {
-	panel@0 {
-		compatible = "raydium,rm67199";
-	};
-};
-
-&i2c2 {
-	touchscreen@14 {
-		compatible = "goodix,gt1151";
-		reg = <0x14>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_i2c2_synaptics_dsx_io>;
-		interrupt-parent = <&gpio1>;
-		interrupts = <9 IRQ_TYPE_EDGE_FALLING>;
-		irq-gpios = <&gpio1 9 GPIO_ACTIVE_HIGH>;
-		edge-failling-trigger;
-		touchscreen-size-x = <1080>;
-		touchscreen-size-y = <1920>;
-	};
-};
 
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-root.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-root.dts
index d3f69c0a07a1..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-root.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-root.dts
@@ -1,102 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-/*
- * Copyright 2019 NXP
- */
 
-#include "imx8mp-evk.dts"
-
-/ {
-	interrupt-parent = <&gic>;
-
-	resmem: reserved-memory {
-		#address-cells = <2>;
-		#size-cells = <2>;
-		ranges;
-	};
-};
-
-&cpu_pd_wait {
-	/delete-property/ compatible;
-};
-
-&clk {
-	init-on-array = <IMX8MP_CLK_USDHC3_ROOT
-			 IMX8MP_CLK_NAND_USDHC_BUS
-			 IMX8MP_CLK_HSIO_ROOT
-			 IMX8MP_CLK_UART4_ROOT>;
-};
-
-&{/busfreq} {
-	status = "disabled";
-};
-
-&{/reserved-memory} {
-	jh_reserved: jh@fdc00000 {
-		no-map;
-		reg = <0 0xfdc00000 0x0 0x400000>;
-	};
-
-	loader_reserved: loader@fdb00000 {
-		no-map;
-		reg = <0 0xfdb00000 0x0 0x00100000>;
-	};
-
-	ivshmem_reserved: ivshmem@fda00000 {
-		no-map;
-		reg = <0 0xfda00000 0x0 0x00100000>;
-	};
-
-	ivshmem2_reserved: ivshmem2@fd900000 {
-		no-map;
-		reg = <0 0xfd900000 0x0 0x00100000>;
-	};
-
-	pci_reserved: pci@fd700000 {
-		no-map;
-		reg = <0 0xfd700000 0x0 0x00200000>;
-	};
-
-	inmate_reserved: inmate@c0000000 {
-		no-map;
-		reg = <0 0xc0000000 0x0 0x3d700000>;
-	};
-};
-
-&{/reserved-memory/linux,cma} {
-	size = <0 0x28000000>;
-	alloc-ranges = <0 0x40000000 0 0x60000000>;
-};
-
-&iomuxc {
-	pinctrl_uart4: uart4grp {
-		fsl,pins = <
-			MX8MP_IOMUXC_UART4_RXD__UART4_DCE_RX	0x140
-			MX8MP_IOMUXC_UART4_TXD__UART4_DCE_TX	0x140
-		>;
-	};
-};
-
-&usdhc3 {
-	status = "disabled";
-};
-
-&uart4 {
-	/delete-property/ dmas;	
-	/delete-property/ dma-names;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart4>;
-	status = "disabled";
-};
-
-&uart2 {
-	/* uart4 is used by the 2nd OS, so configure pin and clk */
-	pinctrl-0 = <&pinctrl_uart2>, <&pinctrl_uart4>;
-	assigned-clocks = <&clk IMX8MP_CLK_UART4>;
-	assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
-};
-
-&usdhc2 {
-	pinctrl-0 = <&pinctrl_usdhc3>, <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
-	pinctrl-1 = <&pinctrl_usdhc3>, <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
-	pinctrl-2 = <&pinctrl_usdhc3>, <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-rpmsg-lpv.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-rpmsg-lpv.dts
index db1c5f44e62a..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-rpmsg-lpv.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-rpmsg-lpv.dts
@@ -1,9 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-/*
- * Copyright 2019 NXP
- */
 
-/dts-v1/;
-
-
-#include "imx8mp.dtsi"
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-rpmsg.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-rpmsg.dts
index db1c5f44e62a..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-rpmsg.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-rpmsg.dts
@@ -1,9 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-/*
- * Copyright 2019 NXP
- */
 
-/dts-v1/;
-
-
-#include "imx8mp.dtsi"
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-sof-wm8960.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-sof-wm8960.dts
index 22347b0509d5..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-sof-wm8960.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-sof-wm8960.dts
@@ -1,108 +1,3 @@
-// SPDX-License-Identifier: GPL-2.0+
-// Copyright NXP 2020
 
-#include "imx8mp-evk.dts"
-
-/ {
-	reserved-memory {
-		/delete-node/ dsp_reserved;
-		/delete-node/ dsp_reserved_heap;
-		/delete-node/ dsp_vdev0vring0;
-		/delete-node/ dsp_vdev0vring1;
-		/delete-node/ dsp_vdev0buffer;
-
-		dsp_reserved: dsp@92400000 {
-			reg = <0 0x92400000 0 0x2000000>;
-			no-map;
-		};
-	};
-
-	sound-wm8960 {
-		status = "disabled";
-	};
-
-	sound-micfil {
-		status = "disabled";
-	};
-
-	sof-sound-wm8960 {
-		compatible = "simple-audio-card";
-		label = "wm8960-audio";
-		simple-audio-card,bitclock-master = <&sndcodec>;
-		simple-audio-card,frame-master = <&sndcodec>;
-		simple-audio-card,hp-det-gpio = <&gpio4 28 0>;
-		simple-audio-card,widgets =
-			"Headphone", "Headphones",
-			"Speaker", "Ext Spk",
-			"Microphone", "Mic Jack";
-		simple-audio-card,routing =
-			"Headphones", "HP_L",
-			"Headphones", "HP_R",
-			"Ext Spk", "SPK_LP",
-			"Ext Spk", "SPK_LN",
-			"Ext Spk", "SPK_RP",
-			"Ext Spk", "SPK_RN",
-			"LINPUT1", "Mic Jack",
-			"LINPUT3", "Mic Jack",
-			"Mic Jack", "MICB";
-		simple-audio-card,dai-link {
-			format = "i2s";
-			cpu {
-				sound-dai = <&dsp 1>;
-			};
-			sndcodec: codec {
-				sound-dai = <&codec>;
-			};
-		};
-	};
-};
-
-&dsp {
-	#sound-dai-cells = <1>;
-	compatible = "fsl,imx8mp-dsp";
-	reg = <0x0 0x3B6E8000 0x0 0x88000>;
-
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_sai3>;
-
-	power-domains = <&audiomix_pd>;
-	audiomix-dsp-regmap = <&audio_blk_ctrl>;
-
-	assigned-clocks = <&clk IMX8MP_CLK_SAI3>;
-	assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL1_OUT>;
-	assigned-clock-rates = <12288000>;
-	clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_OCRAMA_IPG>,
-		<&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_DSP_ROOT>,
-		<&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_DSPDBG_ROOT>,
-		<&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_SAI3_IPG>, <&clk IMX8MP_CLK_DUMMY>,
-		<&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_SAI3_MCLK1>, <&clk IMX8MP_CLK_DUMMY>,
-		<&clk IMX8MP_CLK_DUMMY>,
-		<&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_SDMA3_ROOT>;
-
-	clock-names = "ipg", "ocram", "core",
-		"sai3_bus", "sai3_mclk0", "sai3_mclk1", "sai3_mclk2", "sai3_mclk3",
-		"sdma3_root";
-
-	mbox-names = "txdb0", "txdb1", "rxdb0", "rxdb1";
-	mboxes = <&mu2 2 0>, <&mu2 2 1>,
-		 <&mu2 3 0>, <&mu2 3 1>;
-	memory-region = <&dsp_reserved>;
-	/delete-property/ firmware-name;
-
-	tplg-name = "sof-imx8mp-wm8960.tplg";
-	machine-drv-name = "asoc-simple-card";
-	status = "okay";
-};
-
-&codec {
-	#sound-dai-cells = <0>;
-	status = "okay";
-};
-
-&sai3 {
-	status = "disabled";
-};
-
-&sdma3 {
-	status = "disabled";
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-spdif-lb.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-spdif-lb.dts
index 367aa99a1cef..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-spdif-lb.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-spdif-lb.dts
@@ -1,38 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
-/*
- * Copyright 2020 NXP
- *
- * This DTB showcase SPDIF loop back setup on i.MX8MP EVK.
- * The signal path used to route SPDIF signal in loopback mode is:
- *
- * SPDIF_TX -> I2C5_SCL -> I2C5_SCL_3V3 -> J22 pin 3 ->
- * J22 pin 5 -> I2C5_SDA_3V3 -> I2C5_SDA -> SPDIF_RX
- */
-
-#include "imx8mp-evk.dts"
-
-/ {
-	/delete-node/ regulator-can1-stby;
-};
-
-/delete-node/ &flexcan1;
-
-&xcvr {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_xcvr>;
-	pinctrl-assert-gpios = <&pca6416 2 GPIO_ACTIVE_HIGH>;
-};
-
-&iomuxc {
-
-	/delete-node/ flexcan1grp;
-	/delete-node/ flexcan1reggrp;
-
-	pinctrl_xcvr: xcvrgrp {
-		fsl,pins = <
-			MX8MP_IOMUXC_SPDIF_RX__AUDIOMIX_SPDIF1_IN	0xd6
-			MX8MP_IOMUXC_SPDIF_TX__AUDIOMIX_SPDIF1_OUT	0xd6
-		>;
-	};
-};
 
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-usdhc1-m2.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-usdhc1-m2.dts
index 0b77befae728..56ecc167f507 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-usdhc1-m2.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-usdhc1-m2.dts
@@ -1,80 +1,3 @@
-// SPDX-License-Identifier: (GPL-2.0 OR MIT)
-/*
- * Copyright 2021 NXP
- */
 
-#include "imx8mp-evk.dts"
-
-/ {
-	usdhc1_pwrseq: usdhc1_pwrseq {
-		compatible = "mmc-pwrseq-simple";
-		reset-gpios = <&gpio2 6 GPIO_ACTIVE_LOW>;
-	};
-};
-
-&iomuxc {
-	pinctrl_usdhc1: usdhc1grp {
-		fsl,pins = <
-			MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK	0x190
-			MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD	0x1d0
-			MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0	0x1d0
-			MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1	0x1d0
-			MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2	0x1d0
-			MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3	0x1d0
-			MX8MP_IOMUXC_SD1_DATA4__GPIO2_IO06	0x10
-		>;
-	};
-
-	pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
-		fsl,pins = <
-			MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK	0x194
-			MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD	0x1d4
-			MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0	0x1d4
-			MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1	0x1d4
-			MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2	0x1d4
-			MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3	0x1d4
-			MX8MP_IOMUXC_SD1_DATA4__GPIO2_IO06	0x10
-		>;
-	};
-
-	pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
-		fsl,pins = <
-			MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK	0x196
-			MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD	0x1d6
-			MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0	0x1d6
-			MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1	0x1d6
-			MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2	0x1d6
-			MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3	0x1d6
-			MX8MP_IOMUXC_SD1_DATA4__GPIO2_IO06	0x10
-		>;
-	};
-};
-
-&pcie {
-	status = "disabled";
-	/delete-node/ wifi_wake_host;
-};
-
-&pcie_phy {
-	status = "disabled";
-};
-
-&usdhc1 {
-	pinctrl-names = "default", "state_100mhz", "state_200mhz";
-	pinctrl-0 = <&pinctrl_usdhc1>;
-	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
-	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
-	keep-power-in-suspend;
-	non-removable;
-	wakeup-source;
-	mmc-pwrseq = <&usdhc1_pwrseq>;
-	fsl,sdio-async-interrupt-enabled;
-	status = "okay";
-
-	wifi_wake_host {
-		compatible = "nxp,wifi-wake-host";
-		interrupt-parent = <&gpio2>;
-		interrupts = <9 IRQ_TYPE_LEVEL_LOW>;
-		interrupt-names = "host-wake";
-	};
-};
+/dts-v1/; 
+/ { compatible = "fsl,imx8mp-evk"; };
diff --git a/oe-logs b/oe-logs
index 3f331defe2cc..776985812e79 120000
--- a/oe-logs
+++ b/oe-logs
@@ -1 +1 @@
-/media/superuser/GlobalStorage/Projects/3043-50/users/orel_e/decoder_pcb_yocto/build/tmp/work/imx8mpevk-poky-linux/linux-imx/5.15.71+git999-r0/temp
\ No newline at end of file
+/media/superuser/GlobalStorage/Projects/3043-50/users/orel_e/test/build/tmp/work/imx8mpevk-poky-linux/linux-imx/5.15.71+git999-r0/temp
\ No newline at end of file
diff --git a/oe-workdir b/oe-workdir
index bfc168ba2fb5..8a8db782252f 120000
--- a/oe-workdir
+++ b/oe-workdir
@@ -1 +1 @@
-/media/superuser/GlobalStorage/Projects/3043-50/users/orel_e/decoder_pcb_yocto/build/tmp/work/imx8mpevk-poky-linux/linux-imx/5.15.71+git999-r0
\ No newline at end of file
+/media/superuser/GlobalStorage/Projects/3043-50/users/orel_e/test/build/tmp/work/imx8mpevk-poky-linux/linux-imx/5.15.71+git999-r0
\ No newline at end of file
