#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Oct 26 19:00:37 2022
# Process ID: 12308
# Current directory: D:/GitProjects/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1684 D:\GitProjects\HustProjects\Project_Of_HardwareSystem_2022\2022秋硬件综合训练课设资料发布包\cpu21-riscv\Verilog\cpu21-riscv\Single_cycle_CPU\single_cycle_cpu.xpr
# Log file: D:/GitProjects/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/vivado.log
# Journal file: D:/GitProjects/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU\vivado.jou
#-----------------------------------------------------------
sstart_guiopen_project D:/GitProjects/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/single_cycle_cpu.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/GitProjects/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU'
INFO: [Project 1-313] Project file moved from 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU' since last save.
SScanning sources...Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
IINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.oopen_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 1004.605 ; gain = 0.000uupdate_compile_order -fileset sources_1cexit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 26 20:04:50 2022...
22秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Bit_Extender_7_32_UN.v w ]
add_files D:/GitProjects/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Bit_Extender_7_32_UN.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/GitProjects/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1

launch_runs impl_1 -jobs 6
[Wed Oct 26 19:58:53 2022] Launched synth_1...
Run output will be captured here: D:/GitProjects/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1/runme.log
[Wed Oct 26 19:58:53 2022] Launched impl_1...
Run output will be captured here: D:/GitProjects/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/GitProjects/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Oct 26 20:03:11 2022] Launched synth_1...
Run output will be captured here: D:/GitProjects/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1/runme.log
[Wed Oct 26 20:03:11 2022] Launched impl_1...
Run output will be captured here: D:/GitProjects/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Oct 26 20:04:59 2022] Launched synth_1...
Run output will be captured here: D:/GitProjects/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1/runme.log
[Wed Oct 26 20:04:59 2022] Launched impl_1...
Run output will be captured here: D:/GitProjects/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Oct 26 20:07:12 2022] Launched synth_1...
Run output will be captured here: D:/GitProjects/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1/runme.log
[Wed Oct 26 20:07:12 2022] Launched impl_1...
Run output will be captured here: D:/GitProjects/HustProjects/Project_Of_HardwareSystem_2022/2022秋硬件综合训练课设资料发布包/cpu21-riscv/Verilog/cpu21-riscv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 26 20:12:14 2022...
