<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>ROIC项目电路设计与调试 | planckgh</title><meta name="author" content="planckgh,planckgh@gmail.com"><meta name="copyright" content="planckgh"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="设计部分软件设计FPGA开发代码框架 数据接收与解串思考 lvds的本质是差分对，有利于更高频率的数据传输，但是更高频率的数据传输往往带来一个更小的时序裕度，这对于路由有更高的要求。如果放宽PCB路由限制，lvds数据会带来数据位相对位移问题（deskew），因此，需要在高频的lvds数据帧的帧头和帧尾会插入同步码，利用去偏移算法进行位对齐（bitslip）。  可是这一切都建立在更高频的数据传输">
<meta property="og:type" content="article">
<meta property="og:title" content="ROIC项目电路设计与调试">
<meta property="og:url" content="https://planckzgh.github.io/2024/01/31/ROIC%E9%A1%B9%E7%9B%AE%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E4%B8%8E%E8%B0%83%E8%AF%95/index.html">
<meta property="og:site_name" content="planckgh">
<meta property="og:description" content="设计部分软件设计FPGA开发代码框架 数据接收与解串思考 lvds的本质是差分对，有利于更高频率的数据传输，但是更高频率的数据传输往往带来一个更小的时序裕度，这对于路由有更高的要求。如果放宽PCB路由限制，lvds数据会带来数据位相对位移问题（deskew），因此，需要在高频的lvds数据帧的帧头和帧尾会插入同步码，利用去偏移算法进行位对齐（bitslip）。  可是这一切都建立在更高频的数据传输">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://planckzgh.github.io/img/bg1.jpg">
<meta property="article:published_time" content="2024-01-31T14:40:07.000Z">
<meta property="article:modified_time" content="2024-02-01T16:30:10.225Z">
<meta property="article:author" content="planckgh">
<meta property="article:tag" content="总结">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://planckzgh.github.io/img/bg1.jpg"><link rel="shortcut icon" href="/img/Planck.jpeg"><link rel="canonical" href="https://planckzgh.github.io/2024/01/31/ROIC%E9%A1%B9%E7%9B%AE%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E4%B8%8E%E8%B0%83%E8%AF%95/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":200},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '天',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":500,"languages":{"author":"作者: planckgh","link":"链接: ","source":"来源: planckgh","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: {"chs_to_cht":"你已切换为繁体中文","cht_to_chs":"你已切换为简体中文","day_to_night":"你已切换为深色模式","night_to_day":"你已切换为浅色模式","bgLight":"#49b1f5","bgDark":"#1f1f1f","position":"bottom-left"},
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: true,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'ROIC项目电路设计与调试',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2024-02-02 00:30:10'
}</script><script>(win=>{
      win.saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
    
      win.getScript = (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        script.onerror = reject
        script.onload = script.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          script.onload = script.onreadystatechange = null
          resolve()
        }

        Object.keys(attr).forEach(key => {
          script.setAttribute(key, attr[key])
        })

        document.head.appendChild(script)
      })
    
      win.getCSS = (url, id = false) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onerror = reject
        link.onload = link.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          link.onload = link.onreadystatechange = null
          resolve()
        }
        document.head.appendChild(link)
      })
    
      win.activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })(window)</script><meta name="generator" content="Hexo 7.0.0"><link rel="alternate" href="/atom.xml" title="planckgh" type="application/atom+xml">
</head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">加载中...</div></div></div><script>(()=>{
  const $loadingBox = document.getElementById('loading-box')
  const $body = document.body
  const preloader = {
    endLoading: () => {
      $body.style.overflow = ''
      $loadingBox.classList.add('loaded')
    },
    initLoading: () => {
      $body.style.overflow = 'hidden'
      $loadingBox.classList.remove('loaded')
    }
  }

  preloader.initLoading()
  window.addEventListener('load',() => { preloader.endLoading() })

  if (false) {
    document.addEventListener('pjax:send', () => { preloader.initLoading() })
    document.addEventListener('pjax:complete', () => { preloader.endLoading() })
  }
})()</script><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/Planck.jpeg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">15</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">6</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">3</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/bg1.jpg')"><nav id="nav"><span id="blog-info"><a href="/" title="planckgh"><img class="site-icon" src="/img/Planck.jpeg"/><span class="site-name">planckgh</span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">ROIC项目电路设计与调试</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2024-01-31T14:40:07.000Z" title="发表于 2024-01-31 22:40:07">2024-01-31</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2024-02-01T16:30:10.225Z" title="更新于 2024-02-02 00:30:10">2024-02-02</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E9%A1%B9%E7%9B%AE%E7%BB%8F%E9%AA%8C/">项目经验</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">4.3k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>18分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="ROIC项目电路设计与调试"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="设计部分"><a href="#设计部分" class="headerlink" title="设计部分"></a>设计部分</h1><h2 id="软件设计"><a href="#软件设计" class="headerlink" title="软件设计"></a>软件设计</h2><h3 id="FPGA开发"><a href="#FPGA开发" class="headerlink" title="FPGA开发"></a>FPGA开发</h3><h4 id="代码框架"><a href="#代码框架" class="headerlink" title="代码框架"></a>代码框架</h4><p><img src="/:/667ea02e5a9648e89431f6d19eba1d43" alt="CodeStructure.png"></p>
<h4 id="数据接收与解串"><a href="#数据接收与解串" class="headerlink" title="数据接收与解串"></a>数据接收与解串</h4><h5 id="思考"><a href="#思考" class="headerlink" title="思考"></a>思考</h5><ul>
<li><p>lvds的本质是差分对，有利于更高频率的数据传输，但是更高频率的数据传输往往带来一个更小的时序裕度，这对于路由有更高的要求。如果放宽PCB路由限制，lvds数据会带来数据位相对位移问题（deskew），因此，需要在高频的lvds数据帧的帧头和帧尾会插入同步码，利用去偏移算法进行位对齐（bitslip）。</p>
</li>
<li><p>可是这一切都建立在更高频的数据传输速率上，对于ROIC项目，数据传输速率位5MHz，双倍采样后也不过10MHz，对于这种低频速率，PCB路由造成的影响不大，可以直接简单的进行lvds差分转单端，根据FR和DCO信号处理数据。</p>
</li>
<li><p>情况有变，我们的模拟量是5MHz，但是数据位时钟是50MHz以上，二倍采样能达到100MHz以上。我感觉就模拟量时钟而言，IMX990也不过如此。可能就几十兆左右。</p>
</li>
<li><p>也就是说，还得做lvds位对齐和数据解串。但是这里我们有FR信号，是否意味着与传统方式有变化，在FR上升沿开始一次12bit的数据传输，倘若出现位偏移，</p>
</li>
<li><p>现在的情况是，ADC提供一个数据输出测试Pattern，可以指定数据输出，需要知道是否只需要进行一次位对齐处理即可，按常理说应该是只需要在上电后进行一次位对齐处理就可以了。</p>
</li>
<li><p>延迟部分，解串部分，位对齐部分（关键是去偏移算法和tap的动态计算）所以延迟tap是关键，延迟原语，延迟模式，去偏移算法等等。</p>
</li>
<li><p>另外还有解串1：6，1：4，1：8都是什么含义，输入输出如何？<br>看解串器原语，确定位宽对输入输出的影响。以及各个原语的输入输出参数联系。</p>
</li>
<li><p>关键是ug471</p>
</li>
<li><p>真正对于该项目，实际上不需要相位纠偏，因为时延很小。只需要进行数据接串即可，甚至不需要延时原语。直接进入数据解串。或者说，甚至直接进行差分转单端之后的数据采样。</p>
</li>
<li><p>还有就是一定可以应用参考样例的。</p>
</li>
</ul>
<h4 id="像素顺序的调整"><a href="#像素顺序的调整" class="headerlink" title="像素顺序的调整"></a>像素顺序的调整</h4><ol>
<li><p>方案一：高速时钟输出</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line">&#123;signal: [</span><br><span class="line">  [&#x27;wr: 25.6us&#x27;,</span><br><span class="line">  &#123;name: &#x27;DCO:60MHz&#x27;, wave: &#x27;l...pp|ppp|ppp|ppp|ppp|ppp|ppp|ppp|p&#x27;&#125;,</span><br><span class="line">  &#123;name: &#x27;FR:5MHz&#x27;, wave: &#x27;lppppp|pp&#x27;,period:4&#125;,</span><br><span class="line">  &#123;name: &#x27;ch1&#x27;,      wave: &#x27;x22222|2x&#x27;,data: [&#x27;1  &#x27;,&#x27;2  &#x27;,&#x27;3  &#x27;,&#x27;4  &#x27;,&#x27;&#x27;,&#x27;127&#x27;],period:4&#125;,</span><br><span class="line">  &#123;name: &#x27;ch2&#x27;,      wave: &#x27;x22222|2x&#x27;,data: [&#x27;128&#x27;,&#x27;129&#x27;,&#x27;130&#x27;,&#x27;131&#x27;,&#x27;&#x27;,&#x27;256&#x27;],period:4&#125;,</span><br><span class="line">  &#123;name: &#x27;ch3&#x27;,      wave: &#x27;x22222|2x&#x27;,data: [&#x27;257&#x27;,&#x27;258&#x27;,&#x27;259&#x27;,&#x27;260&#x27;,&#x27;&#x27;,&#x27;384&#x27;],period:4&#125;,</span><br><span class="line">  &#123;name: &#x27;ch4&#x27;,      wave: &#x27;x22222|2x&#x27;,data: [&#x27;385&#x27;,&#x27;386&#x27;,&#x27;387&#x27;,&#x27;388&#x27;,&#x27;&#x27;,&#x27;512&#x27;],period:4&#125;,</span><br><span class="line">  &#123;name: &#x27;EOC&#x27;, wave: &#x27;lh......l&#x27;, period: 4&#125;,</span><br><span class="line">  ],</span><br><span class="line">  &#123;&#125;,</span><br><span class="line">  [&#x27;rd: 2us&#x27;,</span><br><span class="line">  &#123;name: &#x27;EOC&#x27;, wave: &#x27;hl......h&#x27;, period: 4&#125;,</span><br><span class="line">  &#123;name: &#x27;row_clk:323MHz&#x27;,   wave: &#x27;l...ppppp|ppppp|ppppp|ppppp|pppppppp&#x27;,period:1&#125;,</span><br><span class="line">  &#123;name: &#x27;row_pixel&#x27;, wave: &#x27;xxxx22222|22222|22222|22222|2222xxxx&#x27;,data:[&#x27;1&#x27;,&#x27;2&#x27;,&#x27;3&#x27;,&#x27;4&#x27;,&#x27;&#x27;,&#x27;128&#x27;,&#x27;129&#x27;,&#x27;130&#x27;,&#x27;131&#x27;,&#x27;&#x27;,&#x27;257&#x27;,&#x27;258&#x27;,&#x27;259&#x27;,&#x27;260&#x27;,&#x27;&#x27;,&#x27;385&#x27;,&#x27;386&#x27;,&#x27;387&#x27;,&#x27;388&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;512&#x27;]&#125;,</span><br><span class="line">  ]</span><br><span class="line">],</span><br><span class="line"> config:&#123;hscale: 1&#125;,</span><br><span class="line"> head  :&#123;text: &#x27;方案一&#x27;,  tick: -3, every: 1&#125;,</span><br><span class="line"> foot  :&#123;text: &#x27;图 1: 在EOC高电平时写入数据到双口RAM，在EOC低电平时从双口RAM读取数据。&#x27;&#125;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
</li>
<li><p>方案二：直接输出</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line">&#123;signal: [</span><br><span class="line">  &#123;name: &#x27;DCO:60MHz&#x27;, wave: &#x27;l...pp|ppp|ppp|ppp|ppp|ppp|ppp|ppp|p&#x27;&#125;,</span><br><span class="line">  &#123;name: &#x27;pix_clk:5MHz&#x27;, wave: &#x27;lPPPPP|pp&#x27;,period:4&#125;,</span><br><span class="line">  &#123;name: &#x27;ch1&#x27;,      wave: &#x27;x22222|2x&#x27;,data: [&#x27;1  &#x27;,&#x27;2  &#x27;,&#x27;3  &#x27;,&#x27;4  &#x27;,&#x27;&#x27;,&#x27;128&#x27;],period:4&#125;,</span><br><span class="line">  &#123;name: &#x27;ch2&#x27;,      wave: &#x27;x22222|2x&#x27;,data: [&#x27;129&#x27;,&#x27;130&#x27;,&#x27;131&#x27;,&#x27;132&#x27;,&#x27;&#x27;,&#x27;256&#x27;],period:4&#125;,</span><br><span class="line">  &#123;name: &#x27;ch3&#x27;,      wave: &#x27;x22222|2x&#x27;,data: [&#x27;257&#x27;,&#x27;258&#x27;,&#x27;259&#x27;,&#x27;260&#x27;,&#x27;&#x27;,&#x27;384&#x27;],period:4&#125;,</span><br><span class="line">  &#123;name: &#x27;ch4&#x27;,      wave: &#x27;x22222|2x&#x27;,data: [&#x27;385&#x27;,&#x27;386&#x27;,&#x27;387&#x27;,&#x27;388&#x27;,&#x27;&#x27;,&#x27;512&#x27;],period:4&#125;,</span><br><span class="line">  &#123;name: &#x27;EOC&#x27;, wave: &#x27;lh......l&#x27;, period: 4&#125;,</span><br><span class="line">  &#123;name: &#x27;pixs_valid&#x27;, wave: &#x27;l.h......&#x27;, period: 4&#125;,</span><br><span class="line">  &#123;name: &#x27;pixs_clk:20MHz&#x27;,   wave: &#x27;l...ppppppppppppppppppppppppppp|pppp&#x27;,period:1&#125;,</span><br><span class="line">  &#123;name: &#x27;o_pixels&#x27;, wave: &#x27;xxxxxxxx22222222222222222222222|2222&#x27;,data:[&#x27;1&#x27;,&#x27;129&#x27;,&#x27;257&#x27;,&#x27;385&#x27;,&#x27;2&#x27;,&#x27;130&#x27;,&#x27;258&#x27;,&#x27;386&#x27;,&#x27;3&#x27;,&#x27;131&#x27;,&#x27;259&#x27;,&#x27;387&#x27;,&#x27;4&#x27;,&#x27;132&#x27;,&#x27;260&#x27;,&#x27;388&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;128&#x27;,&#x27;256&#x27;,&#x27;384&#x27;,&#x27;512&#x27;]&#125;,</span><br><span class="line">],</span><br><span class="line"> config:&#123;hscale: 1&#125;,</span><br><span class="line"> head  :&#123;text: &#x27;方案二&#x27;,  tick: -3, every: 1&#125;,</span><br><span class="line"> foot  :&#123;text: &#x27;&#x27;&#125;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>
</li>
<li><p>方案三：RAM转存顺序输出</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br></pre></td><td class="code"><pre><span class="line">&#123;signal: [</span><br><span class="line">   &#123;name: &#x27;DCO:60MHz&#x27;, wave: &#x27;l...pp|ppp|ppp|ppp|ppp|ppp|ppp|ppp|p&#x27;&#125;,</span><br><span class="line">  [&#x27;1st stage&#x27;,</span><br><span class="line">    &#123;name: &#x27;pix_clk:5MHz&#x27;, wave: &#x27;lPPPPP|pp&#x27;,period:4&#125;,</span><br><span class="line">    &#123;name: &#x27;EOC&#x27;, wave: &#x27;lh......l&#x27;, period: 4&#125;,</span><br><span class="line">    &#123;name: &#x27;ch1&#x27;,      wave: &#x27;x33333|3x&#x27;,data: [&#x27;p1  &#x27;,&#x27;p2  &#x27;,&#x27;p3  &#x27;,&#x27;p4  &#x27;,&#x27;&#x27;,&#x27;p128&#x27;],period:4&#125;,</span><br><span class="line">    &#123;name: &#x27;ch2&#x27;,      wave: &#x27;x33333|3x&#x27;,data: [&#x27;p129&#x27;,&#x27;p130&#x27;,&#x27;p131&#x27;,&#x27;p132&#x27;,&#x27;&#x27;,&#x27;p256&#x27;],period:4&#125;,</span><br><span class="line">    &#123;name: &#x27;ch3&#x27;,      wave: &#x27;x33333|3x&#x27;,data: [&#x27;p257&#x27;,&#x27;p258&#x27;,&#x27;p259&#x27;,&#x27;p260&#x27;,&#x27;&#x27;,&#x27;p384&#x27;],period:4&#125;,</span><br><span class="line">    &#123;name: &#x27;ch4&#x27;,      wave: &#x27;x33333|3x&#x27;,data: [&#x27;p385&#x27;,&#x27;p386&#x27;,&#x27;p387&#x27;,&#x27;p388&#x27;,&#x27;&#x27;,&#x27;p512&#x27;],period:4&#125;,</span><br><span class="line">    &#123;name: &#x27;wr_clk:20MHz&#x27;,   wave: &#x27;l...ppppppppppppppppppppppppppp|pppp&#x27;,period:1&#125;,</span><br><span class="line">    &#123;name: &#x27;RAM1:1KB&#x27;,  wave: &#x27;xxxxxxxx33333333333333333333333|3333&#x27;,data:[&#x27;p1&#x27;,&#x27;p129&#x27;,&#x27;p257&#x27;,&#x27;p385&#x27;,&#x27;p2&#x27;,&#x27;p130&#x27;,&#x27;p258&#x27;,&#x27;p386&#x27;,&#x27;p3&#x27;,&#x27;p131&#x27;,&#x27;p259&#x27;,&#x27;p387&#x27;,&#x27;p4&#x27;,&#x27;p132&#x27;,&#x27;p260&#x27;,&#x27;p388&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;p128&#x27;,&#x27;p256&#x27;,&#x27;p384&#x27;,&#x27;p512&#x27;]&#125;,</span><br><span class="line">    &#123;name: &#x27;RAM1:addr&#x27;, wave: &#x27;xxxxxxxx22222222222222222222222|2222&#x27;,data:[&#x27;1&#x27;,&#x27;129&#x27;,&#x27;257&#x27;,&#x27;385&#x27;,&#x27;2&#x27;,&#x27;130&#x27;,&#x27;258&#x27;,&#x27;386&#x27;,&#x27;3&#x27;,&#x27;131&#x27;,&#x27;259&#x27;,&#x27;387&#x27;,&#x27;4&#x27;,&#x27;132&#x27;,&#x27;260&#x27;,&#x27;388&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;128&#x27;,&#x27;256&#x27;,&#x27;384&#x27;,&#x27;512&#x27;]&#125;,</span><br><span class="line">    &#123;name: &#x27;RAM2:1KB&#x27;,  wave: &#x27;xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx|3333&#x27;,data:[&#x27;p1-&#x27;,&#x27;p2-&#x27;,&#x27;p3-&#x27;,&#x27;p4-&#x27;]&#125;,</span><br><span class="line">    &#123;name: &#x27;RAM2:addr&#x27;, wave: &#x27;xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx|2222&#x27;,data:[&#x27;1-128&#x27;,&#x27;129-256&#x27;,&#x27;257-384&#x27;,&#x27;385-512&#x27;]&#125;,</span><br><span class="line">   ],</span><br><span class="line">  &#123;&#125;,</span><br><span class="line">  [&#x27;2nd stage&#x27;, </span><br><span class="line">    &#123;name: &#x27;pixs_valid&#x27;, wave: &#x27;lh......l&#x27;, period: 4&#125;,</span><br><span class="line">    &#123;name: &#x27;pixs_clk:20MHz&#x27;,   wave: &#x27;l...ppppppppppppppppppppppp|ppppl...&#x27;,period:1&#125;,</span><br><span class="line">    &#123;name: &#x27;o_pixels:FIFO&#x27;,  wave: &#x27;xxxx33333|3333|............|3333xxxx&#x27;,data:[&#x27;p1&#x27;,&#x27;p2&#x27;,&#x27;p3&#x27;,&#x27;p4&#x27;,&#x27;&#x27;,&#x27;p128&#x27;,&#x27;p129&#x27;,&#x27;p130&#x27;,&#x27;&#x27;,&#x27;p509&#x27;,&#x27;p510&#x27;,&#x27;p511&#x27;,&#x27;p512&#x27;]&#125;,</span><br><span class="line">    &#123;&#125;, </span><br><span class="line">    &#123;name: &#x27;pix_clk:5MHz&#x27;, wave: &#x27;lPPPPP|pp&#x27;,period:4&#125;,</span><br><span class="line">    &#123;name: &#x27;EOC&#x27;, wave: &#x27;lh......l&#x27;, period: 4&#125;,</span><br><span class="line">    &#123;name: &#x27;ch1&#x27;,      wave: &#x27;x44444|4x&#x27;,data: [&#x27;q1  &#x27;,&#x27;q2  &#x27;,&#x27;q3  &#x27;,&#x27;q4  &#x27;,&#x27;&#x27;,&#x27;q128&#x27;],period:4&#125;,</span><br><span class="line">    &#123;name: &#x27;ch2&#x27;,      wave: &#x27;x44444|4x&#x27;,data: [&#x27;q129&#x27;,&#x27;q130&#x27;,&#x27;q131&#x27;,&#x27;q132&#x27;,&#x27;&#x27;,&#x27;q256&#x27;],period:4&#125;,</span><br><span class="line">    &#123;name: &#x27;ch3&#x27;,      wave: &#x27;x44444|4x&#x27;,data: [&#x27;q257&#x27;,&#x27;q258&#x27;,&#x27;q259&#x27;,&#x27;q260&#x27;,&#x27;&#x27;,&#x27;q384&#x27;],period:4&#125;,</span><br><span class="line">    &#123;name: &#x27;ch4&#x27;,      wave: &#x27;x44444|4x&#x27;,data: [&#x27;q385&#x27;,&#x27;q386&#x27;,&#x27;q387&#x27;,&#x27;q388&#x27;,&#x27;&#x27;,&#x27;q512&#x27;],period:4&#125;,</span><br><span class="line">    &#123;name: &#x27;wr_clk:20MHz&#x27;,   wave: &#x27;l.......ppppppppppppppppppppppp|pppp&#x27;,period:1&#125;,</span><br><span class="line">    &#123;name: &#x27;RAM1:1KB&#x27;,  wave: &#x27;xxxxxxxx44444444444444444444444|4444&#x27;,data:[&#x27;q1&#x27;,&#x27;q129&#x27;,&#x27;q257&#x27;,&#x27;q385&#x27;,&#x27;q2&#x27;,&#x27;q130&#x27;,&#x27;q258&#x27;,&#x27;q386&#x27;,&#x27;q3&#x27;,&#x27;q131&#x27;,&#x27;q259&#x27;,&#x27;q387&#x27;,&#x27;q4&#x27;,&#x27;q132&#x27;,&#x27;q260&#x27;,&#x27;q388&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;q128&#x27;,&#x27;q256&#x27;,&#x27;q384&#x27;,&#x27;q512&#x27;]&#125;,</span><br><span class="line">    &#123;name: &#x27;RAM1:addr&#x27;, wave: &#x27;xxxxxxxx22222222222222222222222|2222&#x27;,data:[&#x27;1&#x27;,&#x27;129&#x27;,&#x27;257&#x27;,&#x27;385&#x27;,&#x27;2&#x27;,&#x27;130&#x27;,&#x27;258&#x27;,&#x27;386&#x27;,&#x27;3&#x27;,&#x27;131&#x27;,&#x27;259&#x27;,&#x27;387&#x27;,&#x27;4&#x27;,&#x27;132&#x27;,&#x27;260&#x27;,&#x27;388&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;&#x27;,&#x27;128&#x27;,&#x27;256&#x27;,&#x27;384&#x27;,&#x27;512&#x27;]&#125;,</span><br><span class="line">    &#123;name: &#x27;RAM2:1KB&#x27;,  wave: &#x27;xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx|4444&#x27;,data:[&#x27;q1-&#x27;,&#x27;q2-&#x27;,&#x27;q3-&#x27;,&#x27;q4-&#x27;]&#125;,</span><br><span class="line">    &#123;name: &#x27;RAM2:addr&#x27;, wave: &#x27;xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx|2222&#x27;,data:[&#x27;1-128&#x27;,&#x27;129-256&#x27;,&#x27;257-384&#x27;,&#x27;385-512&#x27;]&#125;,</span><br><span class="line">   </span><br><span class="line">  ],</span><br><span class="line">],</span><br><span class="line"> config:&#123;hscale: 1&#125;,</span><br><span class="line">   head  :&#123;text: &#x27;方案三&#x27;,  tick: -3, every: 1&#125;,</span><br><span class="line">   foot  :&#123;text: &#x27;FIG1：EOC高读取像素存入RAM1中，EOC低时转存RAM2（2us内）；第一阶段完成后第二阶段将第一阶段的像素按顺序写入fifo；注意：RAM1的写入位宽12，读取位宽384；RAM2的写入位宽384，读取位宽12&#x27;&#125;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure></li>
</ol>
<h3 id="固件设计"><a href="#固件设计" class="headerlink" title="固件设计"></a>固件设计</h3><h4 id="slavefifo的配置"><a href="#slavefifo的配置" class="headerlink" title="slavefifo的配置"></a>slavefifo的配置</h4><h2 id="硬件设计"><a href="#硬件设计" class="headerlink" title="硬件设计"></a>硬件设计</h2><h4 id="数字信号处理板"><a href="#数字信号处理板" class="headerlink" title="数字信号处理板"></a>数字信号处理板</h4><h4 id="模拟信号处理板"><a href="#模拟信号处理板" class="headerlink" title="模拟信号处理板"></a>模拟信号处理板</h4><ol>
<li>齐纳二极管的替代品：TL431系列<br><img src="/:/58041be1edf340109db517c5cd4e0c6d" alt="f29401cad84f3ff3c6ff8d7dc17a5857.png"><br><img src="/:/ede5fc5f25524c8c85de9197c6a8d64a" alt="b108cf799c54b675e7b2f4c5f54efae8.png"></li>
<li>ADC板<br><img src="/:/7e7a2da234b44d84bfceecf7efe26316" alt="ADC Board.png"></li>
<li>ADC的编码输入(ENC)<br><img src="/:/f71f2ce2aa04495ababcc8767bfbcea4" alt="c831b46fb192922362f5c9017a3cc963.png"><br>建议正弦、PECL或LVDS编码输入采用差分编码模式。编码输入通过10k等效电阻内部偏置到1.2V。编码输入可以在VDD（高达3.6V）以上进行，共模范围为1.1V至1.6V。<strong>在差分编码模式中，ENC–应保持至少高于地面200mV，以避免错误触发单端编码模式。</strong> 为了获得良好的抖动性能，ENC+应该具有<strong>快速的上升和下降时间</strong></li>
</ol>
<h3 id="Layout注意"><a href="#Layout注意" class="headerlink" title="Layout注意"></a>Layout注意</h3><h4 id="5-1-LTC217x"><a href="#5-1-LTC217x" class="headerlink" title="5.1 LTC217x"></a>5.1 LTC217x</h4><ol>
<li>需要一块完整的接地平面</li>
<li>数字信号和模拟信号尽可能的分隔开来，不要再模拟信号轨道旁和ADC下方运行数字轨道。</li>
<li>VDD，OVDD，VREF，REFH，REFL引脚应当使用高品质的陶瓷旁路电容器靠近引脚放置，尤其是REFH和REFL之间的电容器。</li>
<li>REFH和REFL之间的0.1uF的电容器应当与LTC217x芯片位于电路板同侧，并尽可能的靠近引脚（1.5mm以内），建议使用0402封装。</li>
<li>REFH和REFL之间的2.2uF的电容器可以离得远一些</li>
<li>连接引脚和旁路电容器的迹线尽量短和宽。</li>
<li>模拟输入信号，编码输入信号和数字输出信号不要彼此相邻。请使用接地填充和接地过孔隔离这些信号。</li>
<li>底部暴露焊盘必须良好地接地以提供更好的散热特性。</li>
<li>数据手册Page28-30提供了Typical Applications的Layout布局图可供参考（六层板）</li>
</ol>
<h4 id="5-2-LTC6419"><a href="#5-2-LTC6419" class="headerlink" title="5.2 LTC6419"></a>5.2 LTC6419</h4><ol>
<li>将输入引脚的杂散电容保持在绝对最小值。</li>
<li>输入输出端保持对称，平衡。</li>
</ol>
<h4 id="5-3-AD5601"><a href="#5-3-AD5601" class="headerlink" title="5.3 AD5601"></a>5.3 AD5601</h4><ol>
<li>AGND-to-DGND的连接必须尽可能靠近AD5601；再ADC处仅保持数字信号和模拟信号路径分隔即可。</li>
<li>电源的旁路电容器尽可能靠近引脚，0.1uF的电容器最好正对着芯片。10uF电容器使用钽电容。0.1uF电容器使用具有低ESR和低ESI的电容器。</li>
</ol>
<h4 id="5-4-LM1117"><a href="#5-4-LM1117" class="headerlink" title="5.4 LM1117"></a>5.4 LM1117</h4><ol>
<li>承载负载电流的迹线必须较宽，以减少寄生电感。</li>
<li>VOUT到ADJ的反馈环路必须尽可能短。</li>
<li>ADJ引脚地旁路电容必须尽可能靠近芯片</li>
</ol>
<h4 id="5-5-CY7C68013A"><a href="#5-5-CY7C68013A" class="headerlink" title="5.5 CY7C68013A"></a>5.5 CY7C68013A</h4><ol>
<li>需要四层阻抗控制板来保持信号质量</li>
<li>DPLUS和DMINUS的迹线长度差应该保持再2mm以内，它们的优选迹线长度为20~30mm。</li>
<li>保持DP和DN迹线下的平面完整。</li>
<li>DP和DN迹线上不要放置过孔。</li>
<li>DP和DN迹线与其他信号线之间的间距不要小于10mm。</li>
</ol>
<h4 id="5-6-LTM4644"><a href="#5-6-LTM4644" class="headerlink" title="5.6 LTM4644"></a>5.6 LTM4644</h4><ol>
<li>IC下方需要有完整的地平面；</li>
<li>为了最大限度地减少通孔传导损耗和热应力，再顶层和其他功率层之间请使用多个通孔进行互连；</li>
<li>电源输入输出迹线尽可能宽；</li>
<li>旁路电容器尽可能靠近IC引脚。</li>
</ol>
<h4 id="5-7-FPGA"><a href="#5-7-FPGA" class="headerlink" title="5.7 FPGA"></a>5.7 FPGA</h4><ol>
<li>旁路电容器接地安装的推荐示例<br><img src="/:/9489c7eef57946f4aadc4fc9aadc3f02" alt="a648599ef5eeedcb4cd43f41cf162207.png"></li>
<li>时钟晶振源尽可能靠近FPGA相应的时钟引脚放置。</li>
<li>时钟线信号尽量走直线，千万避免直角走线，不要使用过孔，不要同时在多个信号层走时钟线。</li>
<li>GCLK，IFCLK，SCLK，SCK是时钟线，DCO_P，DCO_N，ENC_P, ENC_N是时钟差分线。</li>
<li>配置芯片（FLASH）尽量靠近FPGA。</li>
<li>电源层与地层之间的绝缘层应该尽可能薄，以增强耦合电容和平面电容（通常取3~4mil）</li>
<li>电源分割线的间距应该在25~100mil。</li>
<li>电源引脚应该就近直连到相应的电源层，每个电源引脚都应该至少有一个专用过孔连接到电源层。</li>
<li>BANK15走的是LVDS差分线，差分对信号的走线长度必须保持一致，尽量少用过孔。</li>
<li>单端信号与差分信号之间最好能够保证12mm以上的间距，以避免任何串扰影响。</li>
<li>更多FPGA PCB layout知识参见<a target="_blank" rel="noopener" href="https://www.xilinx.com/content/dam/xilinx/support/documents/user_guides/ug483_7Series_PCB.pdf">ug483_7Series_PCB</a></li>
</ol>
<h2 id="调试部分"><a href="#调试部分" class="headerlink" title="调试部分"></a>调试部分</h2><h3 id="软件问题"><a href="#软件问题" class="headerlink" title="软件问题"></a>软件问题</h3><ol>
<li><p>时序不收敛或时序的critical warning</p>
<blockquote>
<p>问题原因与解决方案：</p>
<ol>
<li>做好信号的跨时钟域处理</li>
<li>ILA的采样时钟与信号的时钟域不一致</li>
<li>set false path</li>
</ol>
</blockquote>
</li>
<li><p>USB的FIFO FLAG FULL在FIFO reset之后写四行拉高（FIFO满），设置AUTOPACKETLEN&#x3D;512，但是USB为何不将数据转移至SIE中；</p>
<blockquote>
<p>问题原因与解决方案：<br>暂无</p>
</blockquote>
</li>
<li><p>ILA抓取信号注意：</p>
<blockquote>
<ol>
<li>二倍采样定律</li>
<li>由于ILA生成时间较长，尽量采用一次生成多次例化的方式；抓取多个单比特信号可采用位拼接的方式使用多位宽探针探测</li>
</ol>
</blockquote>
</li>
<li><p>Sensor的FSYNC和EOC没有正常拉高</p>
<blockquote>
<p>问题原因与解决方案：</p>
<ol>
<li>FPGA板存在问题，突出两套板对照调试的好处</li>
</ol>
</blockquote>
</li>
</ol>
<h3 id="硬件问题"><a href="#硬件问题" class="headerlink" title="硬件问题"></a>硬件问题</h3><ol start="0">
<li><p>以后一定要边焊接边调试，焊接的时候图方便，调试的时候就麻烦！！！<br>焊接调试的顺序应该是按模块焊接–&gt;调试–&gt;下一个模块–&gt;调试；<br>对于难以手动焊接的器件可以在最开始使用钢网焊接。<br>绘制原理图的时候就要思考确定针对每一个模块之后的调试手段，尽量给出配置成功的信号（尤其是针对FPGA，MCU等数字芯片），如何表征该芯片配置成功！</p>
</li>
<li><p>LM1117输出的电压不对且无论如何调整保持不变（异常现象），且会拉低微机电源的输出电压（不存在功耗不够的问题）</p>
<blockquote>
<p>问题原因与解决方案：</p>
<ol>
<li>LM1117的焊盘画反了；导致芯片内部的稳压引脚拉低了电源的输出电压；</li>
<li>&#x3D;&#x3D;元器件原理图引脚序号不能乱画，尤其是与别人配合绘制元器件原理图和封装的时候，这次吃大亏了；&#x3D;&#x3D;<br>总结：排除一切不可能，最后的那个就是原因</li>
</ol>
</blockquote>
</li>
<li><p>USB设备无法识别</p>
<blockquote>
<p>问题原因与解决方案：</p>
<ol>
<li>STFW寻求解决方案<a target="_blank" rel="noopener" href="https://bbs.21ic.com/icview-1602916-1-1.html">（得搜索，相信前人的智慧）</a><br><img src="/:/5aef1742e8cd43c2923e677c8515cfbf" alt="aa8365646abeaaf69d3d772bdbf4ee03.png"></li>
<li>第一次由于AVCC和VCC通过磁珠连接，导致USB设备无法识别；去掉磁珠改成直连可解决该问题；</li>
<li>第二次由于Type-C插座存在焊接问题；重新更换焊接该插口可解决该问题；</li>
<li>第三次由于EEPROM芯片因焊盘画反而人为损坏；取消EEPROM可排除此问题。</li>
</ol>
</blockquote>
</li>
<li><p>EA3059电压输出不正确</p>
<blockquote>
<p>问题原因与解决方案：</p>
<ol>
<li>EA3059错买成了EA3059C，EA3059C只有三路正常输出；</li>
<li>EA3059电压输出端有一颗22uF的大电容被错认为是滤波电容；因封装不当为引起注意就以3.3uF的小电容代替导致电压输出不正确；<br>总结：应当完全按照手册进行设计，实际焊接时，对于受实际情况限制存在误焊接的元器件应当立即予以标注，便于后期调试；</li>
</ol>
</blockquote>
</li>
<li><p>Sensor会拉低COM（有DAC配置给出）电压</p>
<blockquote>
<p>问题原因与解决方案：<br>Sensor存在问题，更换Sensor后正常;</p>
</blockquote>
</li>
<li><p>FPGA的焊接问题</p>
<blockquote>
<p>总结：使用钢网焊接FPGA时，不要上过量的锡膏，只需要在焊盘上薄薄沾上一层即可（BGA封装的引脚就是锡球）</p>
</blockquote>
</li>
<li><p>电容电阻的选择问题</p>
<blockquote>
<ol>
<li>封装：对于大电容（&gt;10uF）建议采用带极性的较大封装（钽电容，电解电容）;</li>
<li>阻值：对于精密电阻（非常规标称值），尽量采用多电阻并联方式。</li>
</ol>
</blockquote>
</li>
<li><p>ADC的readback输出延迟较高</p>
<blockquote>
<ol>
<li>怀疑可能是这部分没有严格按照手册上的做（加特定容值的电容）</li>
</ol>
</blockquote>
</li>
<li><p>ADC焊接问题</p>
<blockquote>
<p>总结：对于DFN封装，较大的器件还是很难手工焊接的，使用钢网焊接完成后就尽量不要拆掉了^_^</p>
</blockquote>
</li>
</ol>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://planckzgh.github.io">planckgh</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://planckzgh.github.io/2024/01/31/ROIC%E9%A1%B9%E7%9B%AE%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E4%B8%8E%E8%B0%83%E8%AF%95/">https://planckzgh.github.io/2024/01/31/ROIC%E9%A1%B9%E7%9B%AE%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E4%B8%8E%E8%B0%83%E8%AF%95/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="https://planckzgh.github.io" target="_blank">planckgh</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/%E6%80%BB%E7%BB%93/">总结</a></div><div class="post_share"><div class="social-share" data-image="/img/bg1.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2024/02/01/%E3%80%90VIM%E3%80%91Verilog%E5%BC%80%E5%8F%91%E7%8E%AF%E5%A2%83%E9%85%8D%E7%BD%AE/" title="【VIM】Verilog开发环境配置"><img class="cover" src="/img/bg1.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">【VIM】Verilog开发环境配置</div></div></a></div><div class="next-post pull-right"><a href="/2024/01/31/Vimium%E7%AE%80%E6%98%8E%E6%95%99%E7%A8%8B/" title="Vimium简明教程"><img class="cover" src="https://th.bing.com/th/id/OIP.ADYbRwl9LPfobH6X-lf0qwHaFY?w=241&amp;h=180&amp;c=7&amp;r=0&amp;o=5&amp;pid=1.7" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">Vimium简明教程</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2023/12/19/IC%E8%AE%BE%E8%AE%A1%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86/" title="IC设计基础知识"><img class="cover" src="https://th.bing.com/th/id/OIP.niYooSBTXteNCYs8AEthpgHaE8?rs=1&pid=ImgDetMain" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-12-19</div><div class="title">IC设计基础知识</div></div></a></div><div><a href="/2023/11/01/YSYX-PA0%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/" title="YSYX-PA0学习记录"><img class="cover" src="https://ysyx.oscc.cc/res/images/logo/ysyx.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-01</div><div class="title">YSYX-PA0学习记录</div></div></a></div><div><a href="/2023/11/05/YSYX-PA1%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95/" title="YSYX-PA1学习记录"><img class="cover" src="https://ysyx.oscc.cc/res/images/logo/ysyx.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-05</div><div class="title">YSYX-PA1学习记录</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/Planck.jpeg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">planckgh</div><div class="author-info__description">学习记录与分享</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">15</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">6</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">3</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/planckzgh"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/planckzgh" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:planckgh@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E8%AE%BE%E8%AE%A1%E9%83%A8%E5%88%86"><span class="toc-text">设计部分</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%BD%AF%E4%BB%B6%E8%AE%BE%E8%AE%A1"><span class="toc-text">软件设计</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#FPGA%E5%BC%80%E5%8F%91"><span class="toc-text">FPGA开发</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E6%A1%86%E6%9E%B6"><span class="toc-text">代码框架</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%95%B0%E6%8D%AE%E6%8E%A5%E6%94%B6%E4%B8%8E%E8%A7%A3%E4%B8%B2"><span class="toc-text">数据接收与解串</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E6%80%9D%E8%80%83"><span class="toc-text">思考</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%83%8F%E7%B4%A0%E9%A1%BA%E5%BA%8F%E7%9A%84%E8%B0%83%E6%95%B4"><span class="toc-text">像素顺序的调整</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%9B%BA%E4%BB%B6%E8%AE%BE%E8%AE%A1"><span class="toc-text">固件设计</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#slavefifo%E7%9A%84%E9%85%8D%E7%BD%AE"><span class="toc-text">slavefifo的配置</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%A1%AC%E4%BB%B6%E8%AE%BE%E8%AE%A1"><span class="toc-text">硬件设计</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%95%B0%E5%AD%97%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E6%9D%BF"><span class="toc-text">数字信号处理板</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%A8%A1%E6%8B%9F%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86%E6%9D%BF"><span class="toc-text">模拟信号处理板</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Layout%E6%B3%A8%E6%84%8F"><span class="toc-text">Layout注意</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#5-1-LTC217x"><span class="toc-text">5.1 LTC217x</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#5-2-LTC6419"><span class="toc-text">5.2 LTC6419</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#5-3-AD5601"><span class="toc-text">5.3 AD5601</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#5-4-LM1117"><span class="toc-text">5.4 LM1117</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#5-5-CY7C68013A"><span class="toc-text">5.5 CY7C68013A</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#5-6-LTM4644"><span class="toc-text">5.6 LTM4644</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#5-7-FPGA"><span class="toc-text">5.7 FPGA</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%B0%83%E8%AF%95%E9%83%A8%E5%88%86"><span class="toc-text">调试部分</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%BD%AF%E4%BB%B6%E9%97%AE%E9%A2%98"><span class="toc-text">软件问题</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%A1%AC%E4%BB%B6%E9%97%AE%E9%A2%98"><span class="toc-text">硬件问题</span></a></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2024/02/01/%E3%80%90VIM%E3%80%91Verilog%E5%BC%80%E5%8F%91%E7%8E%AF%E5%A2%83%E9%85%8D%E7%BD%AE/" title="【VIM】Verilog开发环境配置"><img src="/img/bg1.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="【VIM】Verilog开发环境配置"/></a><div class="content"><a class="title" href="/2024/02/01/%E3%80%90VIM%E3%80%91Verilog%E5%BC%80%E5%8F%91%E7%8E%AF%E5%A2%83%E9%85%8D%E7%BD%AE/" title="【VIM】Verilog开发环境配置">【VIM】Verilog开发环境配置</a><time datetime="2024-02-01T12:55:17.000Z" title="发表于 2024-02-01 20:55:17">2024-02-01</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/01/31/ROIC%E9%A1%B9%E7%9B%AE%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E4%B8%8E%E8%B0%83%E8%AF%95/" title="ROIC项目电路设计与调试"><img src="/img/bg1.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="ROIC项目电路设计与调试"/></a><div class="content"><a class="title" href="/2024/01/31/ROIC%E9%A1%B9%E7%9B%AE%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E4%B8%8E%E8%B0%83%E8%AF%95/" title="ROIC项目电路设计与调试">ROIC项目电路设计与调试</a><time datetime="2024-01-31T14:40:07.000Z" title="发表于 2024-01-31 22:40:07">2024-01-31</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/01/31/Vimium%E7%AE%80%E6%98%8E%E6%95%99%E7%A8%8B/" title="Vimium简明教程"><img src="https://th.bing.com/th/id/OIP.ADYbRwl9LPfobH6X-lf0qwHaFY?w=241&amp;h=180&amp;c=7&amp;r=0&amp;o=5&amp;pid=1.7" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Vimium简明教程"/></a><div class="content"><a class="title" href="/2024/01/31/Vimium%E7%AE%80%E6%98%8E%E6%95%99%E7%A8%8B/" title="Vimium简明教程">Vimium简明教程</a><time datetime="2024-01-31T04:57:15.000Z" title="发表于 2024-01-31 12:57:15">2024-01-31</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/01/16/%E3%80%90vivado%E3%80%91VIO%E5%92%8CILA%E8%81%94%E5%90%88%E8%B0%83%E8%AF%95%E5%B0%8F%E6%8A%80%E5%B7%A7/" title="【vivado】VIO和ILA联合调试小技巧"><img src="https://th.bing.com/th?id=OSK.pzQDpRxzW0uHoppSlhjDAQe4O4c-t04wirhxGvZEoyk&amp;w=188&amp;h=132&amp;c=7&amp;o=6&amp;pid=SANGAM" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="【vivado】VIO和ILA联合调试小技巧"/></a><div class="content"><a class="title" href="/2024/01/16/%E3%80%90vivado%E3%80%91VIO%E5%92%8CILA%E8%81%94%E5%90%88%E8%B0%83%E8%AF%95%E5%B0%8F%E6%8A%80%E5%B7%A7/" title="【vivado】VIO和ILA联合调试小技巧">【vivado】VIO和ILA联合调试小技巧</a><time datetime="2024-01-16T05:18:37.000Z" title="发表于 2024-01-16 13:18:37">2024-01-16</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/12/19/IC%E8%AE%BE%E8%AE%A1%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86/" title="IC设计基础知识"><img src="https://th.bing.com/th/id/OIP.niYooSBTXteNCYs8AEthpgHaE8?rs=1&amp;pid=ImgDetMain" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="IC设计基础知识"/></a><div class="content"><a class="title" href="/2023/12/19/IC%E8%AE%BE%E8%AE%A1%E5%9F%BA%E7%A1%80%E7%9F%A5%E8%AF%86/" title="IC设计基础知识">IC设计基础知识</a><time datetime="2023-12-19T08:25:18.000Z" title="发表于 2023-12-19 16:25:18">2023-12-19</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2023 - 2024 By planckgh</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><script src="https://cdn.jsdelivr.net/npm/instant.page/instantpage.min.js" type="module"></script><script src="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.js"></script><script>function panguFn () {
  if (typeof pangu === 'object') pangu.autoSpacingPage()
  else {
    getScript('https://cdn.jsdelivr.net/npm/pangu/dist/browser/pangu.min.js')
      .then(() => {
        pangu.autoSpacingPage()
      })
  }
}

function panguInit () {
  if (true){
    GLOBAL_CONFIG_SITE.isPost && panguFn()
  } else {
    panguFn()
  }
}

document.addEventListener('DOMContentLoaded', panguInit)</script><div class="js-pjax"></div><script id="canvas_nest" defer="defer" color="0,0,255" opacity="0.7" zIndex="-1" count="99" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-nest.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>