<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>3.884</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>3.884</CP_FINAL>
  <CP_ROUTE>3.884</CP_ROUTE>
  <CP_SYNTH>3.884</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>6.116</SLACK_FINAL>
  <SLACK_ROUTE>6.116</SLACK_ROUTE>
  <SLACK_SYNTH>6.116</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>6.461</WNS_FINAL>
  <WNS_ROUTE>6.461</WNS_ROUTE>
  <WNS_SYNTH>6.944</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>3</DSP>
    <FF>39</FF>
    <LATCH>0</LATCH>
    <LUT>42</LUT>
    <SLICE>16</SLICE>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <SLICE>13300</SLICE>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="matrixmul" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="3">flow_control_loop_delay_pipe_U mac_muladd_8s_8s_16ns_16_4_1_U3 mac_muladd_8s_8s_16s_16_4_1_U2</SubModules>
    <Resources DSP="3" FF="39" LUT="42" LogicLUT="42"/>
    <LocalResources FF="37" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/flow_control_loop_delay_pipe_U" DEPTH="1" FILE_NAME="matrixmul.v" ORIG_REF_NAME="matrixmul_flow_control_loop_delay_pipe">
    <Resources FF="2" LUT="25" LogicLUT="25"/>
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_8s_8s_16ns_16_4_1_U3" DEPTH="1" FILE_NAME="matrixmul.v" ORIG_REF_NAME="matrixmul_mac_muladd_8s_8s_16ns_16_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_8s_8s_16s_16_4_1_U2" DEPTH="1" FILE_NAME="matrixmul.v" ORIG_REF_NAME="matrixmul_mac_muladd_8s_8s_16s_16_4_1">
    <Resources DSP="2" LUT="2" LogicLUT="2"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="2.750" DATAPATH_LOGIC_DELAY="0.606" DATAPATH_NET_DELAY="2.144" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CEA1" LOGIC_LEVELS="1" MAX_FANOUT="33" SLACK="6.461" STARTPOINT_PIN="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDSE" FILE_NAME="matrixmul.v" LINE_NUMBER="236"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/a_ce0_INST_0" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="matrixmul_flow_control_loop_delay_pipe.v" LINE_NUMBER="76"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="matrixmul_mac_muladd_8s_8s_16ns_16_4_1.v" LINE_NUMBER="34"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.470" DATAPATH_LOGIC_DELAY="0.606" DATAPATH_NET_DELAY="1.864" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg/CEA1" LOGIC_LEVELS="1" MAX_FANOUT="33" SLACK="6.741" STARTPOINT_PIN="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDSE" FILE_NAME="matrixmul.v" LINE_NUMBER="236"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/a_ce0_INST_0" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="matrixmul_flow_control_loop_delay_pipe.v" LINE_NUMBER="76"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="matrixmul_mac_muladd_8s_8s_16ns_16_4_1.v" LINE_NUMBER="34"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.164" DATAPATH_LOGIC_DELAY="0.938" DATAPATH_NET_DELAY="2.226" ENDPOINT_PIN="bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg_reg/D" LOGIC_LEVELS="2" MAX_FANOUT="13" SLACK="6.781" STARTPOINT_PIN="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C">
    <CELL NAME="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="matrixmul_flow_control_loop_delay_pipe.v" LINE_NUMBER="87"/>
    <CELL NAME="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_enable_reg_pp0_iter0_reg_i_1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="matrixmul_flow_control_loop_delay_pipe.v" LINE_NUMBER="76"/>
    <CELL NAME="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="matrixmul.v" LINE_NUMBER="298"/>
    <CELL NAME="bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="matrixmul.v" LINE_NUMBER="298"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.304" DATAPATH_LOGIC_DELAY="0.608" DATAPATH_NET_DELAY="1.696" ENDPOINT_PIN="bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[0]/R" LOGIC_LEVELS="1" MAX_FANOUT="33" SLACK="6.880" STARTPOINT_PIN="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDSE" FILE_NAME="matrixmul.v" LINE_NUMBER="236"/>
    <CELL NAME="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="matrixmul_flow_control_loop_delay_pipe.v" LINE_NUMBER="76"/>
    <CELL NAME="bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="matrixmul.v" LINE_NUMBER="336"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.304" DATAPATH_LOGIC_DELAY="0.608" DATAPATH_NET_DELAY="1.696" ENDPOINT_PIN="bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[1]/R" LOGIC_LEVELS="1" MAX_FANOUT="33" SLACK="6.880" STARTPOINT_PIN="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDSE" FILE_NAME="matrixmul.v" LINE_NUMBER="236"/>
    <CELL NAME="bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="matrixmul_flow_control_loop_delay_pipe.v" LINE_NUMBER="76"/>
    <CELL NAME="bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="matrixmul.v" LINE_NUMBER="336"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/matrixmul_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/matrixmul_failfast_routed.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/matrixmul_power_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/matrixmul_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/matrixmul_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/matrixmul_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/matrixmul_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/matrixmul_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
