<profile>

<section name = "Vitis HLS Report for 'Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc'" level="0">
<item name = "Date">Wed Nov 12 23:20:01 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">Multirate_v10</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.870 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">26, 147, 0.260 us, 1.470 us, 26, 147, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_DECIMATOR_fu_138">DECIMATOR, 10, 11, 0.100 us, 0.110 us, 10, 11, no</column>
<column name="grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170">Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1, 118, 118, 1.180 us, 1.180 us, 117, 117, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_INTERPOLATOR_fu_179">INTERPOLATOR, 11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 121, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">1, 9, 1079, 1490, 0</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 139, -</column>
<column name="Register">-, -, 93, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170">Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1, 1, 1, 48, 124, 0</column>
<column name="grp_DECIMATOR_fu_138">DECIMATOR, 0, 4, 524, 700, 0</column>
<column name="grp_INTERPOLATOR_fu_179">INTERPOLATOR, 0, 4, 507, 666, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="H_accu_FIR_kernel_U">Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_H_accu_FIR_kernel_RAM_AUTO_cud, 2, 0, 0, 0, 117, 32, 1, 3744</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln24_fu_217_p2">+, 0, 0, 23, 16, 2</column>
<column name="add_ln39_fu_253_p2">+, 0, 0, 39, 32, 32</column>
<column name="sub_ln39_fu_243_p2">-, 0, 0, 30, 23, 23</column>
<column name="ap_block_state6_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="grp_INTERPOLATOR_fu_179_output_r_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln19_fu_211_p2">icmp, 0, 0, 23, 16, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="H_accu_FIR_kernel_address0">9, 2, 7, 14</column>
<column name="H_accu_FIR_kernel_ce0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="dec_out_i_blk_n">9, 2, 1, 2</column>
<column name="dec_out_write">9, 2, 1, 2</column>
<column name="input_r_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="kernel_out_o_blk_n">9, 2, 1, 2</column>
<column name="kernel_out_read">9, 2, 1, 2</column>
<column name="output_r_TDATA_int_regslice">9, 2, 16, 32</column>
<column name="storemerge_i_i_reg_127">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc_Pipeline_VITIS_LOOP_41_1_fu_170_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_DECIMATOR_fu_138_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_INTERPOLATOR_fu_179_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln19_reg_287">1, 0, 1, 0</column>
<column name="mod_value_1">16, 0, 16, 0</column>
<column name="output_r_TDATA_reg">16, 0, 16, 0</column>
<column name="storemerge_i_i_reg_127">16, 0, 16, 0</column>
<column name="x_n_reg_296">16, 0, 16, 0</column>
<column name="y_reg_301">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Block_entry_b_FIR_dec_int_43_rd_mod_value_fb_proc, return value</column>
<column name="input_r_TDATA">in, 16, axis, input_r, pointer</column>
<column name="input_r_TVALID">in, 1, axis, input_r, pointer</column>
<column name="input_r_TREADY">out, 1, axis, input_r, pointer</column>
<column name="output_r_TDATA">out, 16, axis, output_r, pointer</column>
<column name="output_r_TVALID">out, 1, axis, output_r, pointer</column>
<column name="output_r_TREADY">in, 1, axis, output_r, pointer</column>
<column name="dec_out_dout">in, 16, ap_fifo, dec_out, pointer</column>
<column name="dec_out_empty_n">in, 1, ap_fifo, dec_out, pointer</column>
<column name="dec_out_read">out, 1, ap_fifo, dec_out, pointer</column>
<column name="dec_out_din">out, 16, ap_fifo, dec_out, pointer</column>
<column name="dec_out_full_n">in, 1, ap_fifo, dec_out, pointer</column>
<column name="dec_out_write">out, 1, ap_fifo, dec_out, pointer</column>
<column name="kernel_out_dout">in, 16, ap_fifo, kernel_out, pointer</column>
<column name="kernel_out_empty_n">in, 1, ap_fifo, kernel_out, pointer</column>
<column name="kernel_out_read">out, 1, ap_fifo, kernel_out, pointer</column>
<column name="kernel_out_din">out, 16, ap_fifo, kernel_out, pointer</column>
<column name="kernel_out_full_n">in, 1, ap_fifo, kernel_out, pointer</column>
<column name="kernel_out_write">out, 1, ap_fifo, kernel_out, pointer</column>
</table>
</item>
</section>
</profile>
