<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 64 inputs.</message_text>
		<phase>sched</phase>
		<order>8</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper fir_RAM_8X8_1</message_text>
		<source_path>fir.cc</source_path>
		<source_line>46</source_line>
		<phase>sched</phase>
		<order>9</order>
	</message>
	<resource>
		<res_id>37</res_id>
		<opcode>40</opcode>
		<opcode>41</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>fir_RAM_8X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>25</res_id>
		<opcode>28</opcode>
		<latency>0</latency>
		<delay>0.0963</delay>
		<module_name>fir_Add_3U_4_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>12.4317</unit_area>
		<comb_area>12.4317</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>24</res_id>
		<opcode>27</opcode>
		<latency>0</latency>
		<delay>0.0596</delay>
		<module_name>fir_LessThan_1U_10_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>8.2080</unit_area>
		<comb_area>8.2080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>28</res_id>
		<opcode>31</opcode>
		<latency>0</latency>
		<delay>0.1993</delay>
		<module_name>fir_N_Mux_8_8_12_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(8)</label>
		<unit_area>164.0916</unit_area>
		<comb_area>164.0916</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>29</res_id>
		<opcode>32</opcode>
		<latency>0</latency>
		<delay>0.7546</delay>
		<module_name>fir_Mul_8Ux8U_11U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>431.9118</unit_area>
		<comb_area>431.9118</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>30</res_id>
		<opcode>33</opcode>
		<latency>0</latency>
		<delay>0.3330</delay>
		<module_name>fir_Add_11Ux11U_11U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>138.9717</unit_area>
		<comb_area>138.9717</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>31</res_id>
		<opcode>34</opcode>
		<latency>0</latency>
		<delay>0.1226</delay>
		<module_name>fir_Add_3Ux1U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>18.5877</unit_area>
		<comb_area>18.5877</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>FirThread</thread>
		<op>
			<id>5492</id>
			<opcode>41</opcode>
			<source_loc>14356</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5493</id>
			<opcode>41</opcode>
			<source_loc>14356</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5494</id>
			<opcode>41</opcode>
			<source_loc>14356</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5495</id>
			<opcode>41</opcode>
			<source_loc>14356</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5496</id>
			<opcode>41</opcode>
			<source_loc>14356</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5497</id>
			<opcode>41</opcode>
			<source_loc>14356</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5498</id>
			<opcode>41</opcode>
			<source_loc>14356</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5499</id>
			<opcode>41</opcode>
			<source_loc>14356</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5459</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2511,2510</sub_loc>
		</source_loc>
		<op>
			<id>5460</id>
			<opcode>28</opcode>
			<source_loc>2511,2510</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5500</id>
			<opcode>40</opcode>
			<source_loc>14363</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5501</id>
			<opcode>41</opcode>
			<source_loc>14360</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5462</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2514</sub_loc>
		</source_loc>
		<op>
			<id>5463</id>
			<opcode>28</opcode>
			<source_loc>2514</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5464</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2504,2503</sub_loc>
		</source_loc>
		<op>
			<id>5465</id>
			<opcode>27</opcode>
			<source_loc>2504,2503</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5502</id>
			<opcode>41</opcode>
			<source_loc>14391</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5503</id>
			<opcode>40</opcode>
			<source_loc>14398</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5467</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2534</sub_loc>
		</source_loc>
		<op>
			<id>5468</id>
			<opcode>31</opcode>
			<source_loc>2534</source_loc>
			<port>
				<name>in9</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in8</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in7</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in6</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in5</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in4</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5469</id>
			<opcode>32</opcode>
			<source_loc>2538</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5470</id>
			<opcode>33</opcode>
			<source_loc>2554</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5471</id>
			<opcode>34</opcode>
			<source_loc>2540</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>32</res_id>
		<opcode>35</opcode>
		<latency>0</latency>
		<delay>0.1012</delay>
		<module_name>fir_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>18.4680</unit_area>
		<comb_area>18.4680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
		<op>
			<id>5507</id>
			<opcode>35</opcode>
			<source_loc>10690,10689,10688,10687,10721,10720,10719,10723,10722,10717,10750,10753,10752,10751,10749,10762,10763,10765,10764</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>23</res_id>
		<opcode>26</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>fir_N_Muxb_1_2_11_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>5508</id>
			<opcode>26</opcode>
			<source_loc>15339</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>33</res_id>
		<opcode>36</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>fir_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>5509</id>
			<opcode>36</opcode>
			<source_loc>9803</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>5510</id>
			<opcode>26</opcode>
			<source_loc>15340</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>34</res_id>
		<opcode>37</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>fir_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld</thread>
		<op>
			<id>5511</id>
			<opcode>37</opcode>
			<source_loc>8652</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling</thread>
		<op>
			<id>5512</id>
			<opcode>36</opcode>
			<source_loc>8156</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>35</res_id>
		<opcode>38</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>fir_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active</thread>
		<op>
			<id>5513</id>
			<opcode>38</opcode>
			<source_loc>8005</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg</thread>
	</pm_ops>
	<resource>
		<res_id>36</res_id>
		<opcode>39</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>fir_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_next_trig_reg</thread>
		<op>
			<id>5514</id>
			<opcode>39</opcode>
			<source_loc>7233</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>fir.cc</source_path>
		<source_line>27</source_line>
		<phase>sched</phase>
		<order>10</order>
	</message>
	<sched_order>
		<thread>gen_unvalidated_req</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_active</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>FirThread</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full</thread>
		<value>11</value>
	</sched_order>
	<source_loc>
		<id>5517</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10643,10643</sub_loc>
	</source_loc>
	<source_loc>
		<id>5518</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13358</opcode>
		<sub_loc>10643,10643</sub_loc>
	</source_loc>
	<source_loc>
		<id>5520</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15055</sub_loc>
	</source_loc>
	<source_loc>
		<id>5519</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15055</sub_loc>
	</source_loc>
	<source_loc>
		<id>5522</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10643</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>1</res_id>
		<opcode>1</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>fir_N_Muxb_1_2_11_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>5532</id>
			<opcode>1</opcode>
			<source_loc>15339</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req</thread>
		<io_op>
			<id>5525</id>
			<source_loc>10615</source_loc>
			<order>1</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>din.m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5526</id>
			<source_loc>15055</source_loc>
			<order>2</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5527</id>
			<source_loc>5522</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_din_m_unvalidated_req_next</sig_name>
			<label>din.m_unvalidated_req:gen_unvalidated_req_din_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_din_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5528</id>
			<source_loc>10629</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>din.m_busy_req_0:din_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5529</id>
			<source_loc>10640</source_loc>
			<order>5</order>
			<sig_name>din_vld</sig_name>
			<label>din.vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5530</id>
			<source_loc>5508</source_loc>
			<order>6</order>
			<instance_name>fir_N_Muxb_1_2_11_4_1</instance_name>
			<opcode>1</opcode>
			<label>MUX(2)</label>
			<op>
				<id>5</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5531</id>
			<source_loc>5518</source_loc>
			<order>7</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.9000</delay>
				<port_name>din_vld</port_name>
				<state>13</state>
				<source_loc>5529</source_loc>
			</path_node>
			<delay>5.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>5528</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>10643</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>5531</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>5521</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>5525</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
		<reg_op>
			<id>5539</id>
			<source_loc>5525</source_loc>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_unvalidated_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5540</id>
			<source_loc>5531</source_loc>
			<name>din_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_unvalidated_req</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5912</source_loc>
		<loop>
			<id>30</id>
			<thread>gen_unvalidated_req</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>14828</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>30</id>
			<thread>gen_unvalidated_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5938</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5542</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>7966</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg</thread>
		<io_op>
			<id>5543</id>
			<source_loc>7952</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>dout.m_req.m_prev_trig_req:dout_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>10</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5544</id>
			<source_loc>7967</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>dout.m_req.m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>11</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5545</id>
			<source_loc>5542</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:dout_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>12</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>5544</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>5545</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>5543</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg</thread>
		<reg_op>
			<id>5549</id>
			<source_loc>5543</source_loc>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dout_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>10</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5550</id>
			<source_loc>5545</source_loc>
			<name>dout_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dout_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>12</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5912</source_loc>
		<loop>
			<id>58</id>
			<thread>gen_prev_trig_reg</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1413</source_line>
			<source_loc>14839</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>58</id>
			<thread>gen_prev_trig_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5950</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5554</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10763</sub_loc>
	</source_loc>
	<source_loc>
		<id>5555</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10763</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_busy</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy</thread>
		<io_op>
			<id>5556</id>
			<source_loc>15321</source_loc>
			<order>1</order>
			<sig_name>din_vld</sig_name>
			<label>vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>13</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5557</id>
			<source_loc>10721</source_loc>
			<order>2</order>
			<sig_name>din_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:din_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>14</id>
				<op_kind>input</op_kind>
				<object>din_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5558</id>
			<source_loc>10720</source_loc>
			<order>3</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>15</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5559</id>
			<source_loc>5507</source_loc>
			<order>4</order>
			<instance_name>fir_gen_busy_r_1_2</instance_name>
			<opcode>35</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>16</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2152000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5560</id>
			<source_loc>10719</source_loc>
			<order>5</order>
			<sig_name>gnew_req</sig_name>
			<label>din.gen_busy::new_req:gnew_req:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>17</id>
				<op_kind>wire</op_kind>
				<object>gnew_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2152000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5561</id>
			<source_loc>10750</source_loc>
			<order>6</order>
			<sig_name>gdiv</sig_name>
			<label>din.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>18</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2152000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5562</id>
			<source_loc>5554</source_loc>
			<order>7</order>
			<sig_name>gen_busy_din_m_data_is_invalid_next</sig_name>
			<label>din.m_data_is_invalid:gen_busy_din_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>19</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_din_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2152000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5563</id>
			<source_loc>10737</source_loc>
			<order>8</order>
			<sig_name>din_m_busy_internal</sig_name>
			<label>din.m_busy_internal:din_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>20</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2807000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5564</id>
			<source_loc>10740</source_loc>
			<order>9</order>
			<sig_name>din_busy</sig_name>
			<label>din.busy:din_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>21</id>
				<op_kind>output</op_kind>
				<object>din_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2807000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5565</id>
			<source_loc>10760</source_loc>
			<order>10</order>
			<sig_name>din_m_data_is_valid</sig_name>
			<label>din.m_data_is_valid:din_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>22</id>
				<op_kind>output</op_kind>
				<object>din_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2807000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5566</id>
			<source_loc>5555</source_loc>
			<order>11</order>
			<sig_name>din_m_data_is_invalid</sig_name>
			<label>din.m_data_is_invalid:din_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>23</id>
				<op_kind>output</op_kind>
				<object>din_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2807000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>5557</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1012</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>5566</source_loc>
			</path_node>
			<delay>0.2807</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>5558</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1012</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>5566</source_loc>
			</path_node>
			<delay>0.2807</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>5557</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1012</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>5565</source_loc>
			</path_node>
			<delay>0.2807</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>5558</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1012</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>5565</source_loc>
			</path_node>
			<delay>0.2807</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>5557</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1012</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_busy</port_name>
				<state>7</state>
				<source_loc>5564</source_loc>
			</path_node>
			<delay>0.2807</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>5558</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1012</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_busy</port_name>
				<state>7</state>
				<source_loc>5564</source_loc>
			</path_node>
			<delay>0.2807</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>5557</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1012</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>5563</source_loc>
			</path_node>
			<delay>0.2807</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>din_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>5558</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1012</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>5563</source_loc>
			</path_node>
			<delay>0.2807</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>4</state>
				<source_loc>5556</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1012</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>5563</source_loc>
			</path_node>
			<delay>0.2667</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>din_vld</port_name>
				<state>4</state>
				<source_loc>5556</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1012</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_busy</port_name>
				<state>7</state>
				<source_loc>5564</source_loc>
			</path_node>
			<delay>0.2667</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5912</source_loc>
		<loop>
			<id>27</id>
			<thread>gen_busy</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>14827</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>27</id>
			<thread>gen_busy</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5937</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5572</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9136,9136</sub_loc>
	</source_loc>
	<source_loc>
		<id>5574</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13357</opcode>
		<sub_loc>9136,9136</sub_loc>
	</source_loc>
	<source_loc>
		<id>5576</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15197</sub_loc>
	</source_loc>
	<source_loc>
		<id>5575</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15197</sub_loc>
	</source_loc>
	<source_loc>
		<id>5578</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9136</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>5589</id>
			<opcode>1</opcode>
			<source_loc>15340</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld</thread>
		<io_op>
			<id>5582</id>
			<source_loc>9126</source_loc>
			<order>1</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>din.m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>27</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5583</id>
			<source_loc>15197</source_loc>
			<order>2</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>28</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5584</id>
			<source_loc>5578</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_din_m_vld_reg_next</sig_name>
			<label>din.m_vld_reg:gen_do_reg_vld_din_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>29</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_din_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5585</id>
			<source_loc>9133</source_loc>
			<order>4</order>
			<sig_name>din_m_busy_internal</sig_name>
			<label>m_busy_internal:din_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>30</id>
				<op_kind>input</op_kind>
				<object>din_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2152000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5586</id>
			<source_loc>9137</source_loc>
			<order>5</order>
			<sig_name>din_vld</sig_name>
			<label>vld:din_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>31</id>
				<op_kind>input</op_kind>
				<object>din_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5587</id>
			<source_loc>5510</source_loc>
			<order>6</order>
			<instance_name>fir_N_Muxb_1_2_11_4_3</instance_name>
			<opcode>1</opcode>
			<label>MUX(2)</label>
			<op>
				<id>32</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3052000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5588</id>
			<source_loc>5574</source_loc>
			<order>7</order>
			<sig_name>din_m_vld_reg</sig_name>
			<label>m_vld_reg:din_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>33</id>
				<op_kind>output</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3707000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.7848</delay>
				<port_name>din_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>5585</source_loc>
			</path_node>
			<delay>5.7848</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1667</delay>
				<port_name>din_vld</port_name>
				<state>13</state>
				<source_loc>5586</source_loc>
			</path_node>
			<delay>0.1667</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>9136</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>5588</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>5577</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>5582</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
		<reg_op>
			<id>5594</id>
			<source_loc>5582</source_loc>
			<name>din_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_vld_reg</instance_name>
			<op>
				<id>27</id>
				<op_kind>reg</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5595</id>
			<source_loc>5588</source_loc>
			<name>din_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_vld_reg</instance_name>
			<op>
				<id>33</id>
				<op_kind>reg</op_kind>
				<object>din_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5912</source_loc>
		<loop>
			<id>44</id>
			<thread>gen_do_reg_vld</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>14833</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>44</id>
			<thread>gen_do_reg_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5943</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5597</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7997,7997</sub_loc>
	</source_loc>
	<source_loc>
		<id>5598</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13375</opcode>
		<sub_loc>7997,7997</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_active</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active</thread>
		<io_op>
			<id>5601</id>
			<source_loc>8004</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:dout_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>37</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5602</id>
			<source_loc>8003</source_loc>
			<order>2</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>38</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5603</id>
			<source_loc>5513</source_loc>
			<order>3</order>
			<instance_name>fir_Xor_1Ux1U_1U_1_4</instance_name>
			<opcode>38</opcode>
			<label>^</label>
			<op>
				<id>39</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5604</id>
			<source_loc>5598</source_loc>
			<order>4</order>
			<sig_name>dout_m_req_active</sig_name>
			<label>dout.m_req_active:dout_m_req_active:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>40</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_active</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_active</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active</thread>
		<timing_path>
			<name>gen_active_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>5601</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_active</port_name>
				<state>3</state>
				<source_loc>5604</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5602</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_active</port_name>
				<state>3</state>
				<source_loc>5604</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5602</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>5601</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5912</source_loc>
		<loop>
			<id>55</id>
			<thread>gen_active</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1401</source_line>
			<source_loc>14838</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>55</id>
			<thread>gen_active</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5949</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5607</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8649,8649</sub_loc>
	</source_loc>
	<source_loc>
		<id>5608</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13269</opcode>
		<sub_loc>8649,8649</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>20</res_id>
		<opcode>23</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>fir_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld</thread>
		<io_op>
			<id>5611</id>
			<source_loc>8651</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_active</sig_name>
			<label>m_req_active:dout_m_req_active:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>43</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_active</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5612</id>
			<source_loc>8650</source_loc>
			<order>2</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>dout.m_unacked_req:dout_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>44</id>
				<op_kind>input</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5613</id>
			<source_loc>5511</source_loc>
			<order>3</order>
			<instance_name>fir_Or_1Ux1U_1U_4_5</instance_name>
			<opcode>37</opcode>
			<label>|</label>
			<op>
				<id>45</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5614</id>
			<source_loc>5608</source_loc>
			<order>4</order>
			<sig_name>dout_vld</sig_name>
			<label>dout.vld:dout_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>46</id>
				<op_kind>output</op_kind>
				<object>dout_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld</thread>
		<timing_path>
			<name>gen_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.8152</delay>
				<port_name>dout_m_req_active</port_name>
				<state>3</state>
				<source_loc>5611</source_loc>
			</path_node>
			<delay>5.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>dout_m_req_active</port_name>
				<state>3</state>
				<source_loc>5611</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>5614</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>5612</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_vld</port_name>
				<state>3</state>
				<source_loc>5614</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>5612</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5912</source_loc>
		<loop>
			<id>46</id>
			<thread>gen_vld</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5140</source_line>
			<source_loc>14834</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>46</id>
			<thread>gen_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5944</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5622</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8155</sub_loc>
	</source_loc>
	<source_loc>
		<id>5620</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8153,8153</sub_loc>
	</source_loc>
	<source_loc>
		<id>5621</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13343</opcode>
		<sub_loc>8153,8153</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>gen_stalling</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling</thread>
		<io_op>
			<id>5624</id>
			<source_loc>5622</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_dout_vld_prev</sig_name>
			<label>dout.vld:gen_stalling_dout_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>49</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_dout_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5625</id>
			<source_loc>8154</source_loc>
			<order>2</order>
			<sig_name>dout_busy</sig_name>
			<label>dout.busy:dout_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>50</id>
				<op_kind>input</op_kind>
				<object>dout_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5626</id>
			<source_loc>5512</source_loc>
			<order>3</order>
			<instance_name>fir_And_1Ux1U_1U_1_6</instance_name>
			<opcode>36</opcode>
			<label>&amp;</label>
			<op>
				<id>51</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1456000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5627</id>
			<source_loc>5621</source_loc>
			<order>4</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>dout.m_stalling:dout_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>52</id>
				<op_kind>output</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2111000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>gen_stalling</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling</thread>
		<timing_path>
			<name>gen_stalling_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.9000</delay>
				<port_name>dout_busy</port_name>
				<state>5</state>
				<source_loc>5625</source_loc>
			</path_node>
			<delay>5.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.7456</delay>
				<port_name>dout_vld</port_name>
				<state>4</state>
				<source_loc>8155</source_loc>
			</path_node>
			<delay>5.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>dout_vld</port_name>
				<state>4</state>
				<source_loc>8155</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_stalling</port_name>
				<state>5</state>
				<source_loc>5627</source_loc>
			</path_node>
			<delay>0.3655</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>dout_busy</port_name>
				<state>5</state>
				<source_loc>5625</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_stalling</port_name>
				<state>5</state>
				<source_loc>5627</source_loc>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5912</source_loc>
		<loop>
			<id>51</id>
			<thread>gen_stalling</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5167</source_line>
			<source_loc>14836</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>51</id>
			<thread>gen_stalling</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5946</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5632</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8637</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req</thread>
		<io_op>
			<id>5633</id>
			<source_loc>8630</source_loc>
			<order>1</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>m_unacked_req:dout_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>55</id>
				<op_kind>output</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5634</id>
			<source_loc>8638</source_loc>
			<order>2</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>m_stalling:dout_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>56</id>
				<op_kind>input</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5635</id>
			<source_loc>5632</source_loc>
			<order>3</order>
			<sig_name>dout_m_unacked_req</sig_name>
			<label>m_unacked_req:dout_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>57</id>
				<op_kind>output</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3655000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_unacked_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req</thread>
		<timing_path>
			<name>gen_unacked_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.7000</delay>
				<port_name>dout_m_stalling</port_name>
				<state>11</state>
				<source_loc>5634</source_loc>
			</path_node>
			<delay>5.7000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>5635</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>5633</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req</thread>
		<reg_op>
			<id>5637</id>
			<source_loc>5633</source_loc>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dout_m_unacked_req</instance_name>
			<op>
				<id>55</id>
				<op_kind>reg</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5638</id>
			<source_loc>5635</source_loc>
			<name>dout_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>dout_m_unacked_req</instance_name>
			<op>
				<id>57</id>
				<op_kind>reg</op_kind>
				<object>dout_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5912</source_loc>
		<loop>
			<id>49</id>
			<thread>gen_unacked_req</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5151</source_line>
			<source_loc>14835</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>49</id>
			<thread>gen_unacked_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5945</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5639</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7231,7231</sub_loc>
	</source_loc>
	<source_loc>
		<id>5640</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13355</opcode>
		<sub_loc>7231,7231</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg</thread>
		<io_op>
			<id>5642</id>
			<source_loc>7232</source_loc>
			<order>1</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>58</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5643</id>
			<source_loc>5514</source_loc>
			<order>2</order>
			<instance_name>fir_Not_1U_1U_1_7</instance_name>
			<opcode>39</opcode>
			<label>!</label>
			<op>
				<id>59</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5644</id>
			<source_loc>5640</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_next_trig_req</sig_name>
			<label>dout.m_req.m_next_trig_req:dout_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>60</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg</thread>
		<timing_path>
			<name>gen_next_trig_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5642</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_next_trig_req</port_name>
				<state>3</state>
				<source_loc>5644</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>dout_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5642</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5912</source_loc>
		<loop>
			<id>63</id>
			<thread>gen_next_trig_reg</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1443</source_line>
			<source_loc>14841</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>63</id>
			<thread>gen_next_trig_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5952</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<message>
		<code_num>579</code_num>
		<severity>NOTE</severity>
		<message_text>The input, coeffs.table[0], has been specified to be stable throughout execution of the block that begins at this point.</message_text>
		<source_path>fir.cc</source_path>
		<source_line>29</source_line>
		<phase>sched</phase>
		<order>11</order>
	</message>
	<message>
		<code_num>579</code_num>
		<severity>NOTE</severity>
		<message_text>The input, coeffs.table[1], has been specified to be stable throughout execution of the block that begins at this point.</message_text>
		<source_path>fir.cc</source_path>
		<source_line>29</source_line>
		<phase>sched</phase>
		<order>12</order>
	</message>
	<message>
		<code_num>579</code_num>
		<severity>NOTE</severity>
		<message_text>The input, coeffs.table[2], has been specified to be stable throughout execution of the block that begins at this point.</message_text>
		<source_path>fir.cc</source_path>
		<source_line>29</source_line>
		<phase>sched</phase>
		<order>13</order>
	</message>
	<message>
		<code_num>579</code_num>
		<severity>NOTE</severity>
		<message_text>The input, coeffs.table[3], has been specified to be stable throughout execution of the block that begins at this point.</message_text>
		<source_path>fir.cc</source_path>
		<source_line>29</source_line>
		<phase>sched</phase>
		<order>14</order>
	</message>
	<message>
		<code_num>579</code_num>
		<severity>NOTE</severity>
		<message_text>The input, coeffs.table[4], has been specified to be stable throughout execution of the block that begins at this point.</message_text>
		<source_path>fir.cc</source_path>
		<source_line>29</source_line>
		<phase>sched</phase>
		<order>15</order>
	</message>
	<message>
		<code_num>579</code_num>
		<severity>NOTE</severity>
		<message_text>The input, coeffs.table[5], has been specified to be stable throughout execution of the block that begins at this point.</message_text>
		<source_path>fir.cc</source_path>
		<source_line>29</source_line>
		<phase>sched</phase>
		<order>16</order>
	</message>
	<message>
		<code_num>579</code_num>
		<severity>NOTE</severity>
		<message_text>The input, coeffs.table[6], has been specified to be stable throughout execution of the block that begins at this point.</message_text>
		<source_path>fir.cc</source_path>
		<source_line>29</source_line>
		<phase>sched</phase>
		<order>17</order>
	</message>
	<message>
		<code_num>579</code_num>
		<severity>NOTE</severity>
		<message_text>The input, coeffs.table[7], has been specified to be stable throughout execution of the block that begins at this point.</message_text>
		<source_path>fir.cc</source_path>
		<source_line>29</source_line>
		<phase>sched</phase>
		<order>18</order>
	</message>
	<source_loc>
		<id>5314</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14678,11468</sub_loc>
	</source_loc>
	<source_loc>
		<id>5315</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14682,11479</sub_loc>
	</source_loc>
	<source_loc>
		<id>5316</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14683,11513</sub_loc>
	</source_loc>
	<source_loc>
		<id>5673</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2469,2549</sub_loc>
	</source_loc>
	<source_loc>
		<id>5661</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2469,2537</sub_loc>
	</source_loc>
	<source_loc>
		<id>5675</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5673</sub_loc>
	</source_loc>
	<source_loc>
		<id>5674</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5673</sub_loc>
	</source_loc>
	<source_loc>
		<id>5653</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2469,2507</sub_loc>
	</source_loc>
	<source_loc>
		<id>5655</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5653</sub_loc>
	</source_loc>
	<source_loc>
		<id>5654</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5653</sub_loc>
	</source_loc>
	<source_loc>
		<id>5657</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2472,2513</sub_loc>
	</source_loc>
	<source_loc>
		<id>5659</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5657</sub_loc>
	</source_loc>
	<source_loc>
		<id>5658</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5657</sub_loc>
	</source_loc>
	<source_loc>
		<id>5319</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14678,11588</sub_loc>
	</source_loc>
	<source_loc>
		<id>5647</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4429,14880</sub_loc>
	</source_loc>
	<source_loc>
		<id>5648</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1060,5647</sub_loc>
	</source_loc>
	<source_loc>
		<id>5321</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2556,14880</sub_loc>
	</source_loc>
	<source_loc>
		<id>5323</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14678,11677</sub_loc>
	</source_loc>
	<source_loc>
		<id>5303</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14648,11732</sub_loc>
	</source_loc>
	<source_loc>
		<id>5663</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5661</sub_loc>
	</source_loc>
	<source_loc>
		<id>5662</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5661</sub_loc>
	</source_loc>
	<source_loc>
		<id>5665</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2470,2531</sub_loc>
	</source_loc>
	<source_loc>
		<id>5667</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5665</sub_loc>
	</source_loc>
	<source_loc>
		<id>5666</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5665</sub_loc>
	</source_loc>
	<source_loc>
		<id>5669</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2473,2539</sub_loc>
	</source_loc>
	<source_loc>
		<id>5671</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5669</sub_loc>
	</source_loc>
	<source_loc>
		<id>5670</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5669</sub_loc>
	</source_loc>
	<source_loc>
		<id>5692</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2534</sub_loc>
	</source_loc>
	<source_loc>
		<id>5311</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15337,2534</sub_loc>
	</source_loc>
	<source_loc>
		<id>5310</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15335,2534</sub_loc>
	</source_loc>
	<source_loc>
		<id>5309</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15333,2534</sub_loc>
	</source_loc>
	<source_loc>
		<id>5308</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15331,2534</sub_loc>
	</source_loc>
	<source_loc>
		<id>5307</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15329,2534</sub_loc>
	</source_loc>
	<source_loc>
		<id>5306</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15327,2534</sub_loc>
	</source_loc>
	<source_loc>
		<id>5305</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15325,2534</sub_loc>
	</source_loc>
	<source_loc>
		<id>5304</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>15323,2534</sub_loc>
	</source_loc>
	<source_loc>
		<id>5317</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14645,11966</sub_loc>
	</source_loc>
	<source_loc>
		<id>5649</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3723,11985</sub_loc>
	</source_loc>
	<source_loc>
		<id>5650</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1061,5649</sub_loc>
	</source_loc>
	<source_loc>
		<id>5327</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14683,11986</sub_loc>
	</source_loc>
	<source_loc>
		<id>5651</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5222,14975</sub_loc>
	</source_loc>
	<source_loc>
		<id>5652</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>1061,5651</sub_loc>
	</source_loc>
	<source_loc>
		<id>5329</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2556,14975</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>FirThread</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>FirThread</thread>
		<value>54</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>FirThread</thread>
		<value>33</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>FirThread</thread>
		<value>164</value>
	</intrinsic_muxing>
	<resource>
		<res_id>8</res_id>
		<opcode>8</opcode>
		<latency>0</latency>
		<delay>0.1353</delay>
		<module_name>fir_Add_3U_4_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>6.8400</unit_area>
		<comb_area>6.8400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>2</res_id>
		<opcode>2</opcode>
		<latency>0</latency>
		<delay>0.0756</delay>
		<module_name>fir_LessThan_1U_10_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>1.7100</unit_area>
		<comb_area>1.7100</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>17</res_id>
		<opcode>20</opcode>
		<latency>0</latency>
		<delay>0.2051</delay>
		<module_name>fir_Add_3Ux1U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>14</res_id>
		<opcode>17</opcode>
		<latency>0</latency>
		<delay>0.3139</delay>
		<module_name>fir_N_Mux_8_8_12_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(8)</label>
		<unit_area>95.7600</unit_area>
		<comb_area>95.7600</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>15</res_id>
		<opcode>18</opcode>
		<latency>0</latency>
		<delay>0.9520</delay>
		<module_name>fir_Mul_8Ux8U_11U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>322.1640</unit_area>
		<comb_area>322.1640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>16</res_id>
		<opcode>19</opcode>
		<latency>0</latency>
		<delay>0.5985</delay>
		<module_name>fir_Add_11Ux11U_11U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>85.1580</unit_area>
		<comb_area>85.1580</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>FirThread</thread>
		<op>
			<id>5751</id>
			<opcode>17</opcode>
			<source_loc>2534</source_loc>
			<port>
				<name>in9</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in8</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in7</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in6</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in5</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in4</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5749</id>
			<opcode>18</opcode>
			<source_loc>2538</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5753</id>
			<opcode>19</opcode>
			<source_loc>2554</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>FirThread</thread>
		<io_op>
			<id>5695</id>
			<source_loc>5314</source_loc>
			<order>1</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>62</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>102</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5696</id>
			<source_loc>5315</source_loc>
			<order>2</order>
			<sig_name>din_m_stalling</sig_name>
			<label>din.m_stalling:din_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>63</id>
				<op_kind>output</op_kind>
				<object>din_m_stalling</object>
			</op>
			<cycle_id>102</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5697</id>
			<source_loc>5316</source_loc>
			<order>3</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>64</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>102</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5698</id>
			<source_loc>5492</source_loc>
			<order>4</order>
			<instance_name>shift_reg</instance_name>
			<opcode>41</opcode>
			<label>shift_reg:write</label>
			<op>
				<id>65</id>
				<op_kind>array_write</op_kind>
				<object>shift_reg</object>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5699</id>
			<source_loc>5493</source_loc>
			<order>5</order>
			<instance_name>shift_reg</instance_name>
			<opcode>41</opcode>
			<label>shift_reg:write</label>
			<op>
				<id>66</id>
				<op_kind>array_write</op_kind>
				<object>shift_reg</object>
				<in_widths>1</in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5700</id>
			<source_loc>5494</source_loc>
			<order>6</order>
			<instance_name>shift_reg</instance_name>
			<opcode>41</opcode>
			<label>shift_reg:write</label>
			<op>
				<id>67</id>
				<op_kind>array_write</op_kind>
				<object>shift_reg</object>
				<in_widths>1</in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5701</id>
			<source_loc>5495</source_loc>
			<order>7</order>
			<instance_name>shift_reg</instance_name>
			<opcode>41</opcode>
			<label>shift_reg:write</label>
			<op>
				<id>68</id>
				<op_kind>array_write</op_kind>
				<object>shift_reg</object>
				<in_widths>1</in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>89</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5702</id>
			<source_loc>5496</source_loc>
			<order>8</order>
			<instance_name>shift_reg</instance_name>
			<opcode>41</opcode>
			<label>shift_reg:write</label>
			<op>
				<id>69</id>
				<op_kind>array_write</op_kind>
				<object>shift_reg</object>
				<in_widths>1</in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>90</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5703</id>
			<source_loc>5497</source_loc>
			<order>9</order>
			<instance_name>shift_reg</instance_name>
			<opcode>41</opcode>
			<label>shift_reg:write</label>
			<op>
				<id>70</id>
				<op_kind>array_write</op_kind>
				<object>shift_reg</object>
				<in_widths>1</in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>91</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5704</id>
			<source_loc>5498</source_loc>
			<order>10</order>
			<instance_name>shift_reg</instance_name>
			<opcode>41</opcode>
			<label>shift_reg:write</label>
			<op>
				<id>71</id>
				<op_kind>array_write</op_kind>
				<object>shift_reg</object>
				<in_widths>1</in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>92</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5705</id>
			<source_loc>5499</source_loc>
			<order>11</order>
			<instance_name>shift_reg</instance_name>
			<opcode>41</opcode>
			<label>shift_reg:write</label>
			<op>
				<id>72</id>
				<op_kind>array_write</op_kind>
				<object>shift_reg</object>
				<in_widths>1</in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>93</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5706</id>
			<source_loc>5673</source_loc>
			<order>12</order>
			<sig_name>shift_reg</sig_name>
			<label>shift_reg:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>73</id>
				<op_kind>wire</op_kind>
				<object>shift_reg</object>
			</op>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5707</id>
			<source_loc>14358</source_loc>
			<order>13</order>
			<sig_name>i</sig_name>
			<label>i:wire</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>74</id>
				<op_kind>wire</op_kind>
				<object>i</object>
			</op>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0060000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5755</id>
			<source_loc>5659</source_loc>
			<order>14</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>116</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5708</id>
			<source_loc>5653</source_loc>
			<order>15</order>
			<sig_name>shift_reg</sig_name>
			<label>shift_reg:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>75</id>
				<op_kind>wire</op_kind>
				<object>shift_reg</object>
			</op>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>96</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5709</id>
			<source_loc>5657</source_loc>
			<order>16</order>
			<sig_name>i_u0</sig_name>
			<label>i:i_u0:wire</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>76</id>
				<op_kind>wire</op_kind>
				<object>i_u0</object>
			</op>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>96</cycle_id>
			<chain_time>0.0675000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5710</id>
			<source_loc>5460</source_loc>
			<order>17</order>
			<instance_name>fir_Add_3U_4_4_8</instance_name>
			<opcode>28</opcode>
			<label>+</label>
			<op>
				<id>77</id>
				<op_kind>add</op_kind>
				<in_widths>3</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>94</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>96</cycle_id>
			<chain_time>0.1638000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5713</id>
			<source_loc>5463</source_loc>
			<order>18</order>
			<instance_name>fir_Add_3U_4_4_9</instance_name>
			<opcode>28</opcode>
			<label>+</label>
			<op>
				<id>80</id>
				<op_kind>add</op_kind>
				<in_widths>3</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>95</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>5711</id>
			<source_loc>5500</source_loc>
			<order>19</order>
			<instance_name>shift_reg</instance_name>
			<opcode>40</opcode>
			<label>shift_reg:read</label>
			<op>
				<id>78</id>
				<op_kind>array_read</op_kind>
				<object>shift_reg</object>
				<in_widths>3 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>95</cycle_id>
			<chain_time>0.2293000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5714</id>
			<source_loc>5465</source_loc>
			<order>20</order>
			<instance_name>fir_LessThan_1U_10_4_10</instance_name>
			<opcode>27</opcode>
			<label>&lt;</label>
			<op>
				<id>81</id>
				<op_kind>lt</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>96</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>5712</id>
			<source_loc>5501</source_loc>
			<order>21</order>
			<instance_name>shift_reg</instance_name>
			<opcode>41</opcode>
			<label>shift_reg:write</label>
			<op>
				<id>79</id>
				<op_kind>array_write</op_kind>
				<object>shift_reg</object>
				<in_widths>3 8 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>95</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5756</id>
			<source_loc>5658</source_loc>
			<order>22</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>117</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>96</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5716</id>
			<source_loc>5319</source_loc>
			<order>23</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>83</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>96</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5717</id>
			<source_loc>5648</source_loc>
			<order>24</order>
			<sig_name>din_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:din_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>84</id>
				<op_kind>input</op_kind>
				<object>din_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.2152000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5718</id>
			<source_loc>5321</source_loc>
			<order>25</order>
			<sig_name>stall0</sig_name>
			<label>FirThread:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>85</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.2807000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5719</id>
			<source_loc>5323</source_loc>
			<order>26</order>
			<sig_name>din_m_busy_req_0</sig_name>
			<label>m_busy_req_0:din_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>86</id>
				<op_kind>output</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5720</id>
			<source_loc>5303</source_loc>
			<order>27</order>
			<sig_name>din_data</sig_name>
			<label>din.data:din_data:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>87</id>
				<op_kind>input</op_kind>
				<object>din_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>5723</id>
			<source_loc>14395</source_loc>
			<order>28</order>
			<sig_name>i0</sig_name>
			<label>i:i0:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>90</id>
				<op_kind>wire</op_kind>
				<object>i0</object>
			</op>
			<cycle_id>98</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5722</id>
			<source_loc>14394</source_loc>
			<order>29</order>
			<sig_name>r</sig_name>
			<label>r:wire</label>
			<datatype W="11">sc_uint</datatype>
			<op>
				<id>89</id>
				<op_kind>wire</op_kind>
				<object>r</object>
			</op>
			<cycle_id>98</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5721</id>
			<source_loc>5502</source_loc>
			<order>30</order>
			<instance_name>shift_reg</instance_name>
			<opcode>41</opcode>
			<label>shift_reg:write</label>
			<op>
				<id>88</id>
				<op_kind>array_write</op_kind>
				<object>shift_reg</object>
				<in_widths>8 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5757</id>
			<source_loc>5667</source_loc>
			<order>31</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>r:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>118</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>98</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5727</id>
			<source_loc>5304</source_loc>
			<order>32</order>
			<sig_name>coeffs_table_0</sig_name>
			<label>coeffs.table[0]:coeffs_table_0:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<stable_input/>
			<op>
				<id>94</id>
				<op_kind>input</op_kind>
				<object>coeffs_table_0</object>
			</op>
			<cycle_id>98</cycle_id>
			<cycle_id>100</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5728</id>
			<source_loc>5305</source_loc>
			<order>33</order>
			<sig_name>coeffs_table_1</sig_name>
			<label>coeffs.table[1]:coeffs_table_1:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<stable_input/>
			<op>
				<id>95</id>
				<op_kind>input</op_kind>
				<object>coeffs_table_1</object>
			</op>
			<cycle_id>98</cycle_id>
			<cycle_id>100</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5729</id>
			<source_loc>5306</source_loc>
			<order>34</order>
			<sig_name>coeffs_table_2</sig_name>
			<label>coeffs.table[2]:coeffs_table_2:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<stable_input/>
			<op>
				<id>96</id>
				<op_kind>input</op_kind>
				<object>coeffs_table_2</object>
			</op>
			<cycle_id>98</cycle_id>
			<cycle_id>100</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5730</id>
			<source_loc>5307</source_loc>
			<order>35</order>
			<sig_name>coeffs_table_3</sig_name>
			<label>coeffs.table[3]:coeffs_table_3:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<stable_input/>
			<op>
				<id>97</id>
				<op_kind>input</op_kind>
				<object>coeffs_table_3</object>
			</op>
			<cycle_id>98</cycle_id>
			<cycle_id>100</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5731</id>
			<source_loc>5308</source_loc>
			<order>36</order>
			<sig_name>coeffs_table_4</sig_name>
			<label>coeffs.table[4]:coeffs_table_4:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<stable_input/>
			<op>
				<id>98</id>
				<op_kind>input</op_kind>
				<object>coeffs_table_4</object>
			</op>
			<cycle_id>98</cycle_id>
			<cycle_id>100</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5732</id>
			<source_loc>5309</source_loc>
			<order>37</order>
			<sig_name>coeffs_table_5</sig_name>
			<label>coeffs.table[5]:coeffs_table_5:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<stable_input/>
			<op>
				<id>99</id>
				<op_kind>input</op_kind>
				<object>coeffs_table_5</object>
			</op>
			<cycle_id>98</cycle_id>
			<cycle_id>100</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5733</id>
			<source_loc>5310</source_loc>
			<order>38</order>
			<sig_name>coeffs_table_6</sig_name>
			<label>coeffs.table[6]:coeffs_table_6:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<stable_input/>
			<op>
				<id>100</id>
				<op_kind>input</op_kind>
				<object>coeffs_table_6</object>
			</op>
			<cycle_id>98</cycle_id>
			<cycle_id>100</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5734</id>
			<source_loc>5311</source_loc>
			<order>39</order>
			<sig_name>coeffs_table_7</sig_name>
			<label>coeffs.table[7]:coeffs_table_7:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<stable_input/>
			<op>
				<id>101</id>
				<op_kind>input</op_kind>
				<object>coeffs_table_7</object>
			</op>
			<cycle_id>98</cycle_id>
			<cycle_id>100</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>5724</id>
			<source_loc>5661</source_loc>
			<order>40</order>
			<sig_name>shift_reg</sig_name>
			<label>shift_reg:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>91</id>
				<op_kind>wire</op_kind>
				<object>shift_reg</object>
			</op>
			<cycle_id>98</cycle_id>
			<cycle_id>100</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5725</id>
			<source_loc>5665</source_loc>
			<order>41</order>
			<sig_name>r_u1</sig_name>
			<label>r:r_u1:wire</label>
			<datatype W="11">sc_uint</datatype>
			<op>
				<id>92</id>
				<op_kind>wire</op_kind>
				<object>r_u1</object>
			</op>
			<cycle_id>98</cycle_id>
			<cycle_id>100</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5726</id>
			<source_loc>5669</source_loc>
			<order>42</order>
			<sig_name>i0_u0</sig_name>
			<label>i:i0_u0:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>93</id>
				<op_kind>wire</op_kind>
				<object>i0_u0</object>
			</op>
			<cycle_id>98</cycle_id>
			<cycle_id>100</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5735</id>
			<source_loc>5692</source_loc>
			<order>43</order>
			<sig_name>dmux_ctrl_001</sig_name>
			<label>dmux_ctrl_001:wire</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>102</id>
				<op_kind>wire</op_kind>
				<object>dmux_ctrl_001</object>
			</op>
			<cycle_id>98</cycle_id>
			<cycle_id>100</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5740</id>
			<source_loc>5471</source_loc>
			<order>44</order>
			<instance_name>fir_Add_3Ux1U_4U_4_11</instance_name>
			<opcode>34</opcode>
			<label>+</label>
			<op>
				<id>107</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>98</cycle_id>
			<cycle_id>100</cycle_id>
			<chain_time>0.7740000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5741</id>
			<source_loc>2530</source_loc>
			<order>45</order>
			<sig_name>condvar_002</sig_name>
			<label>condvar_002:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>108</id>
				<op_kind>wire</op_kind>
				<object>condvar_002</object>
			</op>
			<cycle_id>98</cycle_id>
			<cycle_id>100</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5737</id>
			<source_loc>5468</source_loc>
			<order>46</order>
			<instance_name>fir_N_Mux_8_8_12_4_12</instance_name>
			<opcode>17</opcode>
			<label>MUX(8)</label>
			<op>
				<id>104</id>
				<op_kind>mux</op_kind>
				<in_widths>8 8 8 8 8 8 8 8 3</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>99</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>5736</id>
			<source_loc>5503</source_loc>
			<order>47</order>
			<instance_name>shift_reg</instance_name>
			<opcode>40</opcode>
			<label>shift_reg:read</label>
			<op>
				<id>103</id>
				<op_kind>array_read</op_kind>
				<object>shift_reg</object>
				<in_widths>4 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>99</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5738</id>
			<source_loc>5469</source_loc>
			<order>48</order>
			<instance_name>fir_Mul_8Ux8U_11U_4_13</instance_name>
			<opcode>18</opcode>
			<label>*</label>
			<op>
				<id>105</id>
				<op_kind>mul</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>99</cycle_id>
			<chain_time>1.0660000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5739</id>
			<source_loc>5470</source_loc>
			<order>49</order>
			<instance_name>fir_Add_11Ux11U_11U_4_14</instance_name>
			<opcode>19</opcode>
			<label>+</label>
			<op>
				<id>106</id>
				<op_kind>add</op_kind>
				<in_widths>11 11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>99</cycle_id>
			<chain_time>1.6645000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5743</id>
			<source_loc>14404</source_loc>
			<order>50</order>
			<sig_name>r_u0</sig_name>
			<label>r:r_u0:wire</label>
			<datatype W="7">sc_uint</datatype>
			<op>
				<id>110</id>
				<op_kind>wire</op_kind>
				<object>r_u0</object>
			</op>
			<cycle_id>99</cycle_id>
			<chain_time>1.6645000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5758</id>
			<source_loc>5666</source_loc>
			<order>51</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>r:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>119</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>100</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5744</id>
			<source_loc>5317</source_loc>
			<order>52</order>
			<sig_name>dout_data</sig_name>
			<label>dout.data:dout_data:write</label>
			<datatype W="11">sc_uint</datatype>
			<output_write/>
			<op>
				<id>111</id>
				<op_kind>output</op_kind>
				<object>dout_data</object>
			</op>
			<cycle_id>99</cycle_id>
			<chain_time>1.7300000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5745</id>
			<source_loc>5650</source_loc>
			<order>53</order>
			<sig_name>dout_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:dout_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>112</id>
				<op_kind>input</op_kind>
				<object>dout_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>99</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5746</id>
			<source_loc>5327</source_loc>
			<order>54</order>
			<sig_name>dout_m_req_m_trig_req</sig_name>
			<label>m_trig_req:dout_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>113</id>
				<op_kind>output</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<cycle_id>99</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5747</id>
			<source_loc>5652</source_loc>
			<order>55</order>
			<sig_name>dout_m_stalling</sig_name>
			<label>m_stalling:dout_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>114</id>
				<op_kind>input</op_kind>
				<object>dout_m_stalling</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.3000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5748</id>
			<source_loc>5329</source_loc>
			<order>56</order>
			<sig_name>stall0</sig_name>
			<label>FirThread::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>115</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.3655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>5715</id>
			<source_loc>14867</source_loc>
			<order>57</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>82</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>96</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5742</id>
			<source_loc>14920</source_loc>
			<order>58</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>109</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>99</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>FirThread</thread>
	</cdfg>
	<timing_paths>
		<thread>FirThread</thread>
		<timing_path>
			<name>FirThread_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.7000</delay>
				<port_name>dout_m_stalling</port_name>
				<state>21</state>
				<source_loc>5747</source_loc>
			</path_node>
			<delay>5.7000</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.8666</delay>
				<port_name>dout_m_req_m_next_trig_req</port_name>
				<state>19</state>
				<source_loc>5745</source_loc>
			</path_node>
			<delay>5.8666</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.7848</delay>
				<port_name>din_m_data_is_invalid</port_name>
				<state>11</state>
				<source_loc>5717</source_loc>
			</path_node>
			<delay>5.7848</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3139</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9520</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5985</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.0439</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3139</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9520</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5985</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.0439</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3139</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9520</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5985</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.0439</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3139</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9520</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5985</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.0439</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3139</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9520</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5985</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.0439</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3139</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9520</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5985</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.0439</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3139</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9520</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5985</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.0439</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>FirThread</thread>
		<timing_path>
			<name>FirThread_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.7000</delay>
				<port_name>dout_m_stalling</port_name>
			</path_node>
			<delay>5.7000</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.8666</delay>
				<port_name>dout_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>5.8666</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.7848</delay>
				<port_name>din_m_data_is_invalid</port_name>
			</path_node>
			<delay>5.7848</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3139</delay>
				<instance_name>fir_N_Mux_8_8_12_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9520</delay>
				<instance_name>fir_Mul_8Ux8U_11U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.5985</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.1606</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3139</delay>
				<instance_name>fir_N_Mux_8_8_12_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9520</delay>
				<instance_name>fir_Mul_8Ux8U_11U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.5985</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.1606</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3139</delay>
				<instance_name>fir_N_Mux_8_8_12_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9520</delay>
				<instance_name>fir_Mul_8Ux8U_11U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.5985</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.1606</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3139</delay>
				<instance_name>fir_N_Mux_8_8_12_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9520</delay>
				<instance_name>fir_Mul_8Ux8U_11U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.5985</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.1606</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3139</delay>
				<instance_name>fir_N_Mux_8_8_12_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9520</delay>
				<instance_name>fir_Mul_8Ux8U_11U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.5985</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.1606</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3139</delay>
				<instance_name>fir_N_Mux_8_8_12_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9520</delay>
				<instance_name>fir_Mul_8Ux8U_11U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.5985</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.1606</delay>
		</timing_path>
		<timing_path>
			<name>FirThread_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>FirThread</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3139</delay>
				<instance_name>fir_N_Mux_8_8_12_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9520</delay>
				<instance_name>fir_Mul_8Ux8U_11U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.5985</delay>
				<instance_name>fir_Add_11Ux11U_11U_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.1606</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>FirThread</thread>
		<timing_path>
			<name>FirThread_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>FirThread</thread>
			<delay>2.0439</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3139</delay>
				<source_loc>5737</source_loc>
				<state>16</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9520</delay>
				<source_loc>5738</source_loc>
				<state>16</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5985</delay>
				<source_loc>5739</source_loc>
				<state>16</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>5743</source_loc>
				<state>16</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5744</source_loc>
				<state>19</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>FirThread_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>FirThread</thread>
			<delay>0.7255</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>5723</source_loc>
				<state>15</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>5726</source_loc>
				<state>16</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5985</delay>
				<source_loc>5740</source_loc>
				<state>16</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>5741</source_loc>
				<state>16</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>FirThread_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>FirThread</thread>
			<delay>0.3000</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.3000</delay>
				<source_loc>5747</source_loc>
				<state>21</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5748</source_loc>
				<state>21</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>FirThread_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>FirThread</thread>
			<delay>0.2233</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>5707</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>5709</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0963</delay>
				<source_loc>5710</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>5711</source_loc>
				<state>7</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>FirThread_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>FirThread</thread>
			<delay>0.2152</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2152</delay>
				<source_loc>5717</source_loc>
				<state>11</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5718</source_loc>
				<state>11</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>FirThread_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>FirThread</thread>
			<delay>0.2758</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0963</delay>
				<source_loc>5713</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>FirThread_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>FirThread</thread>
			<delay>0.1989</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1334</delay>
				<source_loc>5745</source_loc>
				<state>19</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5746</source_loc>
				<state>19</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>FirThread_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>FirThread</thread>
			<delay>0.1795</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>5698</source_loc>
				<state>5</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>FirThread_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>FirThread</thread>
			<delay>0.1795</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>5699</source_loc>
				<state>5</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>FirThread_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>FirThread</thread>
			<delay>0.1795</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>5700</source_loc>
				<state>5</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>FirThread</thread>
		<reg_op>
			<id>5761</id>
			<source_loc>5695</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,87</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>62</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5762</id>
			<source_loc>5716</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,96</livein>
			<liveout>96</liveout>
			<reg_deffed>96</reg_deffed>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>83</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5763</id>
			<source_loc>5719</source_loc>
			<name>din_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,98,99,100</livein>
			<liveout>2,98,100</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>din_m_busy_req_0</instance_name>
			<op>
				<id>86</id>
				<op_kind>reg</op_kind>
				<object>din_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5765</id>
			<source_loc>5725</source_loc>
			<name>r_u1</name>
			<datatype W="11">sc_uint</datatype>
			<livein>99</livein>
			<liveout>98,99,100</liveout>
			<reg_deffed>98,100</reg_deffed>
			<instance_name>dout_data</instance_name>
			<op>
				<id>92</id>
				<op_kind>reg</op_kind>
				<object>dout_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5766</id>
			<source_loc>5739</source_loc>
			<name>r_mi16</name>
			<datatype W="11">sc_uint</datatype>
			<livein>99,100</livein>
			<liveout>99,100</liveout>
			<reg_deffed>99</reg_deffed>
			<instance_name>dout_data</instance_name>
			<op>
				<id>106</id>
				<op_kind>reg</op_kind>
				<object>dout_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5767</id>
			<source_loc>5744</source_loc>
			<name>dout_data</name>
			<datatype W="11">sc_uint</datatype>
			<livein>3,99</livein>
			<liveout>3,99</liveout>
			<reg_deffed>99</reg_deffed>
			<instance_name>dout_data</instance_name>
			<op>
				<id>111</id>
				<op_kind>reg</op_kind>
				<object>dout_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5769</id>
			<source_loc>5697</source_loc>
			<name>dout_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,87</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>dout_m_req_m_trig_req</instance_name>
			<op>
				<id>64</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5770</id>
			<source_loc>5746</source_loc>
			<name>dout_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>3,94,95,96,99</livein>
			<liveout>3,94,96,99</liveout>
			<reg_deffed>99</reg_deffed>
			<instance_name>dout_m_req_m_trig_req</instance_name>
			<op>
				<id>113</id>
				<op_kind>reg</op_kind>
				<object>dout_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5772</id>
			<source_loc>5709</source_loc>
			<name>i_u0</name>
			<datatype W="3">sc_uint</datatype>
			<livein>95</livein>
			<liveout>3,94,96</liveout>
			<reg_deffed>3,94,96</reg_deffed>
			<instance_name>s_reg_19</instance_name>
			<op>
				<id>76</id>
				<op_kind>reg</op_kind>
				<object>s_reg_19</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5773</id>
			<source_loc>5713</source_loc>
			<name>i_mi7</name>
			<datatype W="3">sc_uint</datatype>
			<livein>96</livein>
			<liveout>95,96</liveout>
			<reg_deffed>95</reg_deffed>
			<instance_name>s_reg_19</instance_name>
			<op>
				<id>80</id>
				<op_kind>reg</op_kind>
				<object>s_reg_19</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5774</id>
			<source_loc>5735</source_loc>
			<name>dmux_ctrl_001</name>
			<datatype W="3">sc_uint</datatype>
			<livein>99</livein>
			<liveout>98,99,100</liveout>
			<reg_deffed>98,100</reg_deffed>
			<instance_name>s_reg_19</instance_name>
			<op>
				<id>102</id>
				<op_kind>reg</op_kind>
				<object>s_reg_19</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5776</id>
			<source_loc>5727</source_loc>
			<name>ioread001</name>
			<datatype W="8">sc_uint</datatype>
			<livein>99</livein>
			<liveout>98,99,100</liveout>
			<reg_deffed>98,100</reg_deffed>
			<instance_name>s_reg_20</instance_name>
			<op>
				<id>94</id>
				<op_kind>reg</op_kind>
				<object>s_reg_20</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5778</id>
			<source_loc>5728</source_loc>
			<name>ioread002</name>
			<datatype W="8">sc_uint</datatype>
			<livein>99</livein>
			<liveout>98,99,100</liveout>
			<reg_deffed>98,100</reg_deffed>
			<instance_name>s_reg_21</instance_name>
			<op>
				<id>95</id>
				<op_kind>reg</op_kind>
				<object>s_reg_21</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5780</id>
			<source_loc>5729</source_loc>
			<name>ioread003</name>
			<datatype W="8">sc_uint</datatype>
			<livein>99</livein>
			<liveout>98,99,100</liveout>
			<reg_deffed>98,100</reg_deffed>
			<instance_name>s_reg_22</instance_name>
			<op>
				<id>96</id>
				<op_kind>reg</op_kind>
				<object>s_reg_22</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5782</id>
			<source_loc>5730</source_loc>
			<name>ioread004</name>
			<datatype W="8">sc_uint</datatype>
			<livein>99</livein>
			<liveout>98,99,100</liveout>
			<reg_deffed>98,100</reg_deffed>
			<instance_name>s_reg_23</instance_name>
			<op>
				<id>97</id>
				<op_kind>reg</op_kind>
				<object>s_reg_23</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5784</id>
			<source_loc>5731</source_loc>
			<name>ioread005</name>
			<datatype W="8">sc_uint</datatype>
			<livein>99</livein>
			<liveout>98,99,100</liveout>
			<reg_deffed>98,100</reg_deffed>
			<instance_name>s_reg_24</instance_name>
			<op>
				<id>98</id>
				<op_kind>reg</op_kind>
				<object>s_reg_24</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5786</id>
			<source_loc>5732</source_loc>
			<name>ioread006</name>
			<datatype W="8">sc_uint</datatype>
			<livein>99</livein>
			<liveout>98,99,100</liveout>
			<reg_deffed>98,100</reg_deffed>
			<instance_name>s_reg_25</instance_name>
			<op>
				<id>99</id>
				<op_kind>reg</op_kind>
				<object>s_reg_25</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5788</id>
			<source_loc>5733</source_loc>
			<name>ioread007</name>
			<datatype W="8">sc_uint</datatype>
			<livein>99</livein>
			<liveout>98,99,100</liveout>
			<reg_deffed>98,100</reg_deffed>
			<instance_name>s_reg_26</instance_name>
			<op>
				<id>100</id>
				<op_kind>reg</op_kind>
				<object>s_reg_26</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5790</id>
			<source_loc>5734</source_loc>
			<name>ioread008</name>
			<datatype W="8">sc_uint</datatype>
			<livein>99</livein>
			<liveout>98,99,100</liveout>
			<reg_deffed>98,100</reg_deffed>
			<instance_name>s_reg_27</instance_name>
			<op>
				<id>101</id>
				<op_kind>reg</op_kind>
				<object>s_reg_27</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5792</id>
			<source_loc>5740</source_loc>
			<name>i0_mi16</name>
			<datatype W="4">sc_uint</datatype>
			<livein>99,100</livein>
			<liveout>98,99,100</liveout>
			<reg_deffed>98,100</reg_deffed>
			<instance_name>s_reg_28</instance_name>
			<op>
				<id>107</id>
				<op_kind>reg</op_kind>
				<object>s_reg_28</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5794</id>
			<source_loc>5741</source_loc>
			<name>condvar_002</name>
			<datatype W="1">sc_uint</datatype>
			<livein>99</livein>
			<liveout>98,99,100</liveout>
			<reg_deffed>98,100</reg_deffed>
			<instance_name>s_reg_29</instance_name>
			<op>
				<id>108</id>
				<op_kind>reg</op_kind>
				<object>s_reg_29</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>12</res_id>
		<opcode>14</opcode>
		<opcode>15</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>fir_RAM_8X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>FirThread</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5912</source_loc>
		<loop>
			<id>24</id>
			<thread>FirThread</thread>
			<source_path>fir.cc</source_path>
			<source_line>40</source_line>
			<source_loc>2549</source_loc>
			<start_cycle>9</start_cycle>
			<max_path>6</max_path>
			<latency>25</latency>
			<loop>
				<id>7</id>
				<thread>FirThread</thread>
				<loop_iterations>7</loop_iterations>
				<source_path>fir.cc</source_path>
				<source_line>45</source_line>
				<source_loc>2515</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>2</max_path>
				<latency>14</latency>
			</loop>
			<loop>
				<id>17</id>
				<thread>FirThread</thread>
				<loop_iterations>8</loop_iterations>
				<source_path>fir.cc</source_path>
				<source_line>51</source_line>
				<source_loc>2541</source_loc>
				<start_cycle>4</start_cycle>
				<max_path>2</max_path>
				<latency>16</latency>
			</loop>
		</loop>
	</loop>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>6.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>FirThread</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>2486</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<cycle>
			<cycle_id>87</cycle_id>
			<start_cycle>1</start_cycle>
			<latency>2</latency>
		</cycle>
		<cycle>
			<cycle_id>88</cycle_id>
			<start_cycle>2</start_cycle>
			<latency>3</latency>
		</cycle>
		<cycle>
			<cycle_id>89</cycle_id>
			<start_cycle>3</start_cycle>
			<latency>4</latency>
		</cycle>
		<cycle>
			<cycle_id>90</cycle_id>
			<start_cycle>4</start_cycle>
			<latency>5</latency>
		</cycle>
		<cycle>
			<cycle_id>91</cycle_id>
			<start_cycle>5</start_cycle>
			<latency>6</latency>
		</cycle>
		<cycle>
			<cycle_id>92</cycle_id>
			<start_cycle>6</start_cycle>
			<latency>7</latency>
		</cycle>
		<cycle>
			<cycle_id>93</cycle_id>
			<start_cycle>7</start_cycle>
			<latency>8</latency>
		</cycle>
		<cycle>
			<cycle_id>94</cycle_id>
			<start_cycle>8</start_cycle>
			<latency>9</latency>
		</cycle>
		<loop>
			<id>24</id>
			<thread>FirThread</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>2</cycle_id>
				<cyn_protocol/>
				<source_loc>11647</source_loc>
				<start_cycle>2</start_cycle>
				<latency>24</latency>
			</cycle>
			<cycle>
				<cycle_id>98</cycle_id>
				<start_cycle>3</start_cycle>
				<latency>25</latency>
			</cycle>
			<cycle>
				<cycle_id>3</cycle_id>
				<cyn_protocol/>
				<source_loc>12017</source_loc>
				<start_cycle>5</start_cycle>
				<latency>34</latency>
			</cycle>
			<loop>
				<id>7</id>
				<thread>FirThread</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>95</cycle_id>
					<start_cycle>0</start_cycle>
					<latency>16</latency>
				</cycle>
				<cycle>
					<cycle_id>96</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>23</latency>
				</cycle>
			</loop>
			<loop>
				<id>17</id>
				<thread>FirThread</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>99</cycle_id>
					<start_cycle>0</start_cycle>
					<latency>33</latency>
				</cycle>
				<cycle>
					<cycle_id>100</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>41</latency>
				</cycle>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>5827</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9800,9800</sub_loc>
	</source_loc>
	<source_loc>
		<id>5828</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13338</opcode>
		<sub_loc>9800,9800</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>19</res_id>
		<opcode>22</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>fir_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>5836</id>
			<opcode>22</opcode>
			<source_loc>9803</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full</thread>
		<io_op>
			<id>5831</id>
			<source_loc>9793</source_loc>
			<order>1</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>din.m_stall_reg_full:din_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>202</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5832</id>
			<source_loc>9802</source_loc>
			<order>2</order>
			<sig_name>din_m_stalling</sig_name>
			<label>din.m_stalling.reset:din_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>203</id>
				<op_kind>input</op_kind>
				<object>din_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3615000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5833</id>
			<source_loc>9801</source_loc>
			<order>3</order>
			<sig_name>din_m_data_is_valid</sig_name>
			<label>m_data_is_valid:din_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>204</id>
				<op_kind>input</op_kind>
				<object>din_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2152000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5834</id>
			<source_loc>5509</source_loc>
			<order>4</order>
			<instance_name>fir_And_1Ux1U_1U_4_15</instance_name>
			<opcode>22</opcode>
			<label>&amp;</label>
			<op>
				<id>205</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4329000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5835</id>
			<source_loc>5828</source_loc>
			<order>5</order>
			<sig_name>din_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:din_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>206</id>
				<op_kind>output</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4984000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.7848</delay>
				<port_name>din_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>5833</source_loc>
			</path_node>
			<delay>5.7848</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>5.6385</delay>
				<port_name>din_m_stalling</port_name>
				<state>11</state>
				<source_loc>5832</source_loc>
			</path_node>
			<delay>5.6385</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>5835</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>din_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>5831</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
		<reg_op>
			<id>5841</id>
			<source_loc>5831</source_loc>
			<name>din_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>din_m_stall_reg_full</instance_name>
			<op>
				<id>202</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5842</id>
			<source_loc>5835</source_loc>
			<name>din_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>din_m_stall_reg_full</instance_name>
			<op>
				<id>206</id>
				<op_kind>reg</op_kind>
				<object>din_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5912</source_loc>
		<loop>
			<id>38</id>
			<thread>gen_do_stall_reg_full</thread>
			<source_path>/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>14831</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>38</id>
			<thread>gen_do_stall_reg_full</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5941</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>coeffs_table_0</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>coeffs_table_0</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>coeffs_table_1</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>coeffs_table_1</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>coeffs_table_2</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>coeffs_table_2</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>coeffs_table_3</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>coeffs_table_3</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>coeffs_table_4</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>coeffs_table_4</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>coeffs_table_5</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>coeffs_table_5</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>coeffs_table_6</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>coeffs_table_6</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>coeffs_table_7</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>coeffs_table_7</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_m_stalling</name>
		<time> 0.362</time>
	</stable_time>
	<stable_time>
		<name>din_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_data</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_data</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>dout_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dout_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_data_is_invalid</name>
		<time> 0.215</time>
	</stable_time>
	<stable_time>
		<name>dout_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>dout_m_stalling</name>
		<time> 0.300</time>
	</stable_time>
	<stable_time>
		<name>rst</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>rst</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_vld</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>din_vld</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>din_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_busy_internal</name>
		<time> 0.215</time>
	</stable_time>
	<stable_time>
		<name>din_busy</name>
		<time> 0.215</time>
	</stable_time>
	<stable_time>
		<name>din_m_data_is_valid</name>
		<time> 0.215</time>
	</stable_time>
	<stable_time>
		<name>din_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>din_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dout_m_req_active</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>dout_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>dout_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>dout_busy</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>dout_busy</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>dout_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 11 threads, 109 ops.</summary>
	</phase_summary>
</tool_log>
