{
    "hard_logic/bfly/hard_fpu_arch_timing": {
        "test_name": "hard_logic/bfly/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "bfly.v",
        "max_rss(MiB)": 68.7,
        "exec_time(ms)": 90.4,
        "synthesis_time(ms)": 28.7,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 64,
        "latch": 384,
        "Hard Ip": 8,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Total Node": 393
    },
    "hard_logic/bgm/hard_fpu_arch_timing": {
        "test_name": "hard_logic/bgm/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "bgm.v",
        "max_rss(MiB)": 81.3,
        "exec_time(ms)": 152.5,
        "synthesis_time(ms)": 90.8,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "latch": 384,
        "Hard Ip": 20,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 5,
        "Total Node": 405
    },
    "hard_logic/dscg/hard_fpu_arch_timing": {
        "test_name": "hard_logic/dscg/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "dscg.v",
        "max_rss(MiB)": 67.2,
        "exec_time(ms)": 158.4,
        "synthesis_time(ms)": 48,
        "Latch Drivers": 1,
        "Pi": 128,
        "Po": 64,
        "latch": 384,
        "Hard Ip": 8,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Total Node": 393
    },
    "hard_logic/fir/hard_fpu_arch_timing": {
        "test_name": "hard_logic/fir/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "fir.v",
        "max_rss(MiB)": 72.1,
        "exec_time(ms)": 170.5,
        "synthesis_time(ms)": 59.8,
        "Latch Drivers": 1,
        "Pi": 160,
        "Po": 32,
        "latch": 608,
        "Hard Ip": 7,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 5,
        "Total Node": 616
    },
    "hard_logic/mm3/hard_fpu_arch_timing": {
        "test_name": "hard_logic/mm3/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "mm3.v",
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 78.3,
        "synthesis_time(ms)": 16.4,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 32,
        "latch": 192,
        "Hard Ip": 5,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Total Node": 198
    },
    "hard_logic/ode/hard_fpu_arch_timing": {
        "test_name": "hard_logic/ode/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "ode.v",
        "max_rss(MiB)": 78.1,
        "exec_time(ms)": 178.4,
        "synthesis_time(ms)": 68.2,
        "Latch Drivers": 1,
        "Pi": 129,
        "Po": 72,
        "logic element": 66,
        "latch": 800,
        "Hard Ip": 5,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 3,
        "Estimated LUTs": 66,
        "Total Node": 872
    },
    "hard_logic/syn2/hard_fpu_arch_timing": {
        "test_name": "hard_logic/syn2/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "syn2.v",
        "max_rss(MiB)": 66.2,
        "exec_time(ms)": 157.4,
        "synthesis_time(ms)": 47.1,
        "Latch Drivers": 1,
        "Pi": 160,
        "Po": 128,
        "latch": 192,
        "Hard Ip": 9,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Total Node": 202
    },
    "hard_logic/syn7/hard_fpu_arch_timing": {
        "test_name": "hard_logic/syn7/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "verilog": "syn7.v",
        "max_rss(MiB)": 83.8,
        "exec_time(ms)": 158.8,
        "synthesis_time(ms)": 98.4,
        "Latch Drivers": 1,
        "Pi": 160,
        "Po": 128,
        "latch": 160,
        "Hard Ip": 50,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 13,
        "Total Node": 211
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
