
firmware_buck.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000041a0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08004380  08004380  00005380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080043c8  080043c8  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080043c8  080043c8  00006060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080043c8  080043c8  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080043c8  080043c8  000053c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080043cc  080043cc  000053cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080043d0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003380  20000060  08004430  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200033e0  08004430  000063e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010f92  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bdd  00000000  00000000  00017022  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001218  00000000  00000000  00019c00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000de9  00000000  00000000  0001ae18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000029e5  00000000  00000000  0001bc01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000116e5  00000000  00000000  0001e5e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7d07  00000000  00000000  0002fccb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f79d2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e54  00000000  00000000  000f7a18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000fc86c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000060 	.word	0x20000060
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004368 	.word	0x08004368

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000064 	.word	0x20000064
 800021c:	08004368 	.word	0x08004368

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b5b0      	push	{r4, r5, r7, lr}
 8000222:	b086      	sub	sp, #24
 8000224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 f9a2 	bl	800056e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f819 	bl	8000260 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 f863 	bl	80002f8 <MX_GPIO_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of PID */
  osThreadDef(PID, PIDTask, osPriorityNormal, 0, 128);
 8000232:	4b09      	ldr	r3, [pc, #36]	@ (8000258 <main+0x38>)
 8000234:	1d3c      	adds	r4, r7, #4
 8000236:	461d      	mov	r5, r3
 8000238:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800023a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800023c:	682b      	ldr	r3, [r5, #0]
 800023e:	6023      	str	r3, [r4, #0]
  PIDHandle = osThreadCreate(osThread(PID), NULL);
 8000240:	1d3b      	adds	r3, r7, #4
 8000242:	2100      	movs	r1, #0
 8000244:	4618      	mov	r0, r3
 8000246:	f001 fbec 	bl	8001a22 <osThreadCreate>
 800024a:	4603      	mov	r3, r0
 800024c:	4a03      	ldr	r2, [pc, #12]	@ (800025c <main+0x3c>)
 800024e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000250:	f001 fbe0 	bl	8001a14 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000254:	bf00      	nop
 8000256:	e7fd      	b.n	8000254 <main+0x34>
 8000258:	08004384 	.word	0x08004384
 800025c:	2000007c 	.word	0x2000007c

08000260 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	b094      	sub	sp, #80	@ 0x50
 8000264:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000266:	f107 0318 	add.w	r3, r7, #24
 800026a:	2238      	movs	r2, #56	@ 0x38
 800026c:	2100      	movs	r1, #0
 800026e:	4618      	mov	r0, r3
 8000270:	f003 ff8a 	bl	8004188 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000274:	1d3b      	adds	r3, r7, #4
 8000276:	2200      	movs	r2, #0
 8000278:	601a      	str	r2, [r3, #0]
 800027a:	605a      	str	r2, [r3, #4]
 800027c:	609a      	str	r2, [r3, #8]
 800027e:	60da      	str	r2, [r3, #12]
 8000280:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000282:	2000      	movs	r0, #0
 8000284:	f000 fa8a 	bl	800079c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000288:	2302      	movs	r3, #2
 800028a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800028c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000290:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000292:	2340      	movs	r3, #64	@ 0x40
 8000294:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000296:	2302      	movs	r3, #2
 8000298:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800029a:	2302      	movs	r3, #2
 800029c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800029e:	2304      	movs	r3, #4
 80002a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80002a2:	2355      	movs	r3, #85	@ 0x55
 80002a4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80002a6:	2302      	movs	r3, #2
 80002a8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80002aa:	2302      	movs	r3, #2
 80002ac:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80002ae:	2302      	movs	r3, #2
 80002b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b2:	f107 0318 	add.w	r3, r7, #24
 80002b6:	4618      	mov	r0, r3
 80002b8:	f000 fb24 	bl	8000904 <HAL_RCC_OscConfig>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d001      	beq.n	80002c6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80002c2:	f000 f857 	bl	8000374 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c6:	230f      	movs	r3, #15
 80002c8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ca:	2303      	movs	r3, #3
 80002cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ce:	2300      	movs	r3, #0
 80002d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002d2:	2300      	movs	r3, #0
 80002d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d6:	2300      	movs	r3, #0
 80002d8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80002da:	1d3b      	adds	r3, r7, #4
 80002dc:	2104      	movs	r1, #4
 80002de:	4618      	mov	r0, r3
 80002e0:	f000 fe22 	bl	8000f28 <HAL_RCC_ClockConfig>
 80002e4:	4603      	mov	r3, r0
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80002ea:	f000 f843 	bl	8000374 <Error_Handler>
  }
}
 80002ee:	bf00      	nop
 80002f0:	3750      	adds	r7, #80	@ 0x50
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}
	...

080002f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002f8:	b480      	push	{r7}
 80002fa:	b083      	sub	sp, #12
 80002fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80002fe:	4b0f      	ldr	r3, [pc, #60]	@ (800033c <MX_GPIO_Init+0x44>)
 8000300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000302:	4a0e      	ldr	r2, [pc, #56]	@ (800033c <MX_GPIO_Init+0x44>)
 8000304:	f043 0320 	orr.w	r3, r3, #32
 8000308:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800030a:	4b0c      	ldr	r3, [pc, #48]	@ (800033c <MX_GPIO_Init+0x44>)
 800030c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800030e:	f003 0320 	and.w	r3, r3, #32
 8000312:	607b      	str	r3, [r7, #4]
 8000314:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000316:	4b09      	ldr	r3, [pc, #36]	@ (800033c <MX_GPIO_Init+0x44>)
 8000318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800031a:	4a08      	ldr	r2, [pc, #32]	@ (800033c <MX_GPIO_Init+0x44>)
 800031c:	f043 0301 	orr.w	r3, r3, #1
 8000320:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000322:	4b06      	ldr	r3, [pc, #24]	@ (800033c <MX_GPIO_Init+0x44>)
 8000324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000326:	f003 0301 	and.w	r3, r3, #1
 800032a:	603b      	str	r3, [r7, #0]
 800032c:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800032e:	bf00      	nop
 8000330:	370c      	adds	r7, #12
 8000332:	46bd      	mov	sp, r7
 8000334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000338:	4770      	bx	lr
 800033a:	bf00      	nop
 800033c:	40021000 	.word	0x40021000

08000340 <PIDTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_PIDTask */
void PIDTask(void const * argument)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b082      	sub	sp, #8
 8000344:	af00      	add	r7, sp, #0
 8000346:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000348:	2001      	movs	r0, #1
 800034a:	f001 fb91 	bl	8001a70 <osDelay>
 800034e:	e7fb      	b.n	8000348 <PIDTask+0x8>

08000350 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b082      	sub	sp, #8
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17)
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	4a04      	ldr	r2, [pc, #16]	@ (8000370 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800035e:	4293      	cmp	r3, r2
 8000360:	d101      	bne.n	8000366 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000362:	f000 f91d 	bl	80005a0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000366:	bf00      	nop
 8000368:	3708      	adds	r7, #8
 800036a:	46bd      	mov	sp, r7
 800036c:	bd80      	pop	{r7, pc}
 800036e:	bf00      	nop
 8000370:	40014800 	.word	0x40014800

08000374 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000378:	b672      	cpsid	i
}
 800037a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800037c:	bf00      	nop
 800037e:	e7fd      	b.n	800037c <Error_Handler+0x8>

08000380 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b082      	sub	sp, #8
 8000384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000386:	4b12      	ldr	r3, [pc, #72]	@ (80003d0 <HAL_MspInit+0x50>)
 8000388:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800038a:	4a11      	ldr	r2, [pc, #68]	@ (80003d0 <HAL_MspInit+0x50>)
 800038c:	f043 0301 	orr.w	r3, r3, #1
 8000390:	6613      	str	r3, [r2, #96]	@ 0x60
 8000392:	4b0f      	ldr	r3, [pc, #60]	@ (80003d0 <HAL_MspInit+0x50>)
 8000394:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000396:	f003 0301 	and.w	r3, r3, #1
 800039a:	607b      	str	r3, [r7, #4]
 800039c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800039e:	4b0c      	ldr	r3, [pc, #48]	@ (80003d0 <HAL_MspInit+0x50>)
 80003a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80003a2:	4a0b      	ldr	r2, [pc, #44]	@ (80003d0 <HAL_MspInit+0x50>)
 80003a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80003aa:	4b09      	ldr	r3, [pc, #36]	@ (80003d0 <HAL_MspInit+0x50>)
 80003ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80003ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003b2:	603b      	str	r3, [r7, #0]
 80003b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80003b6:	2200      	movs	r2, #0
 80003b8:	210f      	movs	r1, #15
 80003ba:	f06f 0001 	mvn.w	r0, #1
 80003be:	f000 f9c5 	bl	800074c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80003c2:	f000 fa8f 	bl	80008e4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003c6:	bf00      	nop
 80003c8:	3708      	adds	r7, #8
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bd80      	pop	{r7, pc}
 80003ce:	bf00      	nop
 80003d0:	40021000 	.word	0x40021000

080003d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b08c      	sub	sp, #48	@ 0x30
 80003d8:	af00      	add	r7, sp, #0
 80003da:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80003dc:	2300      	movs	r3, #0
 80003de:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80003e0:	2300      	movs	r3, #0
 80003e2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 80003e4:	4b2c      	ldr	r3, [pc, #176]	@ (8000498 <HAL_InitTick+0xc4>)
 80003e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80003e8:	4a2b      	ldr	r2, [pc, #172]	@ (8000498 <HAL_InitTick+0xc4>)
 80003ea:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80003ee:	6613      	str	r3, [r2, #96]	@ 0x60
 80003f0:	4b29      	ldr	r3, [pc, #164]	@ (8000498 <HAL_InitTick+0xc4>)
 80003f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80003f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80003f8:	60bb      	str	r3, [r7, #8]
 80003fa:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80003fc:	f107 020c 	add.w	r2, r7, #12
 8000400:	f107 0310 	add.w	r3, r7, #16
 8000404:	4611      	mov	r1, r2
 8000406:	4618      	mov	r0, r3
 8000408:	f000 ff4e 	bl	80012a8 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800040c:	f000 ff36 	bl	800127c <HAL_RCC_GetPCLK2Freq>
 8000410:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000414:	4a21      	ldr	r2, [pc, #132]	@ (800049c <HAL_InitTick+0xc8>)
 8000416:	fba2 2303 	umull	r2, r3, r2, r3
 800041a:	0c9b      	lsrs	r3, r3, #18
 800041c:	3b01      	subs	r3, #1
 800041e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8000420:	4b1f      	ldr	r3, [pc, #124]	@ (80004a0 <HAL_InitTick+0xcc>)
 8000422:	4a20      	ldr	r2, [pc, #128]	@ (80004a4 <HAL_InitTick+0xd0>)
 8000424:	601a      	str	r2, [r3, #0]
   * Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8000426:	4b1e      	ldr	r3, [pc, #120]	@ (80004a0 <HAL_InitTick+0xcc>)
 8000428:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800042c:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 800042e:	4a1c      	ldr	r2, [pc, #112]	@ (80004a0 <HAL_InitTick+0xcc>)
 8000430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000432:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8000434:	4b1a      	ldr	r3, [pc, #104]	@ (80004a0 <HAL_InitTick+0xcc>)
 8000436:	2200      	movs	r2, #0
 8000438:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800043a:	4b19      	ldr	r3, [pc, #100]	@ (80004a0 <HAL_InitTick+0xcc>)
 800043c:	2200      	movs	r2, #0
 800043e:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim17);
 8000440:	4817      	ldr	r0, [pc, #92]	@ (80004a0 <HAL_InitTick+0xcc>)
 8000442:	f000 ffa9 	bl	8001398 <HAL_TIM_Base_Init>
 8000446:	4603      	mov	r3, r0
 8000448:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800044c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000450:	2b00      	cmp	r3, #0
 8000452:	d11b      	bne.n	800048c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 8000454:	4812      	ldr	r0, [pc, #72]	@ (80004a0 <HAL_InitTick+0xcc>)
 8000456:	f001 f801 	bl	800145c <HAL_TIM_Base_Start_IT>
 800045a:	4603      	mov	r3, r0
 800045c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000460:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000464:	2b00      	cmp	r3, #0
 8000466:	d111      	bne.n	800048c <HAL_InitTick+0xb8>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8000468:	201a      	movs	r0, #26
 800046a:	f000 f989 	bl	8000780 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	2b0f      	cmp	r3, #15
 8000472:	d808      	bhi.n	8000486 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority, 0U);
 8000474:	2200      	movs	r2, #0
 8000476:	6879      	ldr	r1, [r7, #4]
 8000478:	201a      	movs	r0, #26
 800047a:	f000 f967 	bl	800074c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800047e:	4a0a      	ldr	r2, [pc, #40]	@ (80004a8 <HAL_InitTick+0xd4>)
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	6013      	str	r3, [r2, #0]
 8000484:	e002      	b.n	800048c <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000486:	2301      	movs	r3, #1
 8000488:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800048c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000490:	4618      	mov	r0, r3
 8000492:	3730      	adds	r7, #48	@ 0x30
 8000494:	46bd      	mov	sp, r7
 8000496:	bd80      	pop	{r7, pc}
 8000498:	40021000 	.word	0x40021000
 800049c:	431bde83 	.word	0x431bde83
 80004a0:	20000080 	.word	0x20000080
 80004a4:	40014800 	.word	0x40014800
 80004a8:	20000004 	.word	0x20000004

080004ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004b0:	bf00      	nop
 80004b2:	e7fd      	b.n	80004b0 <NMI_Handler+0x4>

080004b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004b8:	bf00      	nop
 80004ba:	e7fd      	b.n	80004b8 <HardFault_Handler+0x4>

080004bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004bc:	b480      	push	{r7}
 80004be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004c0:	bf00      	nop
 80004c2:	e7fd      	b.n	80004c0 <MemManage_Handler+0x4>

080004c4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004c8:	bf00      	nop
 80004ca:	e7fd      	b.n	80004c8 <BusFault_Handler+0x4>

080004cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004cc:	b480      	push	{r7}
 80004ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004d0:	bf00      	nop
 80004d2:	e7fd      	b.n	80004d0 <UsageFault_Handler+0x4>

080004d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004d4:	b480      	push	{r7}
 80004d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004d8:	bf00      	nop
 80004da:	46bd      	mov	sp, r7
 80004dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e0:	4770      	bx	lr
	...

080004e4 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80004e8:	4802      	ldr	r0, [pc, #8]	@ (80004f4 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80004ea:	f001 f821 	bl	8001530 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80004ee:	bf00      	nop
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	bf00      	nop
 80004f4:	20000080 	.word	0x20000080

080004f8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80004fc:	4b06      	ldr	r3, [pc, #24]	@ (8000518 <SystemInit+0x20>)
 80004fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000502:	4a05      	ldr	r2, [pc, #20]	@ (8000518 <SystemInit+0x20>)
 8000504:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000508:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800050c:	bf00      	nop
 800050e:	46bd      	mov	sp, r7
 8000510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop
 8000518:	e000ed00 	.word	0xe000ed00

0800051c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800051c:	480d      	ldr	r0, [pc, #52]	@ (8000554 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800051e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000520:	f7ff ffea 	bl	80004f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000524:	480c      	ldr	r0, [pc, #48]	@ (8000558 <LoopForever+0x6>)
  ldr r1, =_edata
 8000526:	490d      	ldr	r1, [pc, #52]	@ (800055c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000528:	4a0d      	ldr	r2, [pc, #52]	@ (8000560 <LoopForever+0xe>)
  movs r3, #0
 800052a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800052c:	e002      	b.n	8000534 <LoopCopyDataInit>

0800052e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800052e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000530:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000532:	3304      	adds	r3, #4

08000534 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000534:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000536:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000538:	d3f9      	bcc.n	800052e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800053a:	4a0a      	ldr	r2, [pc, #40]	@ (8000564 <LoopForever+0x12>)
  ldr r4, =_ebss
 800053c:	4c0a      	ldr	r4, [pc, #40]	@ (8000568 <LoopForever+0x16>)
  movs r3, #0
 800053e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000540:	e001      	b.n	8000546 <LoopFillZerobss>

08000542 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000542:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000544:	3204      	adds	r2, #4

08000546 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000546:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000548:	d3fb      	bcc.n	8000542 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800054a:	f003 fe83 	bl	8004254 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800054e:	f7ff fe67 	bl	8000220 <main>

08000552 <LoopForever>:

LoopForever:
    b LoopForever
 8000552:	e7fe      	b.n	8000552 <LoopForever>
  ldr   r0, =_estack
 8000554:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000558:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800055c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000560:	080043d0 	.word	0x080043d0
  ldr r2, =_sbss
 8000564:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000568:	200033e0 	.word	0x200033e0

0800056c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800056c:	e7fe      	b.n	800056c <ADC1_2_IRQHandler>

0800056e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800056e:	b580      	push	{r7, lr}
 8000570:	b082      	sub	sp, #8
 8000572:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000574:	2300      	movs	r3, #0
 8000576:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000578:	2003      	movs	r0, #3
 800057a:	f000 f8dc 	bl	8000736 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800057e:	200f      	movs	r0, #15
 8000580:	f7ff ff28 	bl	80003d4 <HAL_InitTick>
 8000584:	4603      	mov	r3, r0
 8000586:	2b00      	cmp	r3, #0
 8000588:	d002      	beq.n	8000590 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800058a:	2301      	movs	r3, #1
 800058c:	71fb      	strb	r3, [r7, #7]
 800058e:	e001      	b.n	8000594 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000590:	f7ff fef6 	bl	8000380 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000594:	79fb      	ldrb	r3, [r7, #7]

}
 8000596:	4618      	mov	r0, r3
 8000598:	3708      	adds	r7, #8
 800059a:	46bd      	mov	sp, r7
 800059c:	bd80      	pop	{r7, pc}
	...

080005a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005a4:	4b05      	ldr	r3, [pc, #20]	@ (80005bc <HAL_IncTick+0x1c>)
 80005a6:	681a      	ldr	r2, [r3, #0]
 80005a8:	4b05      	ldr	r3, [pc, #20]	@ (80005c0 <HAL_IncTick+0x20>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4413      	add	r3, r2
 80005ae:	4a03      	ldr	r2, [pc, #12]	@ (80005bc <HAL_IncTick+0x1c>)
 80005b0:	6013      	str	r3, [r2, #0]
}
 80005b2:	bf00      	nop
 80005b4:	46bd      	mov	sp, r7
 80005b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ba:	4770      	bx	lr
 80005bc:	200000cc 	.word	0x200000cc
 80005c0:	20000008 	.word	0x20000008

080005c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  return uwTick;
 80005c8:	4b03      	ldr	r3, [pc, #12]	@ (80005d8 <HAL_GetTick+0x14>)
 80005ca:	681b      	ldr	r3, [r3, #0]
}
 80005cc:	4618      	mov	r0, r3
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	200000cc 	.word	0x200000cc

080005dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	f003 0307 	and.w	r3, r3, #7
 80005ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000620 <__NVIC_SetPriorityGrouping+0x44>)
 80005ee:	68db      	ldr	r3, [r3, #12]
 80005f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005f2:	68ba      	ldr	r2, [r7, #8]
 80005f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80005f8:	4013      	ands	r3, r2
 80005fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000600:	68bb      	ldr	r3, [r7, #8]
 8000602:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000604:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000608:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800060c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800060e:	4a04      	ldr	r2, [pc, #16]	@ (8000620 <__NVIC_SetPriorityGrouping+0x44>)
 8000610:	68bb      	ldr	r3, [r7, #8]
 8000612:	60d3      	str	r3, [r2, #12]
}
 8000614:	bf00      	nop
 8000616:	3714      	adds	r7, #20
 8000618:	46bd      	mov	sp, r7
 800061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061e:	4770      	bx	lr
 8000620:	e000ed00 	.word	0xe000ed00

08000624 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000628:	4b04      	ldr	r3, [pc, #16]	@ (800063c <__NVIC_GetPriorityGrouping+0x18>)
 800062a:	68db      	ldr	r3, [r3, #12]
 800062c:	0a1b      	lsrs	r3, r3, #8
 800062e:	f003 0307 	and.w	r3, r3, #7
}
 8000632:	4618      	mov	r0, r3
 8000634:	46bd      	mov	sp, r7
 8000636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063a:	4770      	bx	lr
 800063c:	e000ed00 	.word	0xe000ed00

08000640 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000640:	b480      	push	{r7}
 8000642:	b083      	sub	sp, #12
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800064a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800064e:	2b00      	cmp	r3, #0
 8000650:	db0b      	blt.n	800066a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000652:	79fb      	ldrb	r3, [r7, #7]
 8000654:	f003 021f 	and.w	r2, r3, #31
 8000658:	4907      	ldr	r1, [pc, #28]	@ (8000678 <__NVIC_EnableIRQ+0x38>)
 800065a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800065e:	095b      	lsrs	r3, r3, #5
 8000660:	2001      	movs	r0, #1
 8000662:	fa00 f202 	lsl.w	r2, r0, r2
 8000666:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800066a:	bf00      	nop
 800066c:	370c      	adds	r7, #12
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop
 8000678:	e000e100 	.word	0xe000e100

0800067c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800067c:	b480      	push	{r7}
 800067e:	b083      	sub	sp, #12
 8000680:	af00      	add	r7, sp, #0
 8000682:	4603      	mov	r3, r0
 8000684:	6039      	str	r1, [r7, #0]
 8000686:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000688:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800068c:	2b00      	cmp	r3, #0
 800068e:	db0a      	blt.n	80006a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	b2da      	uxtb	r2, r3
 8000694:	490c      	ldr	r1, [pc, #48]	@ (80006c8 <__NVIC_SetPriority+0x4c>)
 8000696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800069a:	0112      	lsls	r2, r2, #4
 800069c:	b2d2      	uxtb	r2, r2
 800069e:	440b      	add	r3, r1
 80006a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006a4:	e00a      	b.n	80006bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a6:	683b      	ldr	r3, [r7, #0]
 80006a8:	b2da      	uxtb	r2, r3
 80006aa:	4908      	ldr	r1, [pc, #32]	@ (80006cc <__NVIC_SetPriority+0x50>)
 80006ac:	79fb      	ldrb	r3, [r7, #7]
 80006ae:	f003 030f 	and.w	r3, r3, #15
 80006b2:	3b04      	subs	r3, #4
 80006b4:	0112      	lsls	r2, r2, #4
 80006b6:	b2d2      	uxtb	r2, r2
 80006b8:	440b      	add	r3, r1
 80006ba:	761a      	strb	r2, [r3, #24]
}
 80006bc:	bf00      	nop
 80006be:	370c      	adds	r7, #12
 80006c0:	46bd      	mov	sp, r7
 80006c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c6:	4770      	bx	lr
 80006c8:	e000e100 	.word	0xe000e100
 80006cc:	e000ed00 	.word	0xe000ed00

080006d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b089      	sub	sp, #36	@ 0x24
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	60f8      	str	r0, [r7, #12]
 80006d8:	60b9      	str	r1, [r7, #8]
 80006da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	f003 0307 	and.w	r3, r3, #7
 80006e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006e4:	69fb      	ldr	r3, [r7, #28]
 80006e6:	f1c3 0307 	rsb	r3, r3, #7
 80006ea:	2b04      	cmp	r3, #4
 80006ec:	bf28      	it	cs
 80006ee:	2304      	movcs	r3, #4
 80006f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006f2:	69fb      	ldr	r3, [r7, #28]
 80006f4:	3304      	adds	r3, #4
 80006f6:	2b06      	cmp	r3, #6
 80006f8:	d902      	bls.n	8000700 <NVIC_EncodePriority+0x30>
 80006fa:	69fb      	ldr	r3, [r7, #28]
 80006fc:	3b03      	subs	r3, #3
 80006fe:	e000      	b.n	8000702 <NVIC_EncodePriority+0x32>
 8000700:	2300      	movs	r3, #0
 8000702:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000704:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000708:	69bb      	ldr	r3, [r7, #24]
 800070a:	fa02 f303 	lsl.w	r3, r2, r3
 800070e:	43da      	mvns	r2, r3
 8000710:	68bb      	ldr	r3, [r7, #8]
 8000712:	401a      	ands	r2, r3
 8000714:	697b      	ldr	r3, [r7, #20]
 8000716:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000718:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	fa01 f303 	lsl.w	r3, r1, r3
 8000722:	43d9      	mvns	r1, r3
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000728:	4313      	orrs	r3, r2
         );
}
 800072a:	4618      	mov	r0, r3
 800072c:	3724      	adds	r7, #36	@ 0x24
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr

08000736 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000736:	b580      	push	{r7, lr}
 8000738:	b082      	sub	sp, #8
 800073a:	af00      	add	r7, sp, #0
 800073c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800073e:	6878      	ldr	r0, [r7, #4]
 8000740:	f7ff ff4c 	bl	80005dc <__NVIC_SetPriorityGrouping>
}
 8000744:	bf00      	nop
 8000746:	3708      	adds	r7, #8
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}

0800074c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b086      	sub	sp, #24
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	60b9      	str	r1, [r7, #8]
 8000756:	607a      	str	r2, [r7, #4]
 8000758:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800075a:	f7ff ff63 	bl	8000624 <__NVIC_GetPriorityGrouping>
 800075e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000760:	687a      	ldr	r2, [r7, #4]
 8000762:	68b9      	ldr	r1, [r7, #8]
 8000764:	6978      	ldr	r0, [r7, #20]
 8000766:	f7ff ffb3 	bl	80006d0 <NVIC_EncodePriority>
 800076a:	4602      	mov	r2, r0
 800076c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000770:	4611      	mov	r1, r2
 8000772:	4618      	mov	r0, r3
 8000774:	f7ff ff82 	bl	800067c <__NVIC_SetPriority>
}
 8000778:	bf00      	nop
 800077a:	3718      	adds	r7, #24
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}

08000780 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	4603      	mov	r3, r0
 8000788:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800078a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800078e:	4618      	mov	r0, r3
 8000790:	f7ff ff56 	bl	8000640 <__NVIC_EnableIRQ>
}
 8000794:	bf00      	nop
 8000796:	3708      	adds	r7, #8
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}

0800079c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800079c:	b480      	push	{r7}
 800079e:	b085      	sub	sp, #20
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d141      	bne.n	800082e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80007aa:	4b4b      	ldr	r3, [pc, #300]	@ (80008d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80007b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80007b6:	d131      	bne.n	800081c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80007b8:	4b47      	ldr	r3, [pc, #284]	@ (80008d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80007be:	4a46      	ldr	r2, [pc, #280]	@ (80008d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80007c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80007c8:	4b43      	ldr	r3, [pc, #268]	@ (80008d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80007d0:	4a41      	ldr	r2, [pc, #260]	@ (80008d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80007d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80007d8:	4b40      	ldr	r3, [pc, #256]	@ (80008dc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	2232      	movs	r2, #50	@ 0x32
 80007de:	fb02 f303 	mul.w	r3, r2, r3
 80007e2:	4a3f      	ldr	r2, [pc, #252]	@ (80008e0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80007e4:	fba2 2303 	umull	r2, r3, r2, r3
 80007e8:	0c9b      	lsrs	r3, r3, #18
 80007ea:	3301      	adds	r3, #1
 80007ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007ee:	e002      	b.n	80007f6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	3b01      	subs	r3, #1
 80007f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007f6:	4b38      	ldr	r3, [pc, #224]	@ (80008d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007f8:	695b      	ldr	r3, [r3, #20]
 80007fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80007fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000802:	d102      	bne.n	800080a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d1f2      	bne.n	80007f0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800080a:	4b33      	ldr	r3, [pc, #204]	@ (80008d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800080c:	695b      	ldr	r3, [r3, #20]
 800080e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000812:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000816:	d158      	bne.n	80008ca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000818:	2303      	movs	r3, #3
 800081a:	e057      	b.n	80008cc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800081c:	4b2e      	ldr	r3, [pc, #184]	@ (80008d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800081e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000822:	4a2d      	ldr	r2, [pc, #180]	@ (80008d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000824:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000828:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800082c:	e04d      	b.n	80008ca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000834:	d141      	bne.n	80008ba <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000836:	4b28      	ldr	r3, [pc, #160]	@ (80008d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800083e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000842:	d131      	bne.n	80008a8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000844:	4b24      	ldr	r3, [pc, #144]	@ (80008d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000846:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800084a:	4a23      	ldr	r2, [pc, #140]	@ (80008d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800084c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000850:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000854:	4b20      	ldr	r3, [pc, #128]	@ (80008d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800085c:	4a1e      	ldr	r2, [pc, #120]	@ (80008d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800085e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000862:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000864:	4b1d      	ldr	r3, [pc, #116]	@ (80008dc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	2232      	movs	r2, #50	@ 0x32
 800086a:	fb02 f303 	mul.w	r3, r2, r3
 800086e:	4a1c      	ldr	r2, [pc, #112]	@ (80008e0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000870:	fba2 2303 	umull	r2, r3, r2, r3
 8000874:	0c9b      	lsrs	r3, r3, #18
 8000876:	3301      	adds	r3, #1
 8000878:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800087a:	e002      	b.n	8000882 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	3b01      	subs	r3, #1
 8000880:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000882:	4b15      	ldr	r3, [pc, #84]	@ (80008d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000884:	695b      	ldr	r3, [r3, #20]
 8000886:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800088a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800088e:	d102      	bne.n	8000896 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	2b00      	cmp	r3, #0
 8000894:	d1f2      	bne.n	800087c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000896:	4b10      	ldr	r3, [pc, #64]	@ (80008d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000898:	695b      	ldr	r3, [r3, #20]
 800089a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800089e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80008a2:	d112      	bne.n	80008ca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80008a4:	2303      	movs	r3, #3
 80008a6:	e011      	b.n	80008cc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80008a8:	4b0b      	ldr	r3, [pc, #44]	@ (80008d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80008ae:	4a0a      	ldr	r2, [pc, #40]	@ (80008d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80008b8:	e007      	b.n	80008ca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80008ba:	4b07      	ldr	r3, [pc, #28]	@ (80008d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80008c2:	4a05      	ldr	r2, [pc, #20]	@ (80008d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008c4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80008c8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80008ca:	2300      	movs	r3, #0
}
 80008cc:	4618      	mov	r0, r3
 80008ce:	3714      	adds	r7, #20
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr
 80008d8:	40007000 	.word	0x40007000
 80008dc:	20000000 	.word	0x20000000
 80008e0:	431bde83 	.word	0x431bde83

080008e4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80008e8:	4b05      	ldr	r3, [pc, #20]	@ (8000900 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80008ea:	689b      	ldr	r3, [r3, #8]
 80008ec:	4a04      	ldr	r2, [pc, #16]	@ (8000900 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80008ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008f2:	6093      	str	r3, [r2, #8]
}
 80008f4:	bf00      	nop
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr
 80008fe:	bf00      	nop
 8000900:	40007000 	.word	0x40007000

08000904 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b088      	sub	sp, #32
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d101      	bne.n	8000916 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000912:	2301      	movs	r3, #1
 8000914:	e2fe      	b.n	8000f14 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	f003 0301 	and.w	r3, r3, #1
 800091e:	2b00      	cmp	r3, #0
 8000920:	d075      	beq.n	8000a0e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000922:	4b97      	ldr	r3, [pc, #604]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000924:	689b      	ldr	r3, [r3, #8]
 8000926:	f003 030c 	and.w	r3, r3, #12
 800092a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800092c:	4b94      	ldr	r3, [pc, #592]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 800092e:	68db      	ldr	r3, [r3, #12]
 8000930:	f003 0303 	and.w	r3, r3, #3
 8000934:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8000936:	69bb      	ldr	r3, [r7, #24]
 8000938:	2b0c      	cmp	r3, #12
 800093a:	d102      	bne.n	8000942 <HAL_RCC_OscConfig+0x3e>
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	2b03      	cmp	r3, #3
 8000940:	d002      	beq.n	8000948 <HAL_RCC_OscConfig+0x44>
 8000942:	69bb      	ldr	r3, [r7, #24]
 8000944:	2b08      	cmp	r3, #8
 8000946:	d10b      	bne.n	8000960 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000948:	4b8d      	ldr	r3, [pc, #564]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000950:	2b00      	cmp	r3, #0
 8000952:	d05b      	beq.n	8000a0c <HAL_RCC_OscConfig+0x108>
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	685b      	ldr	r3, [r3, #4]
 8000958:	2b00      	cmp	r3, #0
 800095a:	d157      	bne.n	8000a0c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800095c:	2301      	movs	r3, #1
 800095e:	e2d9      	b.n	8000f14 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000968:	d106      	bne.n	8000978 <HAL_RCC_OscConfig+0x74>
 800096a:	4b85      	ldr	r3, [pc, #532]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	4a84      	ldr	r2, [pc, #528]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000970:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000974:	6013      	str	r3, [r2, #0]
 8000976:	e01d      	b.n	80009b4 <HAL_RCC_OscConfig+0xb0>
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	685b      	ldr	r3, [r3, #4]
 800097c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000980:	d10c      	bne.n	800099c <HAL_RCC_OscConfig+0x98>
 8000982:	4b7f      	ldr	r3, [pc, #508]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4a7e      	ldr	r2, [pc, #504]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000988:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800098c:	6013      	str	r3, [r2, #0]
 800098e:	4b7c      	ldr	r3, [pc, #496]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	4a7b      	ldr	r2, [pc, #492]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000994:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000998:	6013      	str	r3, [r2, #0]
 800099a:	e00b      	b.n	80009b4 <HAL_RCC_OscConfig+0xb0>
 800099c:	4b78      	ldr	r3, [pc, #480]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a77      	ldr	r2, [pc, #476]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 80009a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80009a6:	6013      	str	r3, [r2, #0]
 80009a8:	4b75      	ldr	r3, [pc, #468]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a74      	ldr	r2, [pc, #464]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 80009ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80009b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	685b      	ldr	r3, [r3, #4]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d013      	beq.n	80009e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80009bc:	f7ff fe02 	bl	80005c4 <HAL_GetTick>
 80009c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80009c2:	e008      	b.n	80009d6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80009c4:	f7ff fdfe 	bl	80005c4 <HAL_GetTick>
 80009c8:	4602      	mov	r2, r0
 80009ca:	693b      	ldr	r3, [r7, #16]
 80009cc:	1ad3      	subs	r3, r2, r3
 80009ce:	2b64      	cmp	r3, #100	@ 0x64
 80009d0:	d901      	bls.n	80009d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80009d2:	2303      	movs	r3, #3
 80009d4:	e29e      	b.n	8000f14 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80009d6:	4b6a      	ldr	r3, [pc, #424]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d0f0      	beq.n	80009c4 <HAL_RCC_OscConfig+0xc0>
 80009e2:	e014      	b.n	8000a0e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80009e4:	f7ff fdee 	bl	80005c4 <HAL_GetTick>
 80009e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80009ea:	e008      	b.n	80009fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80009ec:	f7ff fdea 	bl	80005c4 <HAL_GetTick>
 80009f0:	4602      	mov	r2, r0
 80009f2:	693b      	ldr	r3, [r7, #16]
 80009f4:	1ad3      	subs	r3, r2, r3
 80009f6:	2b64      	cmp	r3, #100	@ 0x64
 80009f8:	d901      	bls.n	80009fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80009fa:	2303      	movs	r3, #3
 80009fc:	e28a      	b.n	8000f14 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80009fe:	4b60      	ldr	r3, [pc, #384]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d1f0      	bne.n	80009ec <HAL_RCC_OscConfig+0xe8>
 8000a0a:	e000      	b.n	8000a0e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	f003 0302 	and.w	r3, r3, #2
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d075      	beq.n	8000b06 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000a1a:	4b59      	ldr	r3, [pc, #356]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000a1c:	689b      	ldr	r3, [r3, #8]
 8000a1e:	f003 030c 	and.w	r3, r3, #12
 8000a22:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000a24:	4b56      	ldr	r3, [pc, #344]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000a26:	68db      	ldr	r3, [r3, #12]
 8000a28:	f003 0303 	and.w	r3, r3, #3
 8000a2c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8000a2e:	69bb      	ldr	r3, [r7, #24]
 8000a30:	2b0c      	cmp	r3, #12
 8000a32:	d102      	bne.n	8000a3a <HAL_RCC_OscConfig+0x136>
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	2b02      	cmp	r3, #2
 8000a38:	d002      	beq.n	8000a40 <HAL_RCC_OscConfig+0x13c>
 8000a3a:	69bb      	ldr	r3, [r7, #24]
 8000a3c:	2b04      	cmp	r3, #4
 8000a3e:	d11f      	bne.n	8000a80 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000a40:	4b4f      	ldr	r3, [pc, #316]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d005      	beq.n	8000a58 <HAL_RCC_OscConfig+0x154>
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	68db      	ldr	r3, [r3, #12]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d101      	bne.n	8000a58 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8000a54:	2301      	movs	r3, #1
 8000a56:	e25d      	b.n	8000f14 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a58:	4b49      	ldr	r3, [pc, #292]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000a5a:	685b      	ldr	r3, [r3, #4]
 8000a5c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	691b      	ldr	r3, [r3, #16]
 8000a64:	061b      	lsls	r3, r3, #24
 8000a66:	4946      	ldr	r1, [pc, #280]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000a68:	4313      	orrs	r3, r2
 8000a6a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000a6c:	4b45      	ldr	r3, [pc, #276]	@ (8000b84 <HAL_RCC_OscConfig+0x280>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4618      	mov	r0, r3
 8000a72:	f7ff fcaf 	bl	80003d4 <HAL_InitTick>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d043      	beq.n	8000b04 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	e249      	b.n	8000f14 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	68db      	ldr	r3, [r3, #12]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d023      	beq.n	8000ad0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000a88:	4b3d      	ldr	r3, [pc, #244]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4a3c      	ldr	r2, [pc, #240]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000a8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000a94:	f7ff fd96 	bl	80005c4 <HAL_GetTick>
 8000a98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000a9a:	e008      	b.n	8000aae <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000a9c:	f7ff fd92 	bl	80005c4 <HAL_GetTick>
 8000aa0:	4602      	mov	r2, r0
 8000aa2:	693b      	ldr	r3, [r7, #16]
 8000aa4:	1ad3      	subs	r3, r2, r3
 8000aa6:	2b02      	cmp	r3, #2
 8000aa8:	d901      	bls.n	8000aae <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8000aaa:	2303      	movs	r3, #3
 8000aac:	e232      	b.n	8000f14 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000aae:	4b34      	ldr	r3, [pc, #208]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d0f0      	beq.n	8000a9c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000aba:	4b31      	ldr	r3, [pc, #196]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	691b      	ldr	r3, [r3, #16]
 8000ac6:	061b      	lsls	r3, r3, #24
 8000ac8:	492d      	ldr	r1, [pc, #180]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000aca:	4313      	orrs	r3, r2
 8000acc:	604b      	str	r3, [r1, #4]
 8000ace:	e01a      	b.n	8000b06 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ad0:	4b2b      	ldr	r3, [pc, #172]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a2a      	ldr	r2, [pc, #168]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000ad6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000ada:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000adc:	f7ff fd72 	bl	80005c4 <HAL_GetTick>
 8000ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000ae2:	e008      	b.n	8000af6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ae4:	f7ff fd6e 	bl	80005c4 <HAL_GetTick>
 8000ae8:	4602      	mov	r2, r0
 8000aea:	693b      	ldr	r3, [r7, #16]
 8000aec:	1ad3      	subs	r3, r2, r3
 8000aee:	2b02      	cmp	r3, #2
 8000af0:	d901      	bls.n	8000af6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8000af2:	2303      	movs	r3, #3
 8000af4:	e20e      	b.n	8000f14 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000af6:	4b22      	ldr	r3, [pc, #136]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d1f0      	bne.n	8000ae4 <HAL_RCC_OscConfig+0x1e0>
 8000b02:	e000      	b.n	8000b06 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000b04:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	f003 0308 	and.w	r3, r3, #8
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d041      	beq.n	8000b96 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	695b      	ldr	r3, [r3, #20]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d01c      	beq.n	8000b54 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000b1a:	4b19      	ldr	r3, [pc, #100]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000b1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000b20:	4a17      	ldr	r2, [pc, #92]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000b22:	f043 0301 	orr.w	r3, r3, #1
 8000b26:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000b2a:	f7ff fd4b 	bl	80005c4 <HAL_GetTick>
 8000b2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000b30:	e008      	b.n	8000b44 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000b32:	f7ff fd47 	bl	80005c4 <HAL_GetTick>
 8000b36:	4602      	mov	r2, r0
 8000b38:	693b      	ldr	r3, [r7, #16]
 8000b3a:	1ad3      	subs	r3, r2, r3
 8000b3c:	2b02      	cmp	r3, #2
 8000b3e:	d901      	bls.n	8000b44 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000b40:	2303      	movs	r3, #3
 8000b42:	e1e7      	b.n	8000f14 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000b44:	4b0e      	ldr	r3, [pc, #56]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000b46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000b4a:	f003 0302 	and.w	r3, r3, #2
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d0ef      	beq.n	8000b32 <HAL_RCC_OscConfig+0x22e>
 8000b52:	e020      	b.n	8000b96 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000b54:	4b0a      	ldr	r3, [pc, #40]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000b56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000b5a:	4a09      	ldr	r2, [pc, #36]	@ (8000b80 <HAL_RCC_OscConfig+0x27c>)
 8000b5c:	f023 0301 	bic.w	r3, r3, #1
 8000b60:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000b64:	f7ff fd2e 	bl	80005c4 <HAL_GetTick>
 8000b68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000b6a:	e00d      	b.n	8000b88 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000b6c:	f7ff fd2a 	bl	80005c4 <HAL_GetTick>
 8000b70:	4602      	mov	r2, r0
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	1ad3      	subs	r3, r2, r3
 8000b76:	2b02      	cmp	r3, #2
 8000b78:	d906      	bls.n	8000b88 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8000b7a:	2303      	movs	r3, #3
 8000b7c:	e1ca      	b.n	8000f14 <HAL_RCC_OscConfig+0x610>
 8000b7e:	bf00      	nop
 8000b80:	40021000 	.word	0x40021000
 8000b84:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000b88:	4b8c      	ldr	r3, [pc, #560]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000b8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000b8e:	f003 0302 	and.w	r3, r3, #2
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d1ea      	bne.n	8000b6c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	f003 0304 	and.w	r3, r3, #4
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	f000 80a6 	beq.w	8000cf0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8000ba8:	4b84      	ldr	r3, [pc, #528]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d101      	bne.n	8000bb8 <HAL_RCC_OscConfig+0x2b4>
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	e000      	b.n	8000bba <HAL_RCC_OscConfig+0x2b6>
 8000bb8:	2300      	movs	r3, #0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d00d      	beq.n	8000bda <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000bbe:	4b7f      	ldr	r3, [pc, #508]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bc2:	4a7e      	ldr	r2, [pc, #504]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000bc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bca:	4b7c      	ldr	r3, [pc, #496]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bd2:	60fb      	str	r3, [r7, #12]
 8000bd4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000bda:	4b79      	ldr	r3, [pc, #484]	@ (8000dc0 <HAL_RCC_OscConfig+0x4bc>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d118      	bne.n	8000c18 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000be6:	4b76      	ldr	r3, [pc, #472]	@ (8000dc0 <HAL_RCC_OscConfig+0x4bc>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	4a75      	ldr	r2, [pc, #468]	@ (8000dc0 <HAL_RCC_OscConfig+0x4bc>)
 8000bec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bf0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000bf2:	f7ff fce7 	bl	80005c4 <HAL_GetTick>
 8000bf6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000bf8:	e008      	b.n	8000c0c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000bfa:	f7ff fce3 	bl	80005c4 <HAL_GetTick>
 8000bfe:	4602      	mov	r2, r0
 8000c00:	693b      	ldr	r3, [r7, #16]
 8000c02:	1ad3      	subs	r3, r2, r3
 8000c04:	2b02      	cmp	r3, #2
 8000c06:	d901      	bls.n	8000c0c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8000c08:	2303      	movs	r3, #3
 8000c0a:	e183      	b.n	8000f14 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000c0c:	4b6c      	ldr	r3, [pc, #432]	@ (8000dc0 <HAL_RCC_OscConfig+0x4bc>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d0f0      	beq.n	8000bfa <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	689b      	ldr	r3, [r3, #8]
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d108      	bne.n	8000c32 <HAL_RCC_OscConfig+0x32e>
 8000c20:	4b66      	ldr	r3, [pc, #408]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000c26:	4a65      	ldr	r2, [pc, #404]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000c28:	f043 0301 	orr.w	r3, r3, #1
 8000c2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000c30:	e024      	b.n	8000c7c <HAL_RCC_OscConfig+0x378>
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	689b      	ldr	r3, [r3, #8]
 8000c36:	2b05      	cmp	r3, #5
 8000c38:	d110      	bne.n	8000c5c <HAL_RCC_OscConfig+0x358>
 8000c3a:	4b60      	ldr	r3, [pc, #384]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000c3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000c40:	4a5e      	ldr	r2, [pc, #376]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000c42:	f043 0304 	orr.w	r3, r3, #4
 8000c46:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000c4a:	4b5c      	ldr	r3, [pc, #368]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000c4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000c50:	4a5a      	ldr	r2, [pc, #360]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000c52:	f043 0301 	orr.w	r3, r3, #1
 8000c56:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000c5a:	e00f      	b.n	8000c7c <HAL_RCC_OscConfig+0x378>
 8000c5c:	4b57      	ldr	r3, [pc, #348]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000c5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000c62:	4a56      	ldr	r2, [pc, #344]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000c64:	f023 0301 	bic.w	r3, r3, #1
 8000c68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000c6c:	4b53      	ldr	r3, [pc, #332]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000c6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000c72:	4a52      	ldr	r2, [pc, #328]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000c74:	f023 0304 	bic.w	r3, r3, #4
 8000c78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	689b      	ldr	r3, [r3, #8]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d016      	beq.n	8000cb2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c84:	f7ff fc9e 	bl	80005c4 <HAL_GetTick>
 8000c88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000c8a:	e00a      	b.n	8000ca2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000c8c:	f7ff fc9a 	bl	80005c4 <HAL_GetTick>
 8000c90:	4602      	mov	r2, r0
 8000c92:	693b      	ldr	r3, [r7, #16]
 8000c94:	1ad3      	subs	r3, r2, r3
 8000c96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d901      	bls.n	8000ca2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8000c9e:	2303      	movs	r3, #3
 8000ca0:	e138      	b.n	8000f14 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000ca2:	4b46      	ldr	r3, [pc, #280]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000ca8:	f003 0302 	and.w	r3, r3, #2
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d0ed      	beq.n	8000c8c <HAL_RCC_OscConfig+0x388>
 8000cb0:	e015      	b.n	8000cde <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000cb2:	f7ff fc87 	bl	80005c4 <HAL_GetTick>
 8000cb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000cb8:	e00a      	b.n	8000cd0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000cba:	f7ff fc83 	bl	80005c4 <HAL_GetTick>
 8000cbe:	4602      	mov	r2, r0
 8000cc0:	693b      	ldr	r3, [r7, #16]
 8000cc2:	1ad3      	subs	r3, r2, r3
 8000cc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	d901      	bls.n	8000cd0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8000ccc:	2303      	movs	r3, #3
 8000cce:	e121      	b.n	8000f14 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000cd0:	4b3a      	ldr	r3, [pc, #232]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000cd6:	f003 0302 	and.w	r3, r3, #2
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d1ed      	bne.n	8000cba <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8000cde:	7ffb      	ldrb	r3, [r7, #31]
 8000ce0:	2b01      	cmp	r3, #1
 8000ce2:	d105      	bne.n	8000cf0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ce4:	4b35      	ldr	r3, [pc, #212]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000ce6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ce8:	4a34      	ldr	r2, [pc, #208]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000cea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000cee:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	f003 0320 	and.w	r3, r3, #32
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d03c      	beq.n	8000d76 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	699b      	ldr	r3, [r3, #24]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d01c      	beq.n	8000d3e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8000d04:	4b2d      	ldr	r3, [pc, #180]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000d06:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000d0a:	4a2c      	ldr	r2, [pc, #176]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000d0c:	f043 0301 	orr.w	r3, r3, #1
 8000d10:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d14:	f7ff fc56 	bl	80005c4 <HAL_GetTick>
 8000d18:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000d1a:	e008      	b.n	8000d2e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000d1c:	f7ff fc52 	bl	80005c4 <HAL_GetTick>
 8000d20:	4602      	mov	r2, r0
 8000d22:	693b      	ldr	r3, [r7, #16]
 8000d24:	1ad3      	subs	r3, r2, r3
 8000d26:	2b02      	cmp	r3, #2
 8000d28:	d901      	bls.n	8000d2e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8000d2a:	2303      	movs	r3, #3
 8000d2c:	e0f2      	b.n	8000f14 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000d2e:	4b23      	ldr	r3, [pc, #140]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000d30:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000d34:	f003 0302 	and.w	r3, r3, #2
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d0ef      	beq.n	8000d1c <HAL_RCC_OscConfig+0x418>
 8000d3c:	e01b      	b.n	8000d76 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8000d3e:	4b1f      	ldr	r3, [pc, #124]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000d40:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000d44:	4a1d      	ldr	r2, [pc, #116]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000d46:	f023 0301 	bic.w	r3, r3, #1
 8000d4a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d4e:	f7ff fc39 	bl	80005c4 <HAL_GetTick>
 8000d52:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000d54:	e008      	b.n	8000d68 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000d56:	f7ff fc35 	bl	80005c4 <HAL_GetTick>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	1ad3      	subs	r3, r2, r3
 8000d60:	2b02      	cmp	r3, #2
 8000d62:	d901      	bls.n	8000d68 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8000d64:	2303      	movs	r3, #3
 8000d66:	e0d5      	b.n	8000f14 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000d68:	4b14      	ldr	r3, [pc, #80]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000d6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000d6e:	f003 0302 	and.w	r3, r3, #2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d1ef      	bne.n	8000d56 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	69db      	ldr	r3, [r3, #28]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	f000 80c9 	beq.w	8000f12 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000d80:	4b0e      	ldr	r3, [pc, #56]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000d82:	689b      	ldr	r3, [r3, #8]
 8000d84:	f003 030c 	and.w	r3, r3, #12
 8000d88:	2b0c      	cmp	r3, #12
 8000d8a:	f000 8083 	beq.w	8000e94 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	69db      	ldr	r3, [r3, #28]
 8000d92:	2b02      	cmp	r3, #2
 8000d94:	d15e      	bne.n	8000e54 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d96:	4b09      	ldr	r3, [pc, #36]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4a08      	ldr	r2, [pc, #32]	@ (8000dbc <HAL_RCC_OscConfig+0x4b8>)
 8000d9c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000da0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000da2:	f7ff fc0f 	bl	80005c4 <HAL_GetTick>
 8000da6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000da8:	e00c      	b.n	8000dc4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000daa:	f7ff fc0b 	bl	80005c4 <HAL_GetTick>
 8000dae:	4602      	mov	r2, r0
 8000db0:	693b      	ldr	r3, [r7, #16]
 8000db2:	1ad3      	subs	r3, r2, r3
 8000db4:	2b02      	cmp	r3, #2
 8000db6:	d905      	bls.n	8000dc4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8000db8:	2303      	movs	r3, #3
 8000dba:	e0ab      	b.n	8000f14 <HAL_RCC_OscConfig+0x610>
 8000dbc:	40021000 	.word	0x40021000
 8000dc0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000dc4:	4b55      	ldr	r3, [pc, #340]	@ (8000f1c <HAL_RCC_OscConfig+0x618>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d1ec      	bne.n	8000daa <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000dd0:	4b52      	ldr	r3, [pc, #328]	@ (8000f1c <HAL_RCC_OscConfig+0x618>)
 8000dd2:	68da      	ldr	r2, [r3, #12]
 8000dd4:	4b52      	ldr	r3, [pc, #328]	@ (8000f20 <HAL_RCC_OscConfig+0x61c>)
 8000dd6:	4013      	ands	r3, r2
 8000dd8:	687a      	ldr	r2, [r7, #4]
 8000dda:	6a11      	ldr	r1, [r2, #32]
 8000ddc:	687a      	ldr	r2, [r7, #4]
 8000dde:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8000de0:	3a01      	subs	r2, #1
 8000de2:	0112      	lsls	r2, r2, #4
 8000de4:	4311      	orrs	r1, r2
 8000de6:	687a      	ldr	r2, [r7, #4]
 8000de8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8000dea:	0212      	lsls	r2, r2, #8
 8000dec:	4311      	orrs	r1, r2
 8000dee:	687a      	ldr	r2, [r7, #4]
 8000df0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8000df2:	0852      	lsrs	r2, r2, #1
 8000df4:	3a01      	subs	r2, #1
 8000df6:	0552      	lsls	r2, r2, #21
 8000df8:	4311      	orrs	r1, r2
 8000dfa:	687a      	ldr	r2, [r7, #4]
 8000dfc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000dfe:	0852      	lsrs	r2, r2, #1
 8000e00:	3a01      	subs	r2, #1
 8000e02:	0652      	lsls	r2, r2, #25
 8000e04:	4311      	orrs	r1, r2
 8000e06:	687a      	ldr	r2, [r7, #4]
 8000e08:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8000e0a:	06d2      	lsls	r2, r2, #27
 8000e0c:	430a      	orrs	r2, r1
 8000e0e:	4943      	ldr	r1, [pc, #268]	@ (8000f1c <HAL_RCC_OscConfig+0x618>)
 8000e10:	4313      	orrs	r3, r2
 8000e12:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000e14:	4b41      	ldr	r3, [pc, #260]	@ (8000f1c <HAL_RCC_OscConfig+0x618>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a40      	ldr	r2, [pc, #256]	@ (8000f1c <HAL_RCC_OscConfig+0x618>)
 8000e1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000e1e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000e20:	4b3e      	ldr	r3, [pc, #248]	@ (8000f1c <HAL_RCC_OscConfig+0x618>)
 8000e22:	68db      	ldr	r3, [r3, #12]
 8000e24:	4a3d      	ldr	r2, [pc, #244]	@ (8000f1c <HAL_RCC_OscConfig+0x618>)
 8000e26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000e2a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e2c:	f7ff fbca 	bl	80005c4 <HAL_GetTick>
 8000e30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000e32:	e008      	b.n	8000e46 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e34:	f7ff fbc6 	bl	80005c4 <HAL_GetTick>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	2b02      	cmp	r3, #2
 8000e40:	d901      	bls.n	8000e46 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8000e42:	2303      	movs	r3, #3
 8000e44:	e066      	b.n	8000f14 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000e46:	4b35      	ldr	r3, [pc, #212]	@ (8000f1c <HAL_RCC_OscConfig+0x618>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d0f0      	beq.n	8000e34 <HAL_RCC_OscConfig+0x530>
 8000e52:	e05e      	b.n	8000f12 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e54:	4b31      	ldr	r3, [pc, #196]	@ (8000f1c <HAL_RCC_OscConfig+0x618>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a30      	ldr	r2, [pc, #192]	@ (8000f1c <HAL_RCC_OscConfig+0x618>)
 8000e5a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000e5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e60:	f7ff fbb0 	bl	80005c4 <HAL_GetTick>
 8000e64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000e66:	e008      	b.n	8000e7a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e68:	f7ff fbac 	bl	80005c4 <HAL_GetTick>
 8000e6c:	4602      	mov	r2, r0
 8000e6e:	693b      	ldr	r3, [r7, #16]
 8000e70:	1ad3      	subs	r3, r2, r3
 8000e72:	2b02      	cmp	r3, #2
 8000e74:	d901      	bls.n	8000e7a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8000e76:	2303      	movs	r3, #3
 8000e78:	e04c      	b.n	8000f14 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000e7a:	4b28      	ldr	r3, [pc, #160]	@ (8000f1c <HAL_RCC_OscConfig+0x618>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d1f0      	bne.n	8000e68 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8000e86:	4b25      	ldr	r3, [pc, #148]	@ (8000f1c <HAL_RCC_OscConfig+0x618>)
 8000e88:	68da      	ldr	r2, [r3, #12]
 8000e8a:	4924      	ldr	r1, [pc, #144]	@ (8000f1c <HAL_RCC_OscConfig+0x618>)
 8000e8c:	4b25      	ldr	r3, [pc, #148]	@ (8000f24 <HAL_RCC_OscConfig+0x620>)
 8000e8e:	4013      	ands	r3, r2
 8000e90:	60cb      	str	r3, [r1, #12]
 8000e92:	e03e      	b.n	8000f12 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	69db      	ldr	r3, [r3, #28]
 8000e98:	2b01      	cmp	r3, #1
 8000e9a:	d101      	bne.n	8000ea0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	e039      	b.n	8000f14 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8000ea0:	4b1e      	ldr	r3, [pc, #120]	@ (8000f1c <HAL_RCC_OscConfig+0x618>)
 8000ea2:	68db      	ldr	r3, [r3, #12]
 8000ea4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	f003 0203 	and.w	r2, r3, #3
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6a1b      	ldr	r3, [r3, #32]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	d12c      	bne.n	8000f0e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ebe:	3b01      	subs	r3, #1
 8000ec0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ec2:	429a      	cmp	r2, r3
 8000ec4:	d123      	bne.n	8000f0e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ed0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000ed2:	429a      	cmp	r2, r3
 8000ed4:	d11b      	bne.n	8000f0e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ee0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8000ee2:	429a      	cmp	r2, r3
 8000ee4:	d113      	bne.n	8000f0e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef0:	085b      	lsrs	r3, r3, #1
 8000ef2:	3b01      	subs	r3, #1
 8000ef4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000ef6:	429a      	cmp	r2, r3
 8000ef8:	d109      	bne.n	8000f0e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f04:	085b      	lsrs	r3, r3, #1
 8000f06:	3b01      	subs	r3, #1
 8000f08:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000f0a:	429a      	cmp	r2, r3
 8000f0c:	d001      	beq.n	8000f12 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	e000      	b.n	8000f14 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8000f12:	2300      	movs	r3, #0
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	3720      	adds	r7, #32
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40021000 	.word	0x40021000
 8000f20:	019f800c 	.word	0x019f800c
 8000f24:	feeefffc 	.word	0xfeeefffc

08000f28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8000f32:	2300      	movs	r3, #0
 8000f34:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d101      	bne.n	8000f40 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	e11e      	b.n	800117e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f40:	4b91      	ldr	r3, [pc, #580]	@ (8001188 <HAL_RCC_ClockConfig+0x260>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f003 030f 	and.w	r3, r3, #15
 8000f48:	683a      	ldr	r2, [r7, #0]
 8000f4a:	429a      	cmp	r2, r3
 8000f4c:	d910      	bls.n	8000f70 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f4e:	4b8e      	ldr	r3, [pc, #568]	@ (8001188 <HAL_RCC_ClockConfig+0x260>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f023 020f 	bic.w	r2, r3, #15
 8000f56:	498c      	ldr	r1, [pc, #560]	@ (8001188 <HAL_RCC_ClockConfig+0x260>)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f5e:	4b8a      	ldr	r3, [pc, #552]	@ (8001188 <HAL_RCC_ClockConfig+0x260>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f003 030f 	and.w	r3, r3, #15
 8000f66:	683a      	ldr	r2, [r7, #0]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d001      	beq.n	8000f70 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	e106      	b.n	800117e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f003 0301 	and.w	r3, r3, #1
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d073      	beq.n	8001064 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	2b03      	cmp	r3, #3
 8000f82:	d129      	bne.n	8000fd8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000f84:	4b81      	ldr	r3, [pc, #516]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d101      	bne.n	8000f94 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8000f90:	2301      	movs	r3, #1
 8000f92:	e0f4      	b.n	800117e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8000f94:	f000 f9ba 	bl	800130c <RCC_GetSysClockFreqFromPLLSource>
 8000f98:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8000f9a:	693b      	ldr	r3, [r7, #16]
 8000f9c:	4a7c      	ldr	r2, [pc, #496]	@ (8001190 <HAL_RCC_ClockConfig+0x268>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d93f      	bls.n	8001022 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8000fa2:	4b7a      	ldr	r3, [pc, #488]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 8000fa4:	689b      	ldr	r3, [r3, #8]
 8000fa6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d009      	beq.n	8000fc2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d033      	beq.n	8001022 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d12f      	bne.n	8001022 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8000fc2:	4b72      	ldr	r3, [pc, #456]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 8000fc4:	689b      	ldr	r3, [r3, #8]
 8000fc6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000fca:	4a70      	ldr	r2, [pc, #448]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 8000fcc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000fd0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8000fd2:	2380      	movs	r3, #128	@ 0x80
 8000fd4:	617b      	str	r3, [r7, #20]
 8000fd6:	e024      	b.n	8001022 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	2b02      	cmp	r3, #2
 8000fde:	d107      	bne.n	8000ff0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000fe0:	4b6a      	ldr	r3, [pc, #424]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d109      	bne.n	8001000 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8000fec:	2301      	movs	r3, #1
 8000fee:	e0c6      	b.n	800117e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ff0:	4b66      	ldr	r3, [pc, #408]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d101      	bne.n	8001000 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	e0be      	b.n	800117e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001000:	f000 f8ce 	bl	80011a0 <HAL_RCC_GetSysClockFreq>
 8001004:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001006:	693b      	ldr	r3, [r7, #16]
 8001008:	4a61      	ldr	r2, [pc, #388]	@ (8001190 <HAL_RCC_ClockConfig+0x268>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d909      	bls.n	8001022 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800100e:	4b5f      	ldr	r3, [pc, #380]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 8001010:	689b      	ldr	r3, [r3, #8]
 8001012:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001016:	4a5d      	ldr	r2, [pc, #372]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 8001018:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800101c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800101e:	2380      	movs	r3, #128	@ 0x80
 8001020:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001022:	4b5a      	ldr	r3, [pc, #360]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 8001024:	689b      	ldr	r3, [r3, #8]
 8001026:	f023 0203 	bic.w	r2, r3, #3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	4957      	ldr	r1, [pc, #348]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 8001030:	4313      	orrs	r3, r2
 8001032:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001034:	f7ff fac6 	bl	80005c4 <HAL_GetTick>
 8001038:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800103a:	e00a      	b.n	8001052 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800103c:	f7ff fac2 	bl	80005c4 <HAL_GetTick>
 8001040:	4602      	mov	r2, r0
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	f241 3288 	movw	r2, #5000	@ 0x1388
 800104a:	4293      	cmp	r3, r2
 800104c:	d901      	bls.n	8001052 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800104e:	2303      	movs	r3, #3
 8001050:	e095      	b.n	800117e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001052:	4b4e      	ldr	r3, [pc, #312]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 8001054:	689b      	ldr	r3, [r3, #8]
 8001056:	f003 020c 	and.w	r2, r3, #12
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	009b      	lsls	r3, r3, #2
 8001060:	429a      	cmp	r2, r3
 8001062:	d1eb      	bne.n	800103c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f003 0302 	and.w	r3, r3, #2
 800106c:	2b00      	cmp	r3, #0
 800106e:	d023      	beq.n	80010b8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f003 0304 	and.w	r3, r3, #4
 8001078:	2b00      	cmp	r3, #0
 800107a:	d005      	beq.n	8001088 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800107c:	4b43      	ldr	r3, [pc, #268]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 800107e:	689b      	ldr	r3, [r3, #8]
 8001080:	4a42      	ldr	r2, [pc, #264]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 8001082:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001086:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f003 0308 	and.w	r3, r3, #8
 8001090:	2b00      	cmp	r3, #0
 8001092:	d007      	beq.n	80010a4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001094:	4b3d      	ldr	r3, [pc, #244]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800109c:	4a3b      	ldr	r2, [pc, #236]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 800109e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80010a2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010a4:	4b39      	ldr	r3, [pc, #228]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	689b      	ldr	r3, [r3, #8]
 80010b0:	4936      	ldr	r1, [pc, #216]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 80010b2:	4313      	orrs	r3, r2
 80010b4:	608b      	str	r3, [r1, #8]
 80010b6:	e008      	b.n	80010ca <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	2b80      	cmp	r3, #128	@ 0x80
 80010bc:	d105      	bne.n	80010ca <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80010be:	4b33      	ldr	r3, [pc, #204]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 80010c0:	689b      	ldr	r3, [r3, #8]
 80010c2:	4a32      	ldr	r2, [pc, #200]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 80010c4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80010c8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80010ca:	4b2f      	ldr	r3, [pc, #188]	@ (8001188 <HAL_RCC_ClockConfig+0x260>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f003 030f 	and.w	r3, r3, #15
 80010d2:	683a      	ldr	r2, [r7, #0]
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d21d      	bcs.n	8001114 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010d8:	4b2b      	ldr	r3, [pc, #172]	@ (8001188 <HAL_RCC_ClockConfig+0x260>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f023 020f 	bic.w	r2, r3, #15
 80010e0:	4929      	ldr	r1, [pc, #164]	@ (8001188 <HAL_RCC_ClockConfig+0x260>)
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	4313      	orrs	r3, r2
 80010e6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80010e8:	f7ff fa6c 	bl	80005c4 <HAL_GetTick>
 80010ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010ee:	e00a      	b.n	8001106 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010f0:	f7ff fa68 	bl	80005c4 <HAL_GetTick>
 80010f4:	4602      	mov	r2, r0
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	1ad3      	subs	r3, r2, r3
 80010fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010fe:	4293      	cmp	r3, r2
 8001100:	d901      	bls.n	8001106 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001102:	2303      	movs	r3, #3
 8001104:	e03b      	b.n	800117e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001106:	4b20      	ldr	r3, [pc, #128]	@ (8001188 <HAL_RCC_ClockConfig+0x260>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f003 030f 	and.w	r3, r3, #15
 800110e:	683a      	ldr	r2, [r7, #0]
 8001110:	429a      	cmp	r2, r3
 8001112:	d1ed      	bne.n	80010f0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f003 0304 	and.w	r3, r3, #4
 800111c:	2b00      	cmp	r3, #0
 800111e:	d008      	beq.n	8001132 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001120:	4b1a      	ldr	r3, [pc, #104]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 8001122:	689b      	ldr	r3, [r3, #8]
 8001124:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	4917      	ldr	r1, [pc, #92]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 800112e:	4313      	orrs	r3, r2
 8001130:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f003 0308 	and.w	r3, r3, #8
 800113a:	2b00      	cmp	r3, #0
 800113c:	d009      	beq.n	8001152 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800113e:	4b13      	ldr	r3, [pc, #76]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 8001140:	689b      	ldr	r3, [r3, #8]
 8001142:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	691b      	ldr	r3, [r3, #16]
 800114a:	00db      	lsls	r3, r3, #3
 800114c:	490f      	ldr	r1, [pc, #60]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 800114e:	4313      	orrs	r3, r2
 8001150:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001152:	f000 f825 	bl	80011a0 <HAL_RCC_GetSysClockFreq>
 8001156:	4602      	mov	r2, r0
 8001158:	4b0c      	ldr	r3, [pc, #48]	@ (800118c <HAL_RCC_ClockConfig+0x264>)
 800115a:	689b      	ldr	r3, [r3, #8]
 800115c:	091b      	lsrs	r3, r3, #4
 800115e:	f003 030f 	and.w	r3, r3, #15
 8001162:	490c      	ldr	r1, [pc, #48]	@ (8001194 <HAL_RCC_ClockConfig+0x26c>)
 8001164:	5ccb      	ldrb	r3, [r1, r3]
 8001166:	f003 031f 	and.w	r3, r3, #31
 800116a:	fa22 f303 	lsr.w	r3, r2, r3
 800116e:	4a0a      	ldr	r2, [pc, #40]	@ (8001198 <HAL_RCC_ClockConfig+0x270>)
 8001170:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001172:	4b0a      	ldr	r3, [pc, #40]	@ (800119c <HAL_RCC_ClockConfig+0x274>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff f92c 	bl	80003d4 <HAL_InitTick>
 800117c:	4603      	mov	r3, r0
}
 800117e:	4618      	mov	r0, r3
 8001180:	3718      	adds	r7, #24
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	40022000 	.word	0x40022000
 800118c:	40021000 	.word	0x40021000
 8001190:	04c4b400 	.word	0x04c4b400
 8001194:	080043b0 	.word	0x080043b0
 8001198:	20000000 	.word	0x20000000
 800119c:	20000004 	.word	0x20000004

080011a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b087      	sub	sp, #28
 80011a4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80011a6:	4b2c      	ldr	r3, [pc, #176]	@ (8001258 <HAL_RCC_GetSysClockFreq+0xb8>)
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	f003 030c 	and.w	r3, r3, #12
 80011ae:	2b04      	cmp	r3, #4
 80011b0:	d102      	bne.n	80011b8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80011b2:	4b2a      	ldr	r3, [pc, #168]	@ (800125c <HAL_RCC_GetSysClockFreq+0xbc>)
 80011b4:	613b      	str	r3, [r7, #16]
 80011b6:	e047      	b.n	8001248 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80011b8:	4b27      	ldr	r3, [pc, #156]	@ (8001258 <HAL_RCC_GetSysClockFreq+0xb8>)
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	f003 030c 	and.w	r3, r3, #12
 80011c0:	2b08      	cmp	r3, #8
 80011c2:	d102      	bne.n	80011ca <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80011c4:	4b26      	ldr	r3, [pc, #152]	@ (8001260 <HAL_RCC_GetSysClockFreq+0xc0>)
 80011c6:	613b      	str	r3, [r7, #16]
 80011c8:	e03e      	b.n	8001248 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80011ca:	4b23      	ldr	r3, [pc, #140]	@ (8001258 <HAL_RCC_GetSysClockFreq+0xb8>)
 80011cc:	689b      	ldr	r3, [r3, #8]
 80011ce:	f003 030c 	and.w	r3, r3, #12
 80011d2:	2b0c      	cmp	r3, #12
 80011d4:	d136      	bne.n	8001244 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80011d6:	4b20      	ldr	r3, [pc, #128]	@ (8001258 <HAL_RCC_GetSysClockFreq+0xb8>)
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	f003 0303 	and.w	r3, r3, #3
 80011de:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80011e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001258 <HAL_RCC_GetSysClockFreq+0xb8>)
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	091b      	lsrs	r3, r3, #4
 80011e6:	f003 030f 	and.w	r3, r3, #15
 80011ea:	3301      	adds	r3, #1
 80011ec:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	2b03      	cmp	r3, #3
 80011f2:	d10c      	bne.n	800120e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80011f4:	4a1a      	ldr	r2, [pc, #104]	@ (8001260 <HAL_RCC_GetSysClockFreq+0xc0>)
 80011f6:	68bb      	ldr	r3, [r7, #8]
 80011f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80011fc:	4a16      	ldr	r2, [pc, #88]	@ (8001258 <HAL_RCC_GetSysClockFreq+0xb8>)
 80011fe:	68d2      	ldr	r2, [r2, #12]
 8001200:	0a12      	lsrs	r2, r2, #8
 8001202:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001206:	fb02 f303 	mul.w	r3, r2, r3
 800120a:	617b      	str	r3, [r7, #20]
      break;
 800120c:	e00c      	b.n	8001228 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800120e:	4a13      	ldr	r2, [pc, #76]	@ (800125c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001210:	68bb      	ldr	r3, [r7, #8]
 8001212:	fbb2 f3f3 	udiv	r3, r2, r3
 8001216:	4a10      	ldr	r2, [pc, #64]	@ (8001258 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001218:	68d2      	ldr	r2, [r2, #12]
 800121a:	0a12      	lsrs	r2, r2, #8
 800121c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001220:	fb02 f303 	mul.w	r3, r2, r3
 8001224:	617b      	str	r3, [r7, #20]
      break;
 8001226:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001228:	4b0b      	ldr	r3, [pc, #44]	@ (8001258 <HAL_RCC_GetSysClockFreq+0xb8>)
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	0e5b      	lsrs	r3, r3, #25
 800122e:	f003 0303 	and.w	r3, r3, #3
 8001232:	3301      	adds	r3, #1
 8001234:	005b      	lsls	r3, r3, #1
 8001236:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001238:	697a      	ldr	r2, [r7, #20]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001240:	613b      	str	r3, [r7, #16]
 8001242:	e001      	b.n	8001248 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001244:	2300      	movs	r3, #0
 8001246:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001248:	693b      	ldr	r3, [r7, #16]
}
 800124a:	4618      	mov	r0, r3
 800124c:	371c      	adds	r7, #28
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	40021000 	.word	0x40021000
 800125c:	00f42400 	.word	0x00f42400
 8001260:	016e3600 	.word	0x016e3600

08001264 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001268:	4b03      	ldr	r3, [pc, #12]	@ (8001278 <HAL_RCC_GetHCLKFreq+0x14>)
 800126a:	681b      	ldr	r3, [r3, #0]
}
 800126c:	4618      	mov	r0, r3
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	20000000 	.word	0x20000000

0800127c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001280:	f7ff fff0 	bl	8001264 <HAL_RCC_GetHCLKFreq>
 8001284:	4602      	mov	r2, r0
 8001286:	4b06      	ldr	r3, [pc, #24]	@ (80012a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	0adb      	lsrs	r3, r3, #11
 800128c:	f003 0307 	and.w	r3, r3, #7
 8001290:	4904      	ldr	r1, [pc, #16]	@ (80012a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001292:	5ccb      	ldrb	r3, [r1, r3]
 8001294:	f003 031f 	and.w	r3, r3, #31
 8001298:	fa22 f303 	lsr.w	r3, r2, r3
}
 800129c:	4618      	mov	r0, r3
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	40021000 	.word	0x40021000
 80012a4:	080043c0 	.word	0x080043c0

080012a8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	220f      	movs	r2, #15
 80012b6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80012b8:	4b12      	ldr	r3, [pc, #72]	@ (8001304 <HAL_RCC_GetClockConfig+0x5c>)
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	f003 0203 	and.w	r2, r3, #3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80012c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001304 <HAL_RCC_GetClockConfig+0x5c>)
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80012d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001304 <HAL_RCC_GetClockConfig+0x5c>)
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80012dc:	4b09      	ldr	r3, [pc, #36]	@ (8001304 <HAL_RCC_GetClockConfig+0x5c>)
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	08db      	lsrs	r3, r3, #3
 80012e2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80012ea:	4b07      	ldr	r3, [pc, #28]	@ (8001308 <HAL_RCC_GetClockConfig+0x60>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f003 020f 	and.w	r2, r3, #15
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	601a      	str	r2, [r3, #0]
}
 80012f6:	bf00      	nop
 80012f8:	370c      	adds	r7, #12
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	40021000 	.word	0x40021000
 8001308:	40022000 	.word	0x40022000

0800130c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800130c:	b480      	push	{r7}
 800130e:	b087      	sub	sp, #28
 8001310:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001312:	4b1e      	ldr	r3, [pc, #120]	@ (800138c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001314:	68db      	ldr	r3, [r3, #12]
 8001316:	f003 0303 	and.w	r3, r3, #3
 800131a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800131c:	4b1b      	ldr	r3, [pc, #108]	@ (800138c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	091b      	lsrs	r3, r3, #4
 8001322:	f003 030f 	and.w	r3, r3, #15
 8001326:	3301      	adds	r3, #1
 8001328:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	2b03      	cmp	r3, #3
 800132e:	d10c      	bne.n	800134a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001330:	4a17      	ldr	r2, [pc, #92]	@ (8001390 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	fbb2 f3f3 	udiv	r3, r2, r3
 8001338:	4a14      	ldr	r2, [pc, #80]	@ (800138c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800133a:	68d2      	ldr	r2, [r2, #12]
 800133c:	0a12      	lsrs	r2, r2, #8
 800133e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001342:	fb02 f303 	mul.w	r3, r2, r3
 8001346:	617b      	str	r3, [r7, #20]
    break;
 8001348:	e00c      	b.n	8001364 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800134a:	4a12      	ldr	r2, [pc, #72]	@ (8001394 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001352:	4a0e      	ldr	r2, [pc, #56]	@ (800138c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001354:	68d2      	ldr	r2, [r2, #12]
 8001356:	0a12      	lsrs	r2, r2, #8
 8001358:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	617b      	str	r3, [r7, #20]
    break;
 8001362:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001364:	4b09      	ldr	r3, [pc, #36]	@ (800138c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001366:	68db      	ldr	r3, [r3, #12]
 8001368:	0e5b      	lsrs	r3, r3, #25
 800136a:	f003 0303 	and.w	r3, r3, #3
 800136e:	3301      	adds	r3, #1
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001374:	697a      	ldr	r2, [r7, #20]
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	fbb2 f3f3 	udiv	r3, r2, r3
 800137c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800137e:	687b      	ldr	r3, [r7, #4]
}
 8001380:	4618      	mov	r0, r3
 8001382:	371c      	adds	r7, #28
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr
 800138c:	40021000 	.word	0x40021000
 8001390:	016e3600 	.word	0x016e3600
 8001394:	00f42400 	.word	0x00f42400

08001398 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d101      	bne.n	80013aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e049      	b.n	800143e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d106      	bne.n	80013c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2200      	movs	r2, #0
 80013ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80013be:	6878      	ldr	r0, [r7, #4]
 80013c0:	f000 f841 	bl	8001446 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2202      	movs	r2, #2
 80013c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	3304      	adds	r3, #4
 80013d4:	4619      	mov	r1, r3
 80013d6:	4610      	mov	r0, r2
 80013d8:	f000 fa22 	bl	8001820 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2201      	movs	r2, #1
 80013e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2201      	movs	r2, #1
 80013e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2201      	movs	r2, #1
 80013f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2201      	movs	r2, #1
 80013f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2201      	movs	r2, #1
 8001400:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2201      	movs	r2, #1
 8001408:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2201      	movs	r2, #1
 8001410:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2201      	movs	r2, #1
 8001418:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2201      	movs	r2, #1
 8001420:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2201      	movs	r2, #1
 8001428:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2201      	movs	r2, #1
 8001430:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2201      	movs	r2, #1
 8001438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800143c:	2300      	movs	r3, #0
}
 800143e:	4618      	mov	r0, r3
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001446:	b480      	push	{r7}
 8001448:	b083      	sub	sp, #12
 800144a:	af00      	add	r7, sp, #0
 800144c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800144e:	bf00      	nop
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
	...

0800145c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800145c:	b480      	push	{r7}
 800145e:	b085      	sub	sp, #20
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800146a:	b2db      	uxtb	r3, r3
 800146c:	2b01      	cmp	r3, #1
 800146e:	d001      	beq.n	8001474 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001470:	2301      	movs	r3, #1
 8001472:	e04a      	b.n	800150a <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2202      	movs	r2, #2
 8001478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	68da      	ldr	r2, [r3, #12]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f042 0201 	orr.w	r2, r2, #1
 800148a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a21      	ldr	r2, [pc, #132]	@ (8001518 <HAL_TIM_Base_Start_IT+0xbc>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d018      	beq.n	80014c8 <HAL_TIM_Base_Start_IT+0x6c>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800149e:	d013      	beq.n	80014c8 <HAL_TIM_Base_Start_IT+0x6c>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a1d      	ldr	r2, [pc, #116]	@ (800151c <HAL_TIM_Base_Start_IT+0xc0>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d00e      	beq.n	80014c8 <HAL_TIM_Base_Start_IT+0x6c>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001520 <HAL_TIM_Base_Start_IT+0xc4>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d009      	beq.n	80014c8 <HAL_TIM_Base_Start_IT+0x6c>
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a1a      	ldr	r2, [pc, #104]	@ (8001524 <HAL_TIM_Base_Start_IT+0xc8>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d004      	beq.n	80014c8 <HAL_TIM_Base_Start_IT+0x6c>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a19      	ldr	r2, [pc, #100]	@ (8001528 <HAL_TIM_Base_Start_IT+0xcc>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d115      	bne.n	80014f4 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	689a      	ldr	r2, [r3, #8]
 80014ce:	4b17      	ldr	r3, [pc, #92]	@ (800152c <HAL_TIM_Base_Start_IT+0xd0>)
 80014d0:	4013      	ands	r3, r2
 80014d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	2b06      	cmp	r3, #6
 80014d8:	d015      	beq.n	8001506 <HAL_TIM_Base_Start_IT+0xaa>
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014e0:	d011      	beq.n	8001506 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f042 0201 	orr.w	r2, r2, #1
 80014f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80014f2:	e008      	b.n	8001506 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f042 0201 	orr.w	r2, r2, #1
 8001502:	601a      	str	r2, [r3, #0]
 8001504:	e000      	b.n	8001508 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001506:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001508:	2300      	movs	r3, #0
}
 800150a:	4618      	mov	r0, r3
 800150c:	3714      	adds	r7, #20
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	40012c00 	.word	0x40012c00
 800151c:	40000400 	.word	0x40000400
 8001520:	40000800 	.word	0x40000800
 8001524:	40013400 	.word	0x40013400
 8001528:	40014000 	.word	0x40014000
 800152c:	00010007 	.word	0x00010007

08001530 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	68db      	ldr	r3, [r3, #12]
 800153e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	691b      	ldr	r3, [r3, #16]
 8001546:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	f003 0302 	and.w	r3, r3, #2
 800154e:	2b00      	cmp	r3, #0
 8001550:	d020      	beq.n	8001594 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	f003 0302 	and.w	r3, r3, #2
 8001558:	2b00      	cmp	r3, #0
 800155a:	d01b      	beq.n	8001594 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f06f 0202 	mvn.w	r2, #2
 8001564:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2201      	movs	r2, #1
 800156a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	699b      	ldr	r3, [r3, #24]
 8001572:	f003 0303 	and.w	r3, r3, #3
 8001576:	2b00      	cmp	r3, #0
 8001578:	d003      	beq.n	8001582 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f000 f931 	bl	80017e2 <HAL_TIM_IC_CaptureCallback>
 8001580:	e005      	b.n	800158e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f000 f923 	bl	80017ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f000 f934 	bl	80017f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2200      	movs	r2, #0
 8001592:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	f003 0304 	and.w	r3, r3, #4
 800159a:	2b00      	cmp	r3, #0
 800159c:	d020      	beq.n	80015e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	f003 0304 	and.w	r3, r3, #4
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d01b      	beq.n	80015e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f06f 0204 	mvn.w	r2, #4
 80015b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2202      	movs	r2, #2
 80015b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	699b      	ldr	r3, [r3, #24]
 80015be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d003      	beq.n	80015ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f000 f90b 	bl	80017e2 <HAL_TIM_IC_CaptureCallback>
 80015cc:	e005      	b.n	80015da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f000 f8fd 	bl	80017ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	f000 f90e 	bl	80017f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2200      	movs	r2, #0
 80015de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	f003 0308 	and.w	r3, r3, #8
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d020      	beq.n	800162c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	f003 0308 	and.w	r3, r3, #8
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d01b      	beq.n	800162c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f06f 0208 	mvn.w	r2, #8
 80015fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2204      	movs	r2, #4
 8001602:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	69db      	ldr	r3, [r3, #28]
 800160a:	f003 0303 	and.w	r3, r3, #3
 800160e:	2b00      	cmp	r3, #0
 8001610:	d003      	beq.n	800161a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f000 f8e5 	bl	80017e2 <HAL_TIM_IC_CaptureCallback>
 8001618:	e005      	b.n	8001626 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800161a:	6878      	ldr	r0, [r7, #4]
 800161c:	f000 f8d7 	bl	80017ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f000 f8e8 	bl	80017f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2200      	movs	r2, #0
 800162a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	f003 0310 	and.w	r3, r3, #16
 8001632:	2b00      	cmp	r3, #0
 8001634:	d020      	beq.n	8001678 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	f003 0310 	and.w	r3, r3, #16
 800163c:	2b00      	cmp	r3, #0
 800163e:	d01b      	beq.n	8001678 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f06f 0210 	mvn.w	r2, #16
 8001648:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2208      	movs	r2, #8
 800164e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	69db      	ldr	r3, [r3, #28]
 8001656:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800165a:	2b00      	cmp	r3, #0
 800165c:	d003      	beq.n	8001666 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	f000 f8bf 	bl	80017e2 <HAL_TIM_IC_CaptureCallback>
 8001664:	e005      	b.n	8001672 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f000 f8b1 	bl	80017ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f000 f8c2 	bl	80017f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2200      	movs	r2, #0
 8001676:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	f003 0301 	and.w	r3, r3, #1
 800167e:	2b00      	cmp	r3, #0
 8001680:	d00c      	beq.n	800169c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	f003 0301 	and.w	r3, r3, #1
 8001688:	2b00      	cmp	r3, #0
 800168a:	d007      	beq.n	800169c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f06f 0201 	mvn.w	r2, #1
 8001694:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	f7fe fe5a 	bl	8000350 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d104      	bne.n	80016b0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d00c      	beq.n	80016ca <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d007      	beq.n	80016ca <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80016c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80016c4:	6878      	ldr	r0, [r7, #4]
 80016c6:	f000 f951 	bl	800196c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80016ca:	68bb      	ldr	r3, [r7, #8]
 80016cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d00c      	beq.n	80016ee <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d007      	beq.n	80016ee <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80016e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f000 f949 	bl	8001980 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d00c      	beq.n	8001712 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d007      	beq.n	8001712 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800170a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f000 f87c 	bl	800180a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	f003 0320 	and.w	r3, r3, #32
 8001718:	2b00      	cmp	r3, #0
 800171a:	d00c      	beq.n	8001736 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	f003 0320 	and.w	r3, r3, #32
 8001722:	2b00      	cmp	r3, #0
 8001724:	d007      	beq.n	8001736 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f06f 0220 	mvn.w	r2, #32
 800172e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	f000 f911 	bl	8001958 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800173c:	2b00      	cmp	r3, #0
 800173e:	d00c      	beq.n	800175a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001746:	2b00      	cmp	r3, #0
 8001748:	d007      	beq.n	800175a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8001752:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f000 f91d 	bl	8001994 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001760:	2b00      	cmp	r3, #0
 8001762:	d00c      	beq.n	800177e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d007      	beq.n	800177e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8001776:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f000 f915 	bl	80019a8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800177e:	68bb      	ldr	r3, [r7, #8]
 8001780:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001784:	2b00      	cmp	r3, #0
 8001786:	d00c      	beq.n	80017a2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d007      	beq.n	80017a2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800179a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800179c:	6878      	ldr	r0, [r7, #4]
 800179e:	f000 f90d 	bl	80019bc <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80017a2:	68bb      	ldr	r3, [r7, #8]
 80017a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d00c      	beq.n	80017c6 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d007      	beq.n	80017c6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80017be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	f000 f905 	bl	80019d0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80017c6:	bf00      	nop
 80017c8:	3710      	adds	r7, #16
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}

080017ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017ce:	b480      	push	{r7}
 80017d0:	b083      	sub	sp, #12
 80017d2:	af00      	add	r7, sp, #0
 80017d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80017d6:	bf00      	nop
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr

080017e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80017e2:	b480      	push	{r7}
 80017e4:	b083      	sub	sp, #12
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80017ea:	bf00      	nop
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr

080017f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80017f6:	b480      	push	{r7}
 80017f8:	b083      	sub	sp, #12
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80017fe:	bf00      	nop
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr

0800180a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800180a:	b480      	push	{r7}
 800180c:	b083      	sub	sp, #12
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001812:	bf00      	nop
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
	...

08001820 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001820:	b480      	push	{r7}
 8001822:	b085      	sub	sp, #20
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	4a42      	ldr	r2, [pc, #264]	@ (800193c <TIM_Base_SetConfig+0x11c>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d00f      	beq.n	8001858 <TIM_Base_SetConfig+0x38>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800183e:	d00b      	beq.n	8001858 <TIM_Base_SetConfig+0x38>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	4a3f      	ldr	r2, [pc, #252]	@ (8001940 <TIM_Base_SetConfig+0x120>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d007      	beq.n	8001858 <TIM_Base_SetConfig+0x38>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	4a3e      	ldr	r2, [pc, #248]	@ (8001944 <TIM_Base_SetConfig+0x124>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d003      	beq.n	8001858 <TIM_Base_SetConfig+0x38>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	4a3d      	ldr	r2, [pc, #244]	@ (8001948 <TIM_Base_SetConfig+0x128>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d108      	bne.n	800186a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800185e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	68fa      	ldr	r2, [r7, #12]
 8001866:	4313      	orrs	r3, r2
 8001868:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a33      	ldr	r2, [pc, #204]	@ (800193c <TIM_Base_SetConfig+0x11c>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d01b      	beq.n	80018aa <TIM_Base_SetConfig+0x8a>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001878:	d017      	beq.n	80018aa <TIM_Base_SetConfig+0x8a>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4a30      	ldr	r2, [pc, #192]	@ (8001940 <TIM_Base_SetConfig+0x120>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d013      	beq.n	80018aa <TIM_Base_SetConfig+0x8a>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4a2f      	ldr	r2, [pc, #188]	@ (8001944 <TIM_Base_SetConfig+0x124>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d00f      	beq.n	80018aa <TIM_Base_SetConfig+0x8a>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4a2e      	ldr	r2, [pc, #184]	@ (8001948 <TIM_Base_SetConfig+0x128>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d00b      	beq.n	80018aa <TIM_Base_SetConfig+0x8a>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4a2d      	ldr	r2, [pc, #180]	@ (800194c <TIM_Base_SetConfig+0x12c>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d007      	beq.n	80018aa <TIM_Base_SetConfig+0x8a>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	4a2c      	ldr	r2, [pc, #176]	@ (8001950 <TIM_Base_SetConfig+0x130>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d003      	beq.n	80018aa <TIM_Base_SetConfig+0x8a>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4a2b      	ldr	r2, [pc, #172]	@ (8001954 <TIM_Base_SetConfig+0x134>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d108      	bne.n	80018bc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80018b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	68db      	ldr	r3, [r3, #12]
 80018b6:	68fa      	ldr	r2, [r7, #12]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	695b      	ldr	r3, [r3, #20]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	68fa      	ldr	r2, [r7, #12]
 80018ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	689a      	ldr	r2, [r3, #8]
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4a16      	ldr	r2, [pc, #88]	@ (800193c <TIM_Base_SetConfig+0x11c>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d00f      	beq.n	8001908 <TIM_Base_SetConfig+0xe8>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	4a17      	ldr	r2, [pc, #92]	@ (8001948 <TIM_Base_SetConfig+0x128>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d00b      	beq.n	8001908 <TIM_Base_SetConfig+0xe8>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	4a16      	ldr	r2, [pc, #88]	@ (800194c <TIM_Base_SetConfig+0x12c>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d007      	beq.n	8001908 <TIM_Base_SetConfig+0xe8>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	4a15      	ldr	r2, [pc, #84]	@ (8001950 <TIM_Base_SetConfig+0x130>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d003      	beq.n	8001908 <TIM_Base_SetConfig+0xe8>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	4a14      	ldr	r2, [pc, #80]	@ (8001954 <TIM_Base_SetConfig+0x134>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d103      	bne.n	8001910 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	691a      	ldr	r2, [r3, #16]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2201      	movs	r2, #1
 8001914:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	691b      	ldr	r3, [r3, #16]
 800191a:	f003 0301 	and.w	r3, r3, #1
 800191e:	2b01      	cmp	r3, #1
 8001920:	d105      	bne.n	800192e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	691b      	ldr	r3, [r3, #16]
 8001926:	f023 0201 	bic.w	r2, r3, #1
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	611a      	str	r2, [r3, #16]
  }
}
 800192e:	bf00      	nop
 8001930:	3714      	adds	r7, #20
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	40012c00 	.word	0x40012c00
 8001940:	40000400 	.word	0x40000400
 8001944:	40000800 	.word	0x40000800
 8001948:	40013400 	.word	0x40013400
 800194c:	40014000 	.word	0x40014000
 8001950:	40014400 	.word	0x40014400
 8001954:	40014800 	.word	0x40014800

08001958 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001960:	bf00      	nop
 8001962:	370c      	adds	r7, #12
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr

0800196c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001974:	bf00      	nop
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr

08001980 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8001988:	bf00      	nop
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr

08001994 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800199c:	bf00      	nop
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr

080019a8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80019b0:	bf00      	nop
 80019b2:	370c      	adds	r7, #12
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr

080019bc <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80019c4:	bf00      	nop
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80019d8:	bf00      	nop
 80019da:	370c      	adds	r7, #12
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr

080019e4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b085      	sub	sp, #20
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	4603      	mov	r3, r0
 80019ec:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80019ee:	2300      	movs	r3, #0
 80019f0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80019f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019f6:	2b84      	cmp	r3, #132	@ 0x84
 80019f8:	d005      	beq.n	8001a06 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80019fa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	4413      	add	r3, r2
 8001a02:	3303      	adds	r3, #3
 8001a04:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8001a06:	68fb      	ldr	r3, [r7, #12]
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3714      	adds	r7, #20
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr

08001a14 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8001a18:	f000 ff24 	bl	8002864 <vTaskStartScheduler>
  
  return osOK;
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	bd80      	pop	{r7, pc}

08001a22 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001a22:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a24:	b087      	sub	sp, #28
 8001a26:	af02      	add	r7, sp, #8
 8001a28:	6078      	str	r0, [r7, #4]
 8001a2a:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	685c      	ldr	r4, [r3, #4]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001a38:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff ffcf 	bl	80019e4 <makeFreeRtosPriority>
 8001a46:	4602      	mov	r2, r0
 8001a48:	f107 030c 	add.w	r3, r7, #12
 8001a4c:	9301      	str	r3, [sp, #4]
 8001a4e:	9200      	str	r2, [sp, #0]
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	4632      	mov	r2, r6
 8001a54:	4629      	mov	r1, r5
 8001a56:	4620      	mov	r0, r4
 8001a58:	f000 fd82 	bl	8002560 <xTaskCreate>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d001      	beq.n	8001a66 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8001a62:	2300      	movs	r3, #0
 8001a64:	e000      	b.n	8001a68 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8001a66:	68fb      	ldr	r3, [r7, #12]
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3714      	adds	r7, #20
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001a70 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b084      	sub	sp, #16
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <osDelay+0x16>
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	e000      	b.n	8001a88 <osDelay+0x18>
 8001a86:	2301      	movs	r3, #1
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f000 feb5 	bl	80027f8 <vTaskDelay>
  
  return osOK;
 8001a8e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3710      	adds	r7, #16
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f103 0208 	add.w	r2, r3, #8
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001ab0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	f103 0208 	add.w	r2, r3, #8
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f103 0208 	add.w	r2, r3, #8
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001acc:	bf00      	nop
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001ae6:	bf00      	nop
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr

08001af2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001af2:	b480      	push	{r7}
 8001af4:	b085      	sub	sp, #20
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	6078      	str	r0, [r7, #4]
 8001afa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	68fa      	ldr	r2, [r7, #12]
 8001b06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	689a      	ldr	r2, [r3, #8]
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	683a      	ldr	r2, [r7, #0]
 8001b16:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	683a      	ldr	r2, [r7, #0]
 8001b1c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	687a      	ldr	r2, [r7, #4]
 8001b22:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	1c5a      	adds	r2, r3, #1
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	601a      	str	r2, [r3, #0]
}
 8001b2e:	bf00      	nop
 8001b30:	3714      	adds	r7, #20
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr

08001b3a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	b085      	sub	sp, #20
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	6078      	str	r0, [r7, #4]
 8001b42:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001b4a:	68bb      	ldr	r3, [r7, #8]
 8001b4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001b50:	d103      	bne.n	8001b5a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	691b      	ldr	r3, [r3, #16]
 8001b56:	60fb      	str	r3, [r7, #12]
 8001b58:	e00c      	b.n	8001b74 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	3308      	adds	r3, #8
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	e002      	b.n	8001b68 <vListInsert+0x2e>
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	68ba      	ldr	r2, [r7, #8]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d2f6      	bcs.n	8001b62 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	685a      	ldr	r2, [r3, #4]
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	683a      	ldr	r2, [r7, #0]
 8001b82:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	68fa      	ldr	r2, [r7, #12]
 8001b88:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	683a      	ldr	r2, [r7, #0]
 8001b8e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	687a      	ldr	r2, [r7, #4]
 8001b94:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	1c5a      	adds	r2, r3, #1
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	601a      	str	r2, [r3, #0]
}
 8001ba0:	bf00      	nop
 8001ba2:	3714      	adds	r7, #20
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr

08001bac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001bac:	b480      	push	{r7}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	691b      	ldr	r3, [r3, #16]
 8001bb8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	687a      	ldr	r2, [r7, #4]
 8001bc0:	6892      	ldr	r2, [r2, #8]
 8001bc2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	6852      	ldr	r2, [r2, #4]
 8001bcc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	687a      	ldr	r2, [r7, #4]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d103      	bne.n	8001be0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	689a      	ldr	r2, [r3, #8]
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2200      	movs	r2, #0
 8001be4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	1e5a      	subs	r2, r3, #1
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	681b      	ldr	r3, [r3, #0]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3714      	adds	r7, #20
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr

08001c00 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d10b      	bne.n	8001c2c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001c14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c18:	f383 8811 	msr	BASEPRI, r3
 8001c1c:	f3bf 8f6f 	isb	sy
 8001c20:	f3bf 8f4f 	dsb	sy
 8001c24:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001c26:	bf00      	nop
 8001c28:	bf00      	nop
 8001c2a:	e7fd      	b.n	8001c28 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8001c2c:	f001 ff9c 	bl	8003b68 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c38:	68f9      	ldr	r1, [r7, #12]
 8001c3a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001c3c:	fb01 f303 	mul.w	r3, r1, r3
 8001c40:	441a      	add	r2, r3
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	68f9      	ldr	r1, [r7, #12]
 8001c60:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001c62:	fb01 f303 	mul.w	r3, r1, r3
 8001c66:	441a      	add	r2, r3
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	22ff      	movs	r2, #255	@ 0xff
 8001c70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	22ff      	movs	r2, #255	@ 0xff
 8001c78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d114      	bne.n	8001cac <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	691b      	ldr	r3, [r3, #16]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d01a      	beq.n	8001cc0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	3310      	adds	r3, #16
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f001 f86c 	bl	8002d6c <xTaskRemoveFromEventList>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d012      	beq.n	8001cc0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8001cd0 <xQueueGenericReset+0xd0>)
 8001c9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001ca0:	601a      	str	r2, [r3, #0]
 8001ca2:	f3bf 8f4f 	dsb	sy
 8001ca6:	f3bf 8f6f 	isb	sy
 8001caa:	e009      	b.n	8001cc0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	3310      	adds	r3, #16
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff fef1 	bl	8001a98 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	3324      	adds	r3, #36	@ 0x24
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f7ff feec 	bl	8001a98 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001cc0:	f001 ff84 	bl	8003bcc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001cc4:	2301      	movs	r3, #1
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3710      	adds	r7, #16
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	e000ed04 	.word	0xe000ed04

08001cd4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b08a      	sub	sp, #40	@ 0x28
 8001cd8:	af02      	add	r7, sp, #8
 8001cda:	60f8      	str	r0, [r7, #12]
 8001cdc:	60b9      	str	r1, [r7, #8]
 8001cde:	4613      	mov	r3, r2
 8001ce0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d10b      	bne.n	8001d00 <xQueueGenericCreate+0x2c>
	__asm volatile
 8001ce8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001cec:	f383 8811 	msr	BASEPRI, r3
 8001cf0:	f3bf 8f6f 	isb	sy
 8001cf4:	f3bf 8f4f 	dsb	sy
 8001cf8:	613b      	str	r3, [r7, #16]
}
 8001cfa:	bf00      	nop
 8001cfc:	bf00      	nop
 8001cfe:	e7fd      	b.n	8001cfc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	68ba      	ldr	r2, [r7, #8]
 8001d04:	fb02 f303 	mul.w	r3, r2, r3
 8001d08:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	3348      	adds	r3, #72	@ 0x48
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f002 f84c 	bl	8003dac <pvPortMalloc>
 8001d14:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8001d16:	69bb      	ldr	r3, [r7, #24]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d00d      	beq.n	8001d38 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	3348      	adds	r3, #72	@ 0x48
 8001d24:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001d26:	79fa      	ldrb	r2, [r7, #7]
 8001d28:	69bb      	ldr	r3, [r7, #24]
 8001d2a:	9300      	str	r3, [sp, #0]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	697a      	ldr	r2, [r7, #20]
 8001d30:	68b9      	ldr	r1, [r7, #8]
 8001d32:	68f8      	ldr	r0, [r7, #12]
 8001d34:	f000 f805 	bl	8001d42 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001d38:	69bb      	ldr	r3, [r7, #24]
	}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3720      	adds	r7, #32
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}

08001d42 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001d42:	b580      	push	{r7, lr}
 8001d44:	b084      	sub	sp, #16
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	60f8      	str	r0, [r7, #12]
 8001d4a:	60b9      	str	r1, [r7, #8]
 8001d4c:	607a      	str	r2, [r7, #4]
 8001d4e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d103      	bne.n	8001d5e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	601a      	str	r2, [r3, #0]
 8001d5c:	e002      	b.n	8001d64 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	687a      	ldr	r2, [r7, #4]
 8001d62:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	68fa      	ldr	r2, [r7, #12]
 8001d68:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001d6a:	69bb      	ldr	r3, [r7, #24]
 8001d6c:	68ba      	ldr	r2, [r7, #8]
 8001d6e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001d70:	2101      	movs	r1, #1
 8001d72:	69b8      	ldr	r0, [r7, #24]
 8001d74:	f7ff ff44 	bl	8001c00 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001d78:	bf00      	nop
 8001d7a:	3710      	adds	r7, #16
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}

08001d80 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b08e      	sub	sp, #56	@ 0x38
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	60f8      	str	r0, [r7, #12]
 8001d88:	60b9      	str	r1, [r7, #8]
 8001d8a:	607a      	str	r2, [r7, #4]
 8001d8c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8001d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d10b      	bne.n	8001db4 <xQueueGenericSend+0x34>
	__asm volatile
 8001d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001da0:	f383 8811 	msr	BASEPRI, r3
 8001da4:	f3bf 8f6f 	isb	sy
 8001da8:	f3bf 8f4f 	dsb	sy
 8001dac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001dae:	bf00      	nop
 8001db0:	bf00      	nop
 8001db2:	e7fd      	b.n	8001db0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d103      	bne.n	8001dc2 <xQueueGenericSend+0x42>
 8001dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d101      	bne.n	8001dc6 <xQueueGenericSend+0x46>
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e000      	b.n	8001dc8 <xQueueGenericSend+0x48>
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d10b      	bne.n	8001de4 <xQueueGenericSend+0x64>
	__asm volatile
 8001dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001dd0:	f383 8811 	msr	BASEPRI, r3
 8001dd4:	f3bf 8f6f 	isb	sy
 8001dd8:	f3bf 8f4f 	dsb	sy
 8001ddc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001dde:	bf00      	nop
 8001de0:	bf00      	nop
 8001de2:	e7fd      	b.n	8001de0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	d103      	bne.n	8001df2 <xQueueGenericSend+0x72>
 8001dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d101      	bne.n	8001df6 <xQueueGenericSend+0x76>
 8001df2:	2301      	movs	r3, #1
 8001df4:	e000      	b.n	8001df8 <xQueueGenericSend+0x78>
 8001df6:	2300      	movs	r3, #0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d10b      	bne.n	8001e14 <xQueueGenericSend+0x94>
	__asm volatile
 8001dfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e00:	f383 8811 	msr	BASEPRI, r3
 8001e04:	f3bf 8f6f 	isb	sy
 8001e08:	f3bf 8f4f 	dsb	sy
 8001e0c:	623b      	str	r3, [r7, #32]
}
 8001e0e:	bf00      	nop
 8001e10:	bf00      	nop
 8001e12:	e7fd      	b.n	8001e10 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001e14:	f001 f950 	bl	80030b8 <xTaskGetSchedulerState>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d102      	bne.n	8001e24 <xQueueGenericSend+0xa4>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d101      	bne.n	8001e28 <xQueueGenericSend+0xa8>
 8001e24:	2301      	movs	r3, #1
 8001e26:	e000      	b.n	8001e2a <xQueueGenericSend+0xaa>
 8001e28:	2300      	movs	r3, #0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d10b      	bne.n	8001e46 <xQueueGenericSend+0xc6>
	__asm volatile
 8001e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e32:	f383 8811 	msr	BASEPRI, r3
 8001e36:	f3bf 8f6f 	isb	sy
 8001e3a:	f3bf 8f4f 	dsb	sy
 8001e3e:	61fb      	str	r3, [r7, #28]
}
 8001e40:	bf00      	nop
 8001e42:	bf00      	nop
 8001e44:	e7fd      	b.n	8001e42 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001e46:	f001 fe8f 	bl	8003b68 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d302      	bcc.n	8001e5c <xQueueGenericSend+0xdc>
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d129      	bne.n	8001eb0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	68b9      	ldr	r1, [r7, #8]
 8001e60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001e62:	f000 fa0f 	bl	8002284 <prvCopyDataToQueue>
 8001e66:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d010      	beq.n	8001e92 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e72:	3324      	adds	r3, #36	@ 0x24
 8001e74:	4618      	mov	r0, r3
 8001e76:	f000 ff79 	bl	8002d6c <xTaskRemoveFromEventList>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d013      	beq.n	8001ea8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001e80:	4b3f      	ldr	r3, [pc, #252]	@ (8001f80 <xQueueGenericSend+0x200>)
 8001e82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	f3bf 8f4f 	dsb	sy
 8001e8c:	f3bf 8f6f 	isb	sy
 8001e90:	e00a      	b.n	8001ea8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001e92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d007      	beq.n	8001ea8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001e98:	4b39      	ldr	r3, [pc, #228]	@ (8001f80 <xQueueGenericSend+0x200>)
 8001e9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	f3bf 8f4f 	dsb	sy
 8001ea4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001ea8:	f001 fe90 	bl	8003bcc <vPortExitCritical>
				return pdPASS;
 8001eac:	2301      	movs	r3, #1
 8001eae:	e063      	b.n	8001f78 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d103      	bne.n	8001ebe <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001eb6:	f001 fe89 	bl	8003bcc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	e05c      	b.n	8001f78 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001ebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d106      	bne.n	8001ed2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001ec4:	f107 0314 	add.w	r3, r7, #20
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f000 ffb3 	bl	8002e34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001ed2:	f001 fe7b 	bl	8003bcc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001ed6:	f000 fd1d 	bl	8002914 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001eda:	f001 fe45 	bl	8003b68 <vPortEnterCritical>
 8001ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ee0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001ee4:	b25b      	sxtb	r3, r3
 8001ee6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001eea:	d103      	bne.n	8001ef4 <xQueueGenericSend+0x174>
 8001eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ef6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001efa:	b25b      	sxtb	r3, r3
 8001efc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001f00:	d103      	bne.n	8001f0a <xQueueGenericSend+0x18a>
 8001f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f04:	2200      	movs	r2, #0
 8001f06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001f0a:	f001 fe5f 	bl	8003bcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001f0e:	1d3a      	adds	r2, r7, #4
 8001f10:	f107 0314 	add.w	r3, r7, #20
 8001f14:	4611      	mov	r1, r2
 8001f16:	4618      	mov	r0, r3
 8001f18:	f000 ffa2 	bl	8002e60 <xTaskCheckForTimeOut>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d124      	bne.n	8001f6c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001f22:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001f24:	f000 faa6 	bl	8002474 <prvIsQueueFull>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d018      	beq.n	8001f60 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f30:	3310      	adds	r3, #16
 8001f32:	687a      	ldr	r2, [r7, #4]
 8001f34:	4611      	mov	r1, r2
 8001f36:	4618      	mov	r0, r3
 8001f38:	f000 fec6 	bl	8002cc8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001f3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001f3e:	f000 fa31 	bl	80023a4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001f42:	f000 fcf5 	bl	8002930 <xTaskResumeAll>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	f47f af7c 	bne.w	8001e46 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8001f4e:	4b0c      	ldr	r3, [pc, #48]	@ (8001f80 <xQueueGenericSend+0x200>)
 8001f50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001f54:	601a      	str	r2, [r3, #0]
 8001f56:	f3bf 8f4f 	dsb	sy
 8001f5a:	f3bf 8f6f 	isb	sy
 8001f5e:	e772      	b.n	8001e46 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001f60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001f62:	f000 fa1f 	bl	80023a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001f66:	f000 fce3 	bl	8002930 <xTaskResumeAll>
 8001f6a:	e76c      	b.n	8001e46 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001f6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001f6e:	f000 fa19 	bl	80023a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001f72:	f000 fcdd 	bl	8002930 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001f76:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3738      	adds	r7, #56	@ 0x38
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	e000ed04 	.word	0xe000ed04

08001f84 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b090      	sub	sp, #64	@ 0x40
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
 8001f90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8001f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d10b      	bne.n	8001fb4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8001f9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fa0:	f383 8811 	msr	BASEPRI, r3
 8001fa4:	f3bf 8f6f 	isb	sy
 8001fa8:	f3bf 8f4f 	dsb	sy
 8001fac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8001fae:	bf00      	nop
 8001fb0:	bf00      	nop
 8001fb2:	e7fd      	b.n	8001fb0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d103      	bne.n	8001fc2 <xQueueGenericSendFromISR+0x3e>
 8001fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d101      	bne.n	8001fc6 <xQueueGenericSendFromISR+0x42>
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e000      	b.n	8001fc8 <xQueueGenericSendFromISR+0x44>
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d10b      	bne.n	8001fe4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8001fcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fd0:	f383 8811 	msr	BASEPRI, r3
 8001fd4:	f3bf 8f6f 	isb	sy
 8001fd8:	f3bf 8f4f 	dsb	sy
 8001fdc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8001fde:	bf00      	nop
 8001fe0:	bf00      	nop
 8001fe2:	e7fd      	b.n	8001fe0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d103      	bne.n	8001ff2 <xQueueGenericSendFromISR+0x6e>
 8001fea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001fec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d101      	bne.n	8001ff6 <xQueueGenericSendFromISR+0x72>
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e000      	b.n	8001ff8 <xQueueGenericSendFromISR+0x74>
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d10b      	bne.n	8002014 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8001ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002000:	f383 8811 	msr	BASEPRI, r3
 8002004:	f3bf 8f6f 	isb	sy
 8002008:	f3bf 8f4f 	dsb	sy
 800200c:	623b      	str	r3, [r7, #32]
}
 800200e:	bf00      	nop
 8002010:	bf00      	nop
 8002012:	e7fd      	b.n	8002010 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002014:	f001 fe88 	bl	8003d28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002018:	f3ef 8211 	mrs	r2, BASEPRI
 800201c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002020:	f383 8811 	msr	BASEPRI, r3
 8002024:	f3bf 8f6f 	isb	sy
 8002028:	f3bf 8f4f 	dsb	sy
 800202c:	61fa      	str	r2, [r7, #28]
 800202e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002030:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002032:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002036:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800203a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800203c:	429a      	cmp	r2, r3
 800203e:	d302      	bcc.n	8002046 <xQueueGenericSendFromISR+0xc2>
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	2b02      	cmp	r3, #2
 8002044:	d12f      	bne.n	80020a6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002048:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800204c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002054:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002056:	683a      	ldr	r2, [r7, #0]
 8002058:	68b9      	ldr	r1, [r7, #8]
 800205a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800205c:	f000 f912 	bl	8002284 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002060:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002064:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002068:	d112      	bne.n	8002090 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800206a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800206c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800206e:	2b00      	cmp	r3, #0
 8002070:	d016      	beq.n	80020a0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002074:	3324      	adds	r3, #36	@ 0x24
 8002076:	4618      	mov	r0, r3
 8002078:	f000 fe78 	bl	8002d6c <xTaskRemoveFromEventList>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d00e      	beq.n	80020a0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d00b      	beq.n	80020a0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2201      	movs	r2, #1
 800208c:	601a      	str	r2, [r3, #0]
 800208e:	e007      	b.n	80020a0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002090:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002094:	3301      	adds	r3, #1
 8002096:	b2db      	uxtb	r3, r3
 8002098:	b25a      	sxtb	r2, r3
 800209a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800209c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80020a0:	2301      	movs	r3, #1
 80020a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80020a4:	e001      	b.n	80020aa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020ac:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80020b4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80020b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3740      	adds	r7, #64	@ 0x40
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}

080020c0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b08c      	sub	sp, #48	@ 0x30
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	60f8      	str	r0, [r7, #12]
 80020c8:	60b9      	str	r1, [r7, #8]
 80020ca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80020cc:	2300      	movs	r3, #0
 80020ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80020d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d10b      	bne.n	80020f2 <xQueueReceive+0x32>
	__asm volatile
 80020da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020de:	f383 8811 	msr	BASEPRI, r3
 80020e2:	f3bf 8f6f 	isb	sy
 80020e6:	f3bf 8f4f 	dsb	sy
 80020ea:	623b      	str	r3, [r7, #32]
}
 80020ec:	bf00      	nop
 80020ee:	bf00      	nop
 80020f0:	e7fd      	b.n	80020ee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d103      	bne.n	8002100 <xQueueReceive+0x40>
 80020f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d101      	bne.n	8002104 <xQueueReceive+0x44>
 8002100:	2301      	movs	r3, #1
 8002102:	e000      	b.n	8002106 <xQueueReceive+0x46>
 8002104:	2300      	movs	r3, #0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d10b      	bne.n	8002122 <xQueueReceive+0x62>
	__asm volatile
 800210a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800210e:	f383 8811 	msr	BASEPRI, r3
 8002112:	f3bf 8f6f 	isb	sy
 8002116:	f3bf 8f4f 	dsb	sy
 800211a:	61fb      	str	r3, [r7, #28]
}
 800211c:	bf00      	nop
 800211e:	bf00      	nop
 8002120:	e7fd      	b.n	800211e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002122:	f000 ffc9 	bl	80030b8 <xTaskGetSchedulerState>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d102      	bne.n	8002132 <xQueueReceive+0x72>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d101      	bne.n	8002136 <xQueueReceive+0x76>
 8002132:	2301      	movs	r3, #1
 8002134:	e000      	b.n	8002138 <xQueueReceive+0x78>
 8002136:	2300      	movs	r3, #0
 8002138:	2b00      	cmp	r3, #0
 800213a:	d10b      	bne.n	8002154 <xQueueReceive+0x94>
	__asm volatile
 800213c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002140:	f383 8811 	msr	BASEPRI, r3
 8002144:	f3bf 8f6f 	isb	sy
 8002148:	f3bf 8f4f 	dsb	sy
 800214c:	61bb      	str	r3, [r7, #24]
}
 800214e:	bf00      	nop
 8002150:	bf00      	nop
 8002152:	e7fd      	b.n	8002150 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002154:	f001 fd08 	bl	8003b68 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800215a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800215c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800215e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002160:	2b00      	cmp	r3, #0
 8002162:	d01f      	beq.n	80021a4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002164:	68b9      	ldr	r1, [r7, #8]
 8002166:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002168:	f000 f8f6 	bl	8002358 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800216c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800216e:	1e5a      	subs	r2, r3, #1
 8002170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002172:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002176:	691b      	ldr	r3, [r3, #16]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d00f      	beq.n	800219c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800217c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800217e:	3310      	adds	r3, #16
 8002180:	4618      	mov	r0, r3
 8002182:	f000 fdf3 	bl	8002d6c <xTaskRemoveFromEventList>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d007      	beq.n	800219c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800218c:	4b3c      	ldr	r3, [pc, #240]	@ (8002280 <xQueueReceive+0x1c0>)
 800218e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	f3bf 8f4f 	dsb	sy
 8002198:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800219c:	f001 fd16 	bl	8003bcc <vPortExitCritical>
				return pdPASS;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e069      	b.n	8002278 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d103      	bne.n	80021b2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80021aa:	f001 fd0f 	bl	8003bcc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80021ae:	2300      	movs	r3, #0
 80021b0:	e062      	b.n	8002278 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80021b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d106      	bne.n	80021c6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80021b8:	f107 0310 	add.w	r3, r7, #16
 80021bc:	4618      	mov	r0, r3
 80021be:	f000 fe39 	bl	8002e34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80021c2:	2301      	movs	r3, #1
 80021c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80021c6:	f001 fd01 	bl	8003bcc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80021ca:	f000 fba3 	bl	8002914 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80021ce:	f001 fccb 	bl	8003b68 <vPortEnterCritical>
 80021d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80021d8:	b25b      	sxtb	r3, r3
 80021da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80021de:	d103      	bne.n	80021e8 <xQueueReceive+0x128>
 80021e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021e2:	2200      	movs	r2, #0
 80021e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80021e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80021ee:	b25b      	sxtb	r3, r3
 80021f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80021f4:	d103      	bne.n	80021fe <xQueueReceive+0x13e>
 80021f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021f8:	2200      	movs	r2, #0
 80021fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80021fe:	f001 fce5 	bl	8003bcc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002202:	1d3a      	adds	r2, r7, #4
 8002204:	f107 0310 	add.w	r3, r7, #16
 8002208:	4611      	mov	r1, r2
 800220a:	4618      	mov	r0, r3
 800220c:	f000 fe28 	bl	8002e60 <xTaskCheckForTimeOut>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d123      	bne.n	800225e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002216:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002218:	f000 f916 	bl	8002448 <prvIsQueueEmpty>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d017      	beq.n	8002252 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002224:	3324      	adds	r3, #36	@ 0x24
 8002226:	687a      	ldr	r2, [r7, #4]
 8002228:	4611      	mov	r1, r2
 800222a:	4618      	mov	r0, r3
 800222c:	f000 fd4c 	bl	8002cc8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002230:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002232:	f000 f8b7 	bl	80023a4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002236:	f000 fb7b 	bl	8002930 <xTaskResumeAll>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d189      	bne.n	8002154 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8002240:	4b0f      	ldr	r3, [pc, #60]	@ (8002280 <xQueueReceive+0x1c0>)
 8002242:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	f3bf 8f4f 	dsb	sy
 800224c:	f3bf 8f6f 	isb	sy
 8002250:	e780      	b.n	8002154 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002252:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002254:	f000 f8a6 	bl	80023a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002258:	f000 fb6a 	bl	8002930 <xTaskResumeAll>
 800225c:	e77a      	b.n	8002154 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800225e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002260:	f000 f8a0 	bl	80023a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002264:	f000 fb64 	bl	8002930 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002268:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800226a:	f000 f8ed 	bl	8002448 <prvIsQueueEmpty>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	f43f af6f 	beq.w	8002154 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002276:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002278:	4618      	mov	r0, r3
 800227a:	3730      	adds	r7, #48	@ 0x30
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	e000ed04 	.word	0xe000ed04

08002284 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b086      	sub	sp, #24
 8002288:	af00      	add	r7, sp, #0
 800228a:	60f8      	str	r0, [r7, #12]
 800228c:	60b9      	str	r1, [r7, #8]
 800228e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002290:	2300      	movs	r3, #0
 8002292:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002298:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d10d      	bne.n	80022be <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d14d      	bne.n	8002346 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	4618      	mov	r0, r3
 80022b0:	f000 ff20 	bl	80030f4 <xTaskPriorityDisinherit>
 80022b4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2200      	movs	r2, #0
 80022ba:	609a      	str	r2, [r3, #8]
 80022bc:	e043      	b.n	8002346 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d119      	bne.n	80022f8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	6858      	ldr	r0, [r3, #4]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022cc:	461a      	mov	r2, r3
 80022ce:	68b9      	ldr	r1, [r7, #8]
 80022d0:	f001 ffe6 	bl	80042a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	685a      	ldr	r2, [r3, #4]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022dc:	441a      	add	r2, r3
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	685a      	ldr	r2, [r3, #4]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d32b      	bcc.n	8002346 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	605a      	str	r2, [r3, #4]
 80022f6:	e026      	b.n	8002346 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	68d8      	ldr	r0, [r3, #12]
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002300:	461a      	mov	r2, r3
 8002302:	68b9      	ldr	r1, [r7, #8]
 8002304:	f001 ffcc 	bl	80042a0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	68da      	ldr	r2, [r3, #12]
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002310:	425b      	negs	r3, r3
 8002312:	441a      	add	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	68da      	ldr	r2, [r3, #12]
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	429a      	cmp	r2, r3
 8002322:	d207      	bcs.n	8002334 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	689a      	ldr	r2, [r3, #8]
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232c:	425b      	negs	r3, r3
 800232e:	441a      	add	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2b02      	cmp	r3, #2
 8002338:	d105      	bne.n	8002346 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d002      	beq.n	8002346 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	3b01      	subs	r3, #1
 8002344:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	1c5a      	adds	r2, r3, #1
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800234e:	697b      	ldr	r3, [r7, #20]
}
 8002350:	4618      	mov	r0, r3
 8002352:	3718      	adds	r7, #24
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}

08002358 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002366:	2b00      	cmp	r3, #0
 8002368:	d018      	beq.n	800239c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	68da      	ldr	r2, [r3, #12]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002372:	441a      	add	r2, r3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	68da      	ldr	r2, [r3, #12]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	429a      	cmp	r2, r3
 8002382:	d303      	bcc.n	800238c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	68d9      	ldr	r1, [r3, #12]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002394:	461a      	mov	r2, r3
 8002396:	6838      	ldr	r0, [r7, #0]
 8002398:	f001 ff82 	bl	80042a0 <memcpy>
	}
}
 800239c:	bf00      	nop
 800239e:	3708      	adds	r7, #8
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80023ac:	f001 fbdc 	bl	8003b68 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80023b6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80023b8:	e011      	b.n	80023de <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d012      	beq.n	80023e8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	3324      	adds	r3, #36	@ 0x24
 80023c6:	4618      	mov	r0, r3
 80023c8:	f000 fcd0 	bl	8002d6c <xTaskRemoveFromEventList>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80023d2:	f000 fda9 	bl	8002f28 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80023d6:	7bfb      	ldrb	r3, [r7, #15]
 80023d8:	3b01      	subs	r3, #1
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80023de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	dce9      	bgt.n	80023ba <prvUnlockQueue+0x16>
 80023e6:	e000      	b.n	80023ea <prvUnlockQueue+0x46>
					break;
 80023e8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	22ff      	movs	r2, #255	@ 0xff
 80023ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80023f2:	f001 fbeb 	bl	8003bcc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80023f6:	f001 fbb7 	bl	8003b68 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002400:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002402:	e011      	b.n	8002428 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	691b      	ldr	r3, [r3, #16]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d012      	beq.n	8002432 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	3310      	adds	r3, #16
 8002410:	4618      	mov	r0, r3
 8002412:	f000 fcab 	bl	8002d6c <xTaskRemoveFromEventList>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d001      	beq.n	8002420 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800241c:	f000 fd84 	bl	8002f28 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002420:	7bbb      	ldrb	r3, [r7, #14]
 8002422:	3b01      	subs	r3, #1
 8002424:	b2db      	uxtb	r3, r3
 8002426:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002428:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800242c:	2b00      	cmp	r3, #0
 800242e:	dce9      	bgt.n	8002404 <prvUnlockQueue+0x60>
 8002430:	e000      	b.n	8002434 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002432:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	22ff      	movs	r2, #255	@ 0xff
 8002438:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800243c:	f001 fbc6 	bl	8003bcc <vPortExitCritical>
}
 8002440:	bf00      	nop
 8002442:	3710      	adds	r7, #16
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}

08002448 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002450:	f001 fb8a 	bl	8003b68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002458:	2b00      	cmp	r3, #0
 800245a:	d102      	bne.n	8002462 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800245c:	2301      	movs	r3, #1
 800245e:	60fb      	str	r3, [r7, #12]
 8002460:	e001      	b.n	8002466 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002462:	2300      	movs	r3, #0
 8002464:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002466:	f001 fbb1 	bl	8003bcc <vPortExitCritical>

	return xReturn;
 800246a:	68fb      	ldr	r3, [r7, #12]
}
 800246c:	4618      	mov	r0, r3
 800246e:	3710      	adds	r7, #16
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}

08002474 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800247c:	f001 fb74 	bl	8003b68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002488:	429a      	cmp	r2, r3
 800248a:	d102      	bne.n	8002492 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800248c:	2301      	movs	r3, #1
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	e001      	b.n	8002496 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002492:	2300      	movs	r3, #0
 8002494:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002496:	f001 fb99 	bl	8003bcc <vPortExitCritical>

	return xReturn;
 800249a:	68fb      	ldr	r3, [r7, #12]
}
 800249c:	4618      	mov	r0, r3
 800249e:	3710      	adds	r7, #16
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80024a4:	b480      	push	{r7}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80024ae:	2300      	movs	r3, #0
 80024b0:	60fb      	str	r3, [r7, #12]
 80024b2:	e014      	b.n	80024de <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80024b4:	4a0f      	ldr	r2, [pc, #60]	@ (80024f4 <vQueueAddToRegistry+0x50>)
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d10b      	bne.n	80024d8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80024c0:	490c      	ldr	r1, [pc, #48]	@ (80024f4 <vQueueAddToRegistry+0x50>)
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	683a      	ldr	r2, [r7, #0]
 80024c6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80024ca:	4a0a      	ldr	r2, [pc, #40]	@ (80024f4 <vQueueAddToRegistry+0x50>)
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	00db      	lsls	r3, r3, #3
 80024d0:	4413      	add	r3, r2
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80024d6:	e006      	b.n	80024e6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	3301      	adds	r3, #1
 80024dc:	60fb      	str	r3, [r7, #12]
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2b07      	cmp	r3, #7
 80024e2:	d9e7      	bls.n	80024b4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80024e4:	bf00      	nop
 80024e6:	bf00      	nop
 80024e8:	3714      	adds	r7, #20
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	200000d0 	.word	0x200000d0

080024f8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b086      	sub	sp, #24
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	60b9      	str	r1, [r7, #8]
 8002502:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002508:	f001 fb2e 	bl	8003b68 <vPortEnterCritical>
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002512:	b25b      	sxtb	r3, r3
 8002514:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002518:	d103      	bne.n	8002522 <vQueueWaitForMessageRestricted+0x2a>
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	2200      	movs	r2, #0
 800251e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002528:	b25b      	sxtb	r3, r3
 800252a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800252e:	d103      	bne.n	8002538 <vQueueWaitForMessageRestricted+0x40>
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	2200      	movs	r2, #0
 8002534:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002538:	f001 fb48 	bl	8003bcc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002540:	2b00      	cmp	r3, #0
 8002542:	d106      	bne.n	8002552 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	3324      	adds	r3, #36	@ 0x24
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	68b9      	ldr	r1, [r7, #8]
 800254c:	4618      	mov	r0, r3
 800254e:	f000 fbe1 	bl	8002d14 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002552:	6978      	ldr	r0, [r7, #20]
 8002554:	f7ff ff26 	bl	80023a4 <prvUnlockQueue>
	}
 8002558:	bf00      	nop
 800255a:	3718      	adds	r7, #24
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002560:	b580      	push	{r7, lr}
 8002562:	b08c      	sub	sp, #48	@ 0x30
 8002564:	af04      	add	r7, sp, #16
 8002566:	60f8      	str	r0, [r7, #12]
 8002568:	60b9      	str	r1, [r7, #8]
 800256a:	603b      	str	r3, [r7, #0]
 800256c:	4613      	mov	r3, r2
 800256e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002570:	88fb      	ldrh	r3, [r7, #6]
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	4618      	mov	r0, r3
 8002576:	f001 fc19 	bl	8003dac <pvPortMalloc>
 800257a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00e      	beq.n	80025a0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002582:	20a0      	movs	r0, #160	@ 0xa0
 8002584:	f001 fc12 	bl	8003dac <pvPortMalloc>
 8002588:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800258a:	69fb      	ldr	r3, [r7, #28]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d003      	beq.n	8002598 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	697a      	ldr	r2, [r7, #20]
 8002594:	631a      	str	r2, [r3, #48]	@ 0x30
 8002596:	e005      	b.n	80025a4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002598:	6978      	ldr	r0, [r7, #20]
 800259a:	f001 fcd5 	bl	8003f48 <vPortFree>
 800259e:	e001      	b.n	80025a4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80025a0:	2300      	movs	r3, #0
 80025a2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d013      	beq.n	80025d2 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80025aa:	88fa      	ldrh	r2, [r7, #6]
 80025ac:	2300      	movs	r3, #0
 80025ae:	9303      	str	r3, [sp, #12]
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	9302      	str	r3, [sp, #8]
 80025b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025b6:	9301      	str	r3, [sp, #4]
 80025b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025ba:	9300      	str	r3, [sp, #0]
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	68b9      	ldr	r1, [r7, #8]
 80025c0:	68f8      	ldr	r0, [r7, #12]
 80025c2:	f000 f80f 	bl	80025e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80025c6:	69f8      	ldr	r0, [r7, #28]
 80025c8:	f000 f8ac 	bl	8002724 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80025cc:	2301      	movs	r3, #1
 80025ce:	61bb      	str	r3, [r7, #24]
 80025d0:	e002      	b.n	80025d8 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80025d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80025d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80025d8:	69bb      	ldr	r3, [r7, #24]
	}
 80025da:	4618      	mov	r0, r3
 80025dc:	3720      	adds	r7, #32
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
	...

080025e4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b088      	sub	sp, #32
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	60f8      	str	r0, [r7, #12]
 80025ec:	60b9      	str	r1, [r7, #8]
 80025ee:	607a      	str	r2, [r7, #4]
 80025f0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80025f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80025fc:	3b01      	subs	r3, #1
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	4413      	add	r3, r2
 8002602:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002604:	69bb      	ldr	r3, [r7, #24]
 8002606:	f023 0307 	bic.w	r3, r3, #7
 800260a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800260c:	69bb      	ldr	r3, [r7, #24]
 800260e:	f003 0307 	and.w	r3, r3, #7
 8002612:	2b00      	cmp	r3, #0
 8002614:	d00b      	beq.n	800262e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8002616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800261a:	f383 8811 	msr	BASEPRI, r3
 800261e:	f3bf 8f6f 	isb	sy
 8002622:	f3bf 8f4f 	dsb	sy
 8002626:	617b      	str	r3, [r7, #20]
}
 8002628:	bf00      	nop
 800262a:	bf00      	nop
 800262c:	e7fd      	b.n	800262a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d01f      	beq.n	8002674 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002634:	2300      	movs	r3, #0
 8002636:	61fb      	str	r3, [r7, #28]
 8002638:	e012      	b.n	8002660 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800263a:	68ba      	ldr	r2, [r7, #8]
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	4413      	add	r3, r2
 8002640:	7819      	ldrb	r1, [r3, #0]
 8002642:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002644:	69fb      	ldr	r3, [r7, #28]
 8002646:	4413      	add	r3, r2
 8002648:	3334      	adds	r3, #52	@ 0x34
 800264a:	460a      	mov	r2, r1
 800264c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800264e:	68ba      	ldr	r2, [r7, #8]
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	4413      	add	r3, r2
 8002654:	781b      	ldrb	r3, [r3, #0]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d006      	beq.n	8002668 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	3301      	adds	r3, #1
 800265e:	61fb      	str	r3, [r7, #28]
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	2b0f      	cmp	r3, #15
 8002664:	d9e9      	bls.n	800263a <prvInitialiseNewTask+0x56>
 8002666:	e000      	b.n	800266a <prvInitialiseNewTask+0x86>
			{
				break;
 8002668:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800266a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800266c:	2200      	movs	r2, #0
 800266e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002672:	e003      	b.n	800267c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002676:	2200      	movs	r2, #0
 8002678:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800267c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800267e:	2b06      	cmp	r3, #6
 8002680:	d901      	bls.n	8002686 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002682:	2306      	movs	r3, #6
 8002684:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002688:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800268a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800268c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800268e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002690:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002694:	2200      	movs	r2, #0
 8002696:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800269a:	3304      	adds	r3, #4
 800269c:	4618      	mov	r0, r3
 800269e:	f7ff fa1b 	bl	8001ad8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80026a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026a4:	3318      	adds	r3, #24
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7ff fa16 	bl	8001ad8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80026ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80026b0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80026b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026b4:	f1c3 0207 	rsb	r2, r3, #7
 80026b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026ba:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80026bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80026c0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80026c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026c4:	2200      	movs	r2, #0
 80026c6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80026ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80026d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026d4:	334c      	adds	r3, #76	@ 0x4c
 80026d6:	224c      	movs	r2, #76	@ 0x4c
 80026d8:	2100      	movs	r1, #0
 80026da:	4618      	mov	r0, r3
 80026dc:	f001 fd54 	bl	8004188 <memset>
 80026e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026e2:	4a0d      	ldr	r2, [pc, #52]	@ (8002718 <prvInitialiseNewTask+0x134>)
 80026e4:	651a      	str	r2, [r3, #80]	@ 0x50
 80026e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026e8:	4a0c      	ldr	r2, [pc, #48]	@ (800271c <prvInitialiseNewTask+0x138>)
 80026ea:	655a      	str	r2, [r3, #84]	@ 0x54
 80026ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026ee:	4a0c      	ldr	r2, [pc, #48]	@ (8002720 <prvInitialiseNewTask+0x13c>)
 80026f0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80026f2:	683a      	ldr	r2, [r7, #0]
 80026f4:	68f9      	ldr	r1, [r7, #12]
 80026f6:	69b8      	ldr	r0, [r7, #24]
 80026f8:	f001 f908 	bl	800390c <pxPortInitialiseStack>
 80026fc:	4602      	mov	r2, r0
 80026fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002700:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002704:	2b00      	cmp	r3, #0
 8002706:	d002      	beq.n	800270e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800270a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800270c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800270e:	bf00      	nop
 8002710:	3720      	adds	r7, #32
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	200032a0 	.word	0x200032a0
 800271c:	20003308 	.word	0x20003308
 8002720:	20003370 	.word	0x20003370

08002724 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800272c:	f001 fa1c 	bl	8003b68 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002730:	4b2a      	ldr	r3, [pc, #168]	@ (80027dc <prvAddNewTaskToReadyList+0xb8>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	3301      	adds	r3, #1
 8002736:	4a29      	ldr	r2, [pc, #164]	@ (80027dc <prvAddNewTaskToReadyList+0xb8>)
 8002738:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800273a:	4b29      	ldr	r3, [pc, #164]	@ (80027e0 <prvAddNewTaskToReadyList+0xbc>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d109      	bne.n	8002756 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002742:	4a27      	ldr	r2, [pc, #156]	@ (80027e0 <prvAddNewTaskToReadyList+0xbc>)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002748:	4b24      	ldr	r3, [pc, #144]	@ (80027dc <prvAddNewTaskToReadyList+0xb8>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2b01      	cmp	r3, #1
 800274e:	d110      	bne.n	8002772 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002750:	f000 fc0e 	bl	8002f70 <prvInitialiseTaskLists>
 8002754:	e00d      	b.n	8002772 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002756:	4b23      	ldr	r3, [pc, #140]	@ (80027e4 <prvAddNewTaskToReadyList+0xc0>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d109      	bne.n	8002772 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800275e:	4b20      	ldr	r3, [pc, #128]	@ (80027e0 <prvAddNewTaskToReadyList+0xbc>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002768:	429a      	cmp	r2, r3
 800276a:	d802      	bhi.n	8002772 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800276c:	4a1c      	ldr	r2, [pc, #112]	@ (80027e0 <prvAddNewTaskToReadyList+0xbc>)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002772:	4b1d      	ldr	r3, [pc, #116]	@ (80027e8 <prvAddNewTaskToReadyList+0xc4>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	3301      	adds	r3, #1
 8002778:	4a1b      	ldr	r2, [pc, #108]	@ (80027e8 <prvAddNewTaskToReadyList+0xc4>)
 800277a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002780:	2201      	movs	r2, #1
 8002782:	409a      	lsls	r2, r3
 8002784:	4b19      	ldr	r3, [pc, #100]	@ (80027ec <prvAddNewTaskToReadyList+0xc8>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4313      	orrs	r3, r2
 800278a:	4a18      	ldr	r2, [pc, #96]	@ (80027ec <prvAddNewTaskToReadyList+0xc8>)
 800278c:	6013      	str	r3, [r2, #0]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002792:	4613      	mov	r3, r2
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	4413      	add	r3, r2
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	4a15      	ldr	r2, [pc, #84]	@ (80027f0 <prvAddNewTaskToReadyList+0xcc>)
 800279c:	441a      	add	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	3304      	adds	r3, #4
 80027a2:	4619      	mov	r1, r3
 80027a4:	4610      	mov	r0, r2
 80027a6:	f7ff f9a4 	bl	8001af2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80027aa:	f001 fa0f 	bl	8003bcc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80027ae:	4b0d      	ldr	r3, [pc, #52]	@ (80027e4 <prvAddNewTaskToReadyList+0xc0>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d00e      	beq.n	80027d4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80027b6:	4b0a      	ldr	r3, [pc, #40]	@ (80027e0 <prvAddNewTaskToReadyList+0xbc>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d207      	bcs.n	80027d4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80027c4:	4b0b      	ldr	r3, [pc, #44]	@ (80027f4 <prvAddNewTaskToReadyList+0xd0>)
 80027c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80027ca:	601a      	str	r2, [r3, #0]
 80027cc:	f3bf 8f4f 	dsb	sy
 80027d0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80027d4:	bf00      	nop
 80027d6:	3708      	adds	r7, #8
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	20000210 	.word	0x20000210
 80027e0:	20000110 	.word	0x20000110
 80027e4:	2000021c 	.word	0x2000021c
 80027e8:	2000022c 	.word	0x2000022c
 80027ec:	20000218 	.word	0x20000218
 80027f0:	20000114 	.word	0x20000114
 80027f4:	e000ed04 	.word	0xe000ed04

080027f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002800:	2300      	movs	r3, #0
 8002802:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d018      	beq.n	800283c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800280a:	4b14      	ldr	r3, [pc, #80]	@ (800285c <vTaskDelay+0x64>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d00b      	beq.n	800282a <vTaskDelay+0x32>
	__asm volatile
 8002812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002816:	f383 8811 	msr	BASEPRI, r3
 800281a:	f3bf 8f6f 	isb	sy
 800281e:	f3bf 8f4f 	dsb	sy
 8002822:	60bb      	str	r3, [r7, #8]
}
 8002824:	bf00      	nop
 8002826:	bf00      	nop
 8002828:	e7fd      	b.n	8002826 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800282a:	f000 f873 	bl	8002914 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800282e:	2100      	movs	r1, #0
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f000 fce7 	bl	8003204 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002836:	f000 f87b 	bl	8002930 <xTaskResumeAll>
 800283a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d107      	bne.n	8002852 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8002842:	4b07      	ldr	r3, [pc, #28]	@ (8002860 <vTaskDelay+0x68>)
 8002844:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002848:	601a      	str	r2, [r3, #0]
 800284a:	f3bf 8f4f 	dsb	sy
 800284e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002852:	bf00      	nop
 8002854:	3710      	adds	r7, #16
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	20000238 	.word	0x20000238
 8002860:	e000ed04 	.word	0xe000ed04

08002864 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b086      	sub	sp, #24
 8002868:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800286a:	4b22      	ldr	r3, [pc, #136]	@ (80028f4 <vTaskStartScheduler+0x90>)
 800286c:	9301      	str	r3, [sp, #4]
 800286e:	2300      	movs	r3, #0
 8002870:	9300      	str	r3, [sp, #0]
 8002872:	2300      	movs	r3, #0
 8002874:	2280      	movs	r2, #128	@ 0x80
 8002876:	4920      	ldr	r1, [pc, #128]	@ (80028f8 <vTaskStartScheduler+0x94>)
 8002878:	4820      	ldr	r0, [pc, #128]	@ (80028fc <vTaskStartScheduler+0x98>)
 800287a:	f7ff fe71 	bl	8002560 <xTaskCreate>
 800287e:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	2b01      	cmp	r3, #1
 8002884:	d102      	bne.n	800288c <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8002886:	f000 fd23 	bl	80032d0 <xTimerCreateTimerTask>
 800288a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2b01      	cmp	r3, #1
 8002890:	d11b      	bne.n	80028ca <vTaskStartScheduler+0x66>
	__asm volatile
 8002892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002896:	f383 8811 	msr	BASEPRI, r3
 800289a:	f3bf 8f6f 	isb	sy
 800289e:	f3bf 8f4f 	dsb	sy
 80028a2:	60bb      	str	r3, [r7, #8]
}
 80028a4:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80028a6:	4b16      	ldr	r3, [pc, #88]	@ (8002900 <vTaskStartScheduler+0x9c>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	334c      	adds	r3, #76	@ 0x4c
 80028ac:	4a15      	ldr	r2, [pc, #84]	@ (8002904 <vTaskStartScheduler+0xa0>)
 80028ae:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80028b0:	4b15      	ldr	r3, [pc, #84]	@ (8002908 <vTaskStartScheduler+0xa4>)
 80028b2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80028b6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80028b8:	4b14      	ldr	r3, [pc, #80]	@ (800290c <vTaskStartScheduler+0xa8>)
 80028ba:	2201      	movs	r2, #1
 80028bc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80028be:	4b14      	ldr	r3, [pc, #80]	@ (8002910 <vTaskStartScheduler+0xac>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80028c4:	f001 f8ac 	bl	8003a20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80028c8:	e00f      	b.n	80028ea <vTaskStartScheduler+0x86>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80028d0:	d10b      	bne.n	80028ea <vTaskStartScheduler+0x86>
	__asm volatile
 80028d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028d6:	f383 8811 	msr	BASEPRI, r3
 80028da:	f3bf 8f6f 	isb	sy
 80028de:	f3bf 8f4f 	dsb	sy
 80028e2:	607b      	str	r3, [r7, #4]
}
 80028e4:	bf00      	nop
 80028e6:	bf00      	nop
 80028e8:	e7fd      	b.n	80028e6 <vTaskStartScheduler+0x82>
}
 80028ea:	bf00      	nop
 80028ec:	3710      	adds	r7, #16
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	20000234 	.word	0x20000234
 80028f8:	08004398 	.word	0x08004398
 80028fc:	08002f41 	.word	0x08002f41
 8002900:	20000110 	.word	0x20000110
 8002904:	20000010 	.word	0x20000010
 8002908:	20000230 	.word	0x20000230
 800290c:	2000021c 	.word	0x2000021c
 8002910:	20000214 	.word	0x20000214

08002914 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8002918:	4b04      	ldr	r3, [pc, #16]	@ (800292c <vTaskSuspendAll+0x18>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	3301      	adds	r3, #1
 800291e:	4a03      	ldr	r2, [pc, #12]	@ (800292c <vTaskSuspendAll+0x18>)
 8002920:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8002922:	bf00      	nop
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr
 800292c:	20000238 	.word	0x20000238

08002930 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002936:	2300      	movs	r3, #0
 8002938:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800293a:	2300      	movs	r3, #0
 800293c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800293e:	4b42      	ldr	r3, [pc, #264]	@ (8002a48 <xTaskResumeAll+0x118>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d10b      	bne.n	800295e <xTaskResumeAll+0x2e>
	__asm volatile
 8002946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800294a:	f383 8811 	msr	BASEPRI, r3
 800294e:	f3bf 8f6f 	isb	sy
 8002952:	f3bf 8f4f 	dsb	sy
 8002956:	603b      	str	r3, [r7, #0]
}
 8002958:	bf00      	nop
 800295a:	bf00      	nop
 800295c:	e7fd      	b.n	800295a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800295e:	f001 f903 	bl	8003b68 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002962:	4b39      	ldr	r3, [pc, #228]	@ (8002a48 <xTaskResumeAll+0x118>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	3b01      	subs	r3, #1
 8002968:	4a37      	ldr	r2, [pc, #220]	@ (8002a48 <xTaskResumeAll+0x118>)
 800296a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800296c:	4b36      	ldr	r3, [pc, #216]	@ (8002a48 <xTaskResumeAll+0x118>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d161      	bne.n	8002a38 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002974:	4b35      	ldr	r3, [pc, #212]	@ (8002a4c <xTaskResumeAll+0x11c>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d05d      	beq.n	8002a38 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800297c:	e02e      	b.n	80029dc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800297e:	4b34      	ldr	r3, [pc, #208]	@ (8002a50 <xTaskResumeAll+0x120>)
 8002980:	68db      	ldr	r3, [r3, #12]
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	3318      	adds	r3, #24
 800298a:	4618      	mov	r0, r3
 800298c:	f7ff f90e 	bl	8001bac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	3304      	adds	r3, #4
 8002994:	4618      	mov	r0, r3
 8002996:	f7ff f909 	bl	8001bac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800299e:	2201      	movs	r2, #1
 80029a0:	409a      	lsls	r2, r3
 80029a2:	4b2c      	ldr	r3, [pc, #176]	@ (8002a54 <xTaskResumeAll+0x124>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	4a2a      	ldr	r2, [pc, #168]	@ (8002a54 <xTaskResumeAll+0x124>)
 80029aa:	6013      	str	r3, [r2, #0]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029b0:	4613      	mov	r3, r2
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	4413      	add	r3, r2
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	4a27      	ldr	r2, [pc, #156]	@ (8002a58 <xTaskResumeAll+0x128>)
 80029ba:	441a      	add	r2, r3
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	3304      	adds	r3, #4
 80029c0:	4619      	mov	r1, r3
 80029c2:	4610      	mov	r0, r2
 80029c4:	f7ff f895 	bl	8001af2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029cc:	4b23      	ldr	r3, [pc, #140]	@ (8002a5c <xTaskResumeAll+0x12c>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d302      	bcc.n	80029dc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80029d6:	4b22      	ldr	r3, [pc, #136]	@ (8002a60 <xTaskResumeAll+0x130>)
 80029d8:	2201      	movs	r2, #1
 80029da:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80029dc:	4b1c      	ldr	r3, [pc, #112]	@ (8002a50 <xTaskResumeAll+0x120>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d1cc      	bne.n	800297e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d001      	beq.n	80029ee <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80029ea:	f000 fb45 	bl	8003078 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80029ee:	4b1d      	ldr	r3, [pc, #116]	@ (8002a64 <xTaskResumeAll+0x134>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d010      	beq.n	8002a1c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80029fa:	f000 f847 	bl	8002a8c <xTaskIncrementTick>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d002      	beq.n	8002a0a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8002a04:	4b16      	ldr	r3, [pc, #88]	@ (8002a60 <xTaskResumeAll+0x130>)
 8002a06:	2201      	movs	r2, #1
 8002a08:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	3b01      	subs	r3, #1
 8002a0e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1f1      	bne.n	80029fa <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8002a16:	4b13      	ldr	r3, [pc, #76]	@ (8002a64 <xTaskResumeAll+0x134>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002a1c:	4b10      	ldr	r3, [pc, #64]	@ (8002a60 <xTaskResumeAll+0x130>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d009      	beq.n	8002a38 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002a24:	2301      	movs	r3, #1
 8002a26:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002a28:	4b0f      	ldr	r3, [pc, #60]	@ (8002a68 <xTaskResumeAll+0x138>)
 8002a2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a2e:	601a      	str	r2, [r3, #0]
 8002a30:	f3bf 8f4f 	dsb	sy
 8002a34:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002a38:	f001 f8c8 	bl	8003bcc <vPortExitCritical>

	return xAlreadyYielded;
 8002a3c:	68bb      	ldr	r3, [r7, #8]
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3710      	adds	r7, #16
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	20000238 	.word	0x20000238
 8002a4c:	20000210 	.word	0x20000210
 8002a50:	200001d0 	.word	0x200001d0
 8002a54:	20000218 	.word	0x20000218
 8002a58:	20000114 	.word	0x20000114
 8002a5c:	20000110 	.word	0x20000110
 8002a60:	20000224 	.word	0x20000224
 8002a64:	20000220 	.word	0x20000220
 8002a68:	e000ed04 	.word	0xe000ed04

08002a6c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002a72:	4b05      	ldr	r3, [pc, #20]	@ (8002a88 <xTaskGetTickCount+0x1c>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002a78:	687b      	ldr	r3, [r7, #4]
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	370c      	adds	r7, #12
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	20000214 	.word	0x20000214

08002a8c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b086      	sub	sp, #24
 8002a90:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002a92:	2300      	movs	r3, #0
 8002a94:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a96:	4b4f      	ldr	r3, [pc, #316]	@ (8002bd4 <xTaskIncrementTick+0x148>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	f040 808f 	bne.w	8002bbe <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002aa0:	4b4d      	ldr	r3, [pc, #308]	@ (8002bd8 <xTaskIncrementTick+0x14c>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002aa8:	4a4b      	ldr	r2, [pc, #300]	@ (8002bd8 <xTaskIncrementTick+0x14c>)
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d121      	bne.n	8002af8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8002ab4:	4b49      	ldr	r3, [pc, #292]	@ (8002bdc <xTaskIncrementTick+0x150>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d00b      	beq.n	8002ad6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8002abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ac2:	f383 8811 	msr	BASEPRI, r3
 8002ac6:	f3bf 8f6f 	isb	sy
 8002aca:	f3bf 8f4f 	dsb	sy
 8002ace:	603b      	str	r3, [r7, #0]
}
 8002ad0:	bf00      	nop
 8002ad2:	bf00      	nop
 8002ad4:	e7fd      	b.n	8002ad2 <xTaskIncrementTick+0x46>
 8002ad6:	4b41      	ldr	r3, [pc, #260]	@ (8002bdc <xTaskIncrementTick+0x150>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	60fb      	str	r3, [r7, #12]
 8002adc:	4b40      	ldr	r3, [pc, #256]	@ (8002be0 <xTaskIncrementTick+0x154>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a3e      	ldr	r2, [pc, #248]	@ (8002bdc <xTaskIncrementTick+0x150>)
 8002ae2:	6013      	str	r3, [r2, #0]
 8002ae4:	4a3e      	ldr	r2, [pc, #248]	@ (8002be0 <xTaskIncrementTick+0x154>)
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6013      	str	r3, [r2, #0]
 8002aea:	4b3e      	ldr	r3, [pc, #248]	@ (8002be4 <xTaskIncrementTick+0x158>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	3301      	adds	r3, #1
 8002af0:	4a3c      	ldr	r2, [pc, #240]	@ (8002be4 <xTaskIncrementTick+0x158>)
 8002af2:	6013      	str	r3, [r2, #0]
 8002af4:	f000 fac0 	bl	8003078 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002af8:	4b3b      	ldr	r3, [pc, #236]	@ (8002be8 <xTaskIncrementTick+0x15c>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	693a      	ldr	r2, [r7, #16]
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d348      	bcc.n	8002b94 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b02:	4b36      	ldr	r3, [pc, #216]	@ (8002bdc <xTaskIncrementTick+0x150>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d104      	bne.n	8002b16 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b0c:	4b36      	ldr	r3, [pc, #216]	@ (8002be8 <xTaskIncrementTick+0x15c>)
 8002b0e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002b12:	601a      	str	r2, [r3, #0]
					break;
 8002b14:	e03e      	b.n	8002b94 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b16:	4b31      	ldr	r3, [pc, #196]	@ (8002bdc <xTaskIncrementTick+0x150>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002b26:	693a      	ldr	r2, [r7, #16]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d203      	bcs.n	8002b36 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002b2e:	4a2e      	ldr	r2, [pc, #184]	@ (8002be8 <xTaskIncrementTick+0x15c>)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002b34:	e02e      	b.n	8002b94 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	3304      	adds	r3, #4
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7ff f836 	bl	8001bac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d004      	beq.n	8002b52 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	3318      	adds	r3, #24
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7ff f82d 	bl	8001bac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b56:	2201      	movs	r2, #1
 8002b58:	409a      	lsls	r2, r3
 8002b5a:	4b24      	ldr	r3, [pc, #144]	@ (8002bec <xTaskIncrementTick+0x160>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	4a22      	ldr	r2, [pc, #136]	@ (8002bec <xTaskIncrementTick+0x160>)
 8002b62:	6013      	str	r3, [r2, #0]
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b68:	4613      	mov	r3, r2
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	4413      	add	r3, r2
 8002b6e:	009b      	lsls	r3, r3, #2
 8002b70:	4a1f      	ldr	r2, [pc, #124]	@ (8002bf0 <xTaskIncrementTick+0x164>)
 8002b72:	441a      	add	r2, r3
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	3304      	adds	r3, #4
 8002b78:	4619      	mov	r1, r3
 8002b7a:	4610      	mov	r0, r2
 8002b7c:	f7fe ffb9 	bl	8001af2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b84:	4b1b      	ldr	r3, [pc, #108]	@ (8002bf4 <xTaskIncrementTick+0x168>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d3b9      	bcc.n	8002b02 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b92:	e7b6      	b.n	8002b02 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002b94:	4b17      	ldr	r3, [pc, #92]	@ (8002bf4 <xTaskIncrementTick+0x168>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b9a:	4915      	ldr	r1, [pc, #84]	@ (8002bf0 <xTaskIncrementTick+0x164>)
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	4413      	add	r3, r2
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	440b      	add	r3, r1
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d901      	bls.n	8002bb0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8002bac:	2301      	movs	r3, #1
 8002bae:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002bb0:	4b11      	ldr	r3, [pc, #68]	@ (8002bf8 <xTaskIncrementTick+0x16c>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d007      	beq.n	8002bc8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	617b      	str	r3, [r7, #20]
 8002bbc:	e004      	b.n	8002bc8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002bbe:	4b0f      	ldr	r3, [pc, #60]	@ (8002bfc <xTaskIncrementTick+0x170>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	4a0d      	ldr	r2, [pc, #52]	@ (8002bfc <xTaskIncrementTick+0x170>)
 8002bc6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002bc8:	697b      	ldr	r3, [r7, #20]
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3718      	adds	r7, #24
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	20000238 	.word	0x20000238
 8002bd8:	20000214 	.word	0x20000214
 8002bdc:	200001c8 	.word	0x200001c8
 8002be0:	200001cc 	.word	0x200001cc
 8002be4:	20000228 	.word	0x20000228
 8002be8:	20000230 	.word	0x20000230
 8002bec:	20000218 	.word	0x20000218
 8002bf0:	20000114 	.word	0x20000114
 8002bf4:	20000110 	.word	0x20000110
 8002bf8:	20000224 	.word	0x20000224
 8002bfc:	20000220 	.word	0x20000220

08002c00 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002c00:	b480      	push	{r7}
 8002c02:	b087      	sub	sp, #28
 8002c04:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002c06:	4b2a      	ldr	r3, [pc, #168]	@ (8002cb0 <vTaskSwitchContext+0xb0>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d003      	beq.n	8002c16 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002c0e:	4b29      	ldr	r3, [pc, #164]	@ (8002cb4 <vTaskSwitchContext+0xb4>)
 8002c10:	2201      	movs	r2, #1
 8002c12:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002c14:	e045      	b.n	8002ca2 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8002c16:	4b27      	ldr	r3, [pc, #156]	@ (8002cb4 <vTaskSwitchContext+0xb4>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002c1c:	4b26      	ldr	r3, [pc, #152]	@ (8002cb8 <vTaskSwitchContext+0xb8>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	fab3 f383 	clz	r3, r3
 8002c28:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002c2a:	7afb      	ldrb	r3, [r7, #11]
 8002c2c:	f1c3 031f 	rsb	r3, r3, #31
 8002c30:	617b      	str	r3, [r7, #20]
 8002c32:	4922      	ldr	r1, [pc, #136]	@ (8002cbc <vTaskSwitchContext+0xbc>)
 8002c34:	697a      	ldr	r2, [r7, #20]
 8002c36:	4613      	mov	r3, r2
 8002c38:	009b      	lsls	r3, r3, #2
 8002c3a:	4413      	add	r3, r2
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	440b      	add	r3, r1
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d10b      	bne.n	8002c5e <vTaskSwitchContext+0x5e>
	__asm volatile
 8002c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c4a:	f383 8811 	msr	BASEPRI, r3
 8002c4e:	f3bf 8f6f 	isb	sy
 8002c52:	f3bf 8f4f 	dsb	sy
 8002c56:	607b      	str	r3, [r7, #4]
}
 8002c58:	bf00      	nop
 8002c5a:	bf00      	nop
 8002c5c:	e7fd      	b.n	8002c5a <vTaskSwitchContext+0x5a>
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	4613      	mov	r3, r2
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	4413      	add	r3, r2
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	4a14      	ldr	r2, [pc, #80]	@ (8002cbc <vTaskSwitchContext+0xbc>)
 8002c6a:	4413      	add	r3, r2
 8002c6c:	613b      	str	r3, [r7, #16]
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	685a      	ldr	r2, [r3, #4]
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	605a      	str	r2, [r3, #4]
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	685a      	ldr	r2, [r3, #4]
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	3308      	adds	r3, #8
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d104      	bne.n	8002c8e <vTaskSwitchContext+0x8e>
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	685a      	ldr	r2, [r3, #4]
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	605a      	str	r2, [r3, #4]
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	4a0a      	ldr	r2, [pc, #40]	@ (8002cc0 <vTaskSwitchContext+0xc0>)
 8002c96:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002c98:	4b09      	ldr	r3, [pc, #36]	@ (8002cc0 <vTaskSwitchContext+0xc0>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	334c      	adds	r3, #76	@ 0x4c
 8002c9e:	4a09      	ldr	r2, [pc, #36]	@ (8002cc4 <vTaskSwitchContext+0xc4>)
 8002ca0:	6013      	str	r3, [r2, #0]
}
 8002ca2:	bf00      	nop
 8002ca4:	371c      	adds	r7, #28
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	20000238 	.word	0x20000238
 8002cb4:	20000224 	.word	0x20000224
 8002cb8:	20000218 	.word	0x20000218
 8002cbc:	20000114 	.word	0x20000114
 8002cc0:	20000110 	.word	0x20000110
 8002cc4:	20000010 	.word	0x20000010

08002cc8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d10b      	bne.n	8002cf0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8002cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cdc:	f383 8811 	msr	BASEPRI, r3
 8002ce0:	f3bf 8f6f 	isb	sy
 8002ce4:	f3bf 8f4f 	dsb	sy
 8002ce8:	60fb      	str	r3, [r7, #12]
}
 8002cea:	bf00      	nop
 8002cec:	bf00      	nop
 8002cee:	e7fd      	b.n	8002cec <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002cf0:	4b07      	ldr	r3, [pc, #28]	@ (8002d10 <vTaskPlaceOnEventList+0x48>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	3318      	adds	r3, #24
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	f7fe ff1e 	bl	8001b3a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002cfe:	2101      	movs	r1, #1
 8002d00:	6838      	ldr	r0, [r7, #0]
 8002d02:	f000 fa7f 	bl	8003204 <prvAddCurrentTaskToDelayedList>
}
 8002d06:	bf00      	nop
 8002d08:	3710      	adds	r7, #16
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	20000110 	.word	0x20000110

08002d14 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b086      	sub	sp, #24
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	60f8      	str	r0, [r7, #12]
 8002d1c:	60b9      	str	r1, [r7, #8]
 8002d1e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d10b      	bne.n	8002d3e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8002d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d2a:	f383 8811 	msr	BASEPRI, r3
 8002d2e:	f3bf 8f6f 	isb	sy
 8002d32:	f3bf 8f4f 	dsb	sy
 8002d36:	617b      	str	r3, [r7, #20]
}
 8002d38:	bf00      	nop
 8002d3a:	bf00      	nop
 8002d3c:	e7fd      	b.n	8002d3a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002d3e:	4b0a      	ldr	r3, [pc, #40]	@ (8002d68 <vTaskPlaceOnEventListRestricted+0x54>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	3318      	adds	r3, #24
 8002d44:	4619      	mov	r1, r3
 8002d46:	68f8      	ldr	r0, [r7, #12]
 8002d48:	f7fe fed3 	bl	8001af2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d002      	beq.n	8002d58 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8002d52:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002d56:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002d58:	6879      	ldr	r1, [r7, #4]
 8002d5a:	68b8      	ldr	r0, [r7, #8]
 8002d5c:	f000 fa52 	bl	8003204 <prvAddCurrentTaskToDelayedList>
	}
 8002d60:	bf00      	nop
 8002d62:	3718      	adds	r7, #24
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	20000110 	.word	0x20000110

08002d6c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b086      	sub	sp, #24
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	68db      	ldr	r3, [r3, #12]
 8002d7a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d10b      	bne.n	8002d9a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8002d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d86:	f383 8811 	msr	BASEPRI, r3
 8002d8a:	f3bf 8f6f 	isb	sy
 8002d8e:	f3bf 8f4f 	dsb	sy
 8002d92:	60fb      	str	r3, [r7, #12]
}
 8002d94:	bf00      	nop
 8002d96:	bf00      	nop
 8002d98:	e7fd      	b.n	8002d96 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	3318      	adds	r3, #24
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7fe ff04 	bl	8001bac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002da4:	4b1d      	ldr	r3, [pc, #116]	@ (8002e1c <xTaskRemoveFromEventList+0xb0>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d11c      	bne.n	8002de6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	3304      	adds	r3, #4
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7fe fefb 	bl	8001bac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dba:	2201      	movs	r2, #1
 8002dbc:	409a      	lsls	r2, r3
 8002dbe:	4b18      	ldr	r3, [pc, #96]	@ (8002e20 <xTaskRemoveFromEventList+0xb4>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	4a16      	ldr	r2, [pc, #88]	@ (8002e20 <xTaskRemoveFromEventList+0xb4>)
 8002dc6:	6013      	str	r3, [r2, #0]
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dcc:	4613      	mov	r3, r2
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	4413      	add	r3, r2
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	4a13      	ldr	r2, [pc, #76]	@ (8002e24 <xTaskRemoveFromEventList+0xb8>)
 8002dd6:	441a      	add	r2, r3
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	3304      	adds	r3, #4
 8002ddc:	4619      	mov	r1, r3
 8002dde:	4610      	mov	r0, r2
 8002de0:	f7fe fe87 	bl	8001af2 <vListInsertEnd>
 8002de4:	e005      	b.n	8002df2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	3318      	adds	r3, #24
 8002dea:	4619      	mov	r1, r3
 8002dec:	480e      	ldr	r0, [pc, #56]	@ (8002e28 <xTaskRemoveFromEventList+0xbc>)
 8002dee:	f7fe fe80 	bl	8001af2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002df6:	4b0d      	ldr	r3, [pc, #52]	@ (8002e2c <xTaskRemoveFromEventList+0xc0>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d905      	bls.n	8002e0c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002e00:	2301      	movs	r3, #1
 8002e02:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002e04:	4b0a      	ldr	r3, [pc, #40]	@ (8002e30 <xTaskRemoveFromEventList+0xc4>)
 8002e06:	2201      	movs	r2, #1
 8002e08:	601a      	str	r2, [r3, #0]
 8002e0a:	e001      	b.n	8002e10 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8002e10:	697b      	ldr	r3, [r7, #20]
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3718      	adds	r7, #24
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	20000238 	.word	0x20000238
 8002e20:	20000218 	.word	0x20000218
 8002e24:	20000114 	.word	0x20000114
 8002e28:	200001d0 	.word	0x200001d0
 8002e2c:	20000110 	.word	0x20000110
 8002e30:	20000224 	.word	0x20000224

08002e34 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002e3c:	4b06      	ldr	r3, [pc, #24]	@ (8002e58 <vTaskInternalSetTimeOutState+0x24>)
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002e44:	4b05      	ldr	r3, [pc, #20]	@ (8002e5c <vTaskInternalSetTimeOutState+0x28>)
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	605a      	str	r2, [r3, #4]
}
 8002e4c:	bf00      	nop
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr
 8002e58:	20000228 	.word	0x20000228
 8002e5c:	20000214 	.word	0x20000214

08002e60 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b088      	sub	sp, #32
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d10b      	bne.n	8002e88 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8002e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e74:	f383 8811 	msr	BASEPRI, r3
 8002e78:	f3bf 8f6f 	isb	sy
 8002e7c:	f3bf 8f4f 	dsb	sy
 8002e80:	613b      	str	r3, [r7, #16]
}
 8002e82:	bf00      	nop
 8002e84:	bf00      	nop
 8002e86:	e7fd      	b.n	8002e84 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d10b      	bne.n	8002ea6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8002e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e92:	f383 8811 	msr	BASEPRI, r3
 8002e96:	f3bf 8f6f 	isb	sy
 8002e9a:	f3bf 8f4f 	dsb	sy
 8002e9e:	60fb      	str	r3, [r7, #12]
}
 8002ea0:	bf00      	nop
 8002ea2:	bf00      	nop
 8002ea4:	e7fd      	b.n	8002ea2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8002ea6:	f000 fe5f 	bl	8003b68 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002eaa:	4b1d      	ldr	r3, [pc, #116]	@ (8002f20 <xTaskCheckForTimeOut+0xc0>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	69ba      	ldr	r2, [r7, #24]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ec2:	d102      	bne.n	8002eca <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	61fb      	str	r3, [r7, #28]
 8002ec8:	e023      	b.n	8002f12 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	4b15      	ldr	r3, [pc, #84]	@ (8002f24 <xTaskCheckForTimeOut+0xc4>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d007      	beq.n	8002ee6 <xTaskCheckForTimeOut+0x86>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d302      	bcc.n	8002ee6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	61fb      	str	r3, [r7, #28]
 8002ee4:	e015      	b.n	8002f12 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	697a      	ldr	r2, [r7, #20]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d20b      	bcs.n	8002f08 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	1ad2      	subs	r2, r2, r3
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f7ff ff99 	bl	8002e34 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002f02:	2300      	movs	r3, #0
 8002f04:	61fb      	str	r3, [r7, #28]
 8002f06:	e004      	b.n	8002f12 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002f12:	f000 fe5b 	bl	8003bcc <vPortExitCritical>

	return xReturn;
 8002f16:	69fb      	ldr	r3, [r7, #28]
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	3720      	adds	r7, #32
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	20000214 	.word	0x20000214
 8002f24:	20000228 	.word	0x20000228

08002f28 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002f28:	b480      	push	{r7}
 8002f2a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002f2c:	4b03      	ldr	r3, [pc, #12]	@ (8002f3c <vTaskMissedYield+0x14>)
 8002f2e:	2201      	movs	r2, #1
 8002f30:	601a      	str	r2, [r3, #0]
}
 8002f32:	bf00      	nop
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr
 8002f3c:	20000224 	.word	0x20000224

08002f40 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002f48:	f000 f852 	bl	8002ff0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002f4c:	4b06      	ldr	r3, [pc, #24]	@ (8002f68 <prvIdleTask+0x28>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d9f9      	bls.n	8002f48 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002f54:	4b05      	ldr	r3, [pc, #20]	@ (8002f6c <prvIdleTask+0x2c>)
 8002f56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f5a:	601a      	str	r2, [r3, #0]
 8002f5c:	f3bf 8f4f 	dsb	sy
 8002f60:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002f64:	e7f0      	b.n	8002f48 <prvIdleTask+0x8>
 8002f66:	bf00      	nop
 8002f68:	20000114 	.word	0x20000114
 8002f6c:	e000ed04 	.word	0xe000ed04

08002f70 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002f76:	2300      	movs	r3, #0
 8002f78:	607b      	str	r3, [r7, #4]
 8002f7a:	e00c      	b.n	8002f96 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	4613      	mov	r3, r2
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	4413      	add	r3, r2
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	4a12      	ldr	r2, [pc, #72]	@ (8002fd0 <prvInitialiseTaskLists+0x60>)
 8002f88:	4413      	add	r3, r2
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f7fe fd84 	bl	8001a98 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	3301      	adds	r3, #1
 8002f94:	607b      	str	r3, [r7, #4]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2b06      	cmp	r3, #6
 8002f9a:	d9ef      	bls.n	8002f7c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002f9c:	480d      	ldr	r0, [pc, #52]	@ (8002fd4 <prvInitialiseTaskLists+0x64>)
 8002f9e:	f7fe fd7b 	bl	8001a98 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002fa2:	480d      	ldr	r0, [pc, #52]	@ (8002fd8 <prvInitialiseTaskLists+0x68>)
 8002fa4:	f7fe fd78 	bl	8001a98 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002fa8:	480c      	ldr	r0, [pc, #48]	@ (8002fdc <prvInitialiseTaskLists+0x6c>)
 8002faa:	f7fe fd75 	bl	8001a98 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002fae:	480c      	ldr	r0, [pc, #48]	@ (8002fe0 <prvInitialiseTaskLists+0x70>)
 8002fb0:	f7fe fd72 	bl	8001a98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002fb4:	480b      	ldr	r0, [pc, #44]	@ (8002fe4 <prvInitialiseTaskLists+0x74>)
 8002fb6:	f7fe fd6f 	bl	8001a98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002fba:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe8 <prvInitialiseTaskLists+0x78>)
 8002fbc:	4a05      	ldr	r2, [pc, #20]	@ (8002fd4 <prvInitialiseTaskLists+0x64>)
 8002fbe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8002fec <prvInitialiseTaskLists+0x7c>)
 8002fc2:	4a05      	ldr	r2, [pc, #20]	@ (8002fd8 <prvInitialiseTaskLists+0x68>)
 8002fc4:	601a      	str	r2, [r3, #0]
}
 8002fc6:	bf00      	nop
 8002fc8:	3708      	adds	r7, #8
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	20000114 	.word	0x20000114
 8002fd4:	200001a0 	.word	0x200001a0
 8002fd8:	200001b4 	.word	0x200001b4
 8002fdc:	200001d0 	.word	0x200001d0
 8002fe0:	200001e4 	.word	0x200001e4
 8002fe4:	200001fc 	.word	0x200001fc
 8002fe8:	200001c8 	.word	0x200001c8
 8002fec:	200001cc 	.word	0x200001cc

08002ff0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002ff6:	e019      	b.n	800302c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002ff8:	f000 fdb6 	bl	8003b68 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002ffc:	4b10      	ldr	r3, [pc, #64]	@ (8003040 <prvCheckTasksWaitingTermination+0x50>)
 8002ffe:	68db      	ldr	r3, [r3, #12]
 8003000:	68db      	ldr	r3, [r3, #12]
 8003002:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	3304      	adds	r3, #4
 8003008:	4618      	mov	r0, r3
 800300a:	f7fe fdcf 	bl	8001bac <uxListRemove>
				--uxCurrentNumberOfTasks;
 800300e:	4b0d      	ldr	r3, [pc, #52]	@ (8003044 <prvCheckTasksWaitingTermination+0x54>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	3b01      	subs	r3, #1
 8003014:	4a0b      	ldr	r2, [pc, #44]	@ (8003044 <prvCheckTasksWaitingTermination+0x54>)
 8003016:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003018:	4b0b      	ldr	r3, [pc, #44]	@ (8003048 <prvCheckTasksWaitingTermination+0x58>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	3b01      	subs	r3, #1
 800301e:	4a0a      	ldr	r2, [pc, #40]	@ (8003048 <prvCheckTasksWaitingTermination+0x58>)
 8003020:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003022:	f000 fdd3 	bl	8003bcc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f000 f810 	bl	800304c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800302c:	4b06      	ldr	r3, [pc, #24]	@ (8003048 <prvCheckTasksWaitingTermination+0x58>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d1e1      	bne.n	8002ff8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003034:	bf00      	nop
 8003036:	bf00      	nop
 8003038:	3708      	adds	r7, #8
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	200001e4 	.word	0x200001e4
 8003044:	20000210 	.word	0x20000210
 8003048:	200001f8 	.word	0x200001f8

0800304c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800304c:	b580      	push	{r7, lr}
 800304e:	b082      	sub	sp, #8
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	334c      	adds	r3, #76	@ 0x4c
 8003058:	4618      	mov	r0, r3
 800305a:	f001 f89d 	bl	8004198 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003062:	4618      	mov	r0, r3
 8003064:	f000 ff70 	bl	8003f48 <vPortFree>
			vPortFree( pxTCB );
 8003068:	6878      	ldr	r0, [r7, #4]
 800306a:	f000 ff6d 	bl	8003f48 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800306e:	bf00      	nop
 8003070:	3708      	adds	r7, #8
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
	...

08003078 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800307e:	4b0c      	ldr	r3, [pc, #48]	@ (80030b0 <prvResetNextTaskUnblockTime+0x38>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d104      	bne.n	8003092 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003088:	4b0a      	ldr	r3, [pc, #40]	@ (80030b4 <prvResetNextTaskUnblockTime+0x3c>)
 800308a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800308e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003090:	e008      	b.n	80030a4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003092:	4b07      	ldr	r3, [pc, #28]	@ (80030b0 <prvResetNextTaskUnblockTime+0x38>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	68db      	ldr	r3, [r3, #12]
 800309a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	4a04      	ldr	r2, [pc, #16]	@ (80030b4 <prvResetNextTaskUnblockTime+0x3c>)
 80030a2:	6013      	str	r3, [r2, #0]
}
 80030a4:	bf00      	nop
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr
 80030b0:	200001c8 	.word	0x200001c8
 80030b4:	20000230 	.word	0x20000230

080030b8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80030be:	4b0b      	ldr	r3, [pc, #44]	@ (80030ec <xTaskGetSchedulerState+0x34>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d102      	bne.n	80030cc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80030c6:	2301      	movs	r3, #1
 80030c8:	607b      	str	r3, [r7, #4]
 80030ca:	e008      	b.n	80030de <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80030cc:	4b08      	ldr	r3, [pc, #32]	@ (80030f0 <xTaskGetSchedulerState+0x38>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d102      	bne.n	80030da <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80030d4:	2302      	movs	r3, #2
 80030d6:	607b      	str	r3, [r7, #4]
 80030d8:	e001      	b.n	80030de <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80030da:	2300      	movs	r3, #0
 80030dc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80030de:	687b      	ldr	r3, [r7, #4]
	}
 80030e0:	4618      	mov	r0, r3
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr
 80030ec:	2000021c 	.word	0x2000021c
 80030f0:	20000238 	.word	0x20000238

080030f4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b086      	sub	sp, #24
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003100:	2300      	movs	r3, #0
 8003102:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d070      	beq.n	80031ec <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800310a:	4b3b      	ldr	r3, [pc, #236]	@ (80031f8 <xTaskPriorityDisinherit+0x104>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	693a      	ldr	r2, [r7, #16]
 8003110:	429a      	cmp	r2, r3
 8003112:	d00b      	beq.n	800312c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8003114:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003118:	f383 8811 	msr	BASEPRI, r3
 800311c:	f3bf 8f6f 	isb	sy
 8003120:	f3bf 8f4f 	dsb	sy
 8003124:	60fb      	str	r3, [r7, #12]
}
 8003126:	bf00      	nop
 8003128:	bf00      	nop
 800312a:	e7fd      	b.n	8003128 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003130:	2b00      	cmp	r3, #0
 8003132:	d10b      	bne.n	800314c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8003134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003138:	f383 8811 	msr	BASEPRI, r3
 800313c:	f3bf 8f6f 	isb	sy
 8003140:	f3bf 8f4f 	dsb	sy
 8003144:	60bb      	str	r3, [r7, #8]
}
 8003146:	bf00      	nop
 8003148:	bf00      	nop
 800314a:	e7fd      	b.n	8003148 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003150:	1e5a      	subs	r2, r3, #1
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800315e:	429a      	cmp	r2, r3
 8003160:	d044      	beq.n	80031ec <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003166:	2b00      	cmp	r3, #0
 8003168:	d140      	bne.n	80031ec <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	3304      	adds	r3, #4
 800316e:	4618      	mov	r0, r3
 8003170:	f7fe fd1c 	bl	8001bac <uxListRemove>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d115      	bne.n	80031a6 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800317e:	491f      	ldr	r1, [pc, #124]	@ (80031fc <xTaskPriorityDisinherit+0x108>)
 8003180:	4613      	mov	r3, r2
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	4413      	add	r3, r2
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	440b      	add	r3, r1
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d10a      	bne.n	80031a6 <xTaskPriorityDisinherit+0xb2>
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003194:	2201      	movs	r2, #1
 8003196:	fa02 f303 	lsl.w	r3, r2, r3
 800319a:	43da      	mvns	r2, r3
 800319c:	4b18      	ldr	r3, [pc, #96]	@ (8003200 <xTaskPriorityDisinherit+0x10c>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4013      	ands	r3, r2
 80031a2:	4a17      	ldr	r2, [pc, #92]	@ (8003200 <xTaskPriorityDisinherit+0x10c>)
 80031a4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031b2:	f1c3 0207 	rsb	r2, r3, #7
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031be:	2201      	movs	r2, #1
 80031c0:	409a      	lsls	r2, r3
 80031c2:	4b0f      	ldr	r3, [pc, #60]	@ (8003200 <xTaskPriorityDisinherit+0x10c>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	4a0d      	ldr	r2, [pc, #52]	@ (8003200 <xTaskPriorityDisinherit+0x10c>)
 80031ca:	6013      	str	r3, [r2, #0]
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031d0:	4613      	mov	r3, r2
 80031d2:	009b      	lsls	r3, r3, #2
 80031d4:	4413      	add	r3, r2
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	4a08      	ldr	r2, [pc, #32]	@ (80031fc <xTaskPriorityDisinherit+0x108>)
 80031da:	441a      	add	r2, r3
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	3304      	adds	r3, #4
 80031e0:	4619      	mov	r1, r3
 80031e2:	4610      	mov	r0, r2
 80031e4:	f7fe fc85 	bl	8001af2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80031e8:	2301      	movs	r3, #1
 80031ea:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80031ec:	697b      	ldr	r3, [r7, #20]
	}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3718      	adds	r7, #24
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	20000110 	.word	0x20000110
 80031fc:	20000114 	.word	0x20000114
 8003200:	20000218 	.word	0x20000218

08003204 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b084      	sub	sp, #16
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800320e:	4b29      	ldr	r3, [pc, #164]	@ (80032b4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003214:	4b28      	ldr	r3, [pc, #160]	@ (80032b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	3304      	adds	r3, #4
 800321a:	4618      	mov	r0, r3
 800321c:	f7fe fcc6 	bl	8001bac <uxListRemove>
 8003220:	4603      	mov	r3, r0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d10b      	bne.n	800323e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003226:	4b24      	ldr	r3, [pc, #144]	@ (80032b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800322c:	2201      	movs	r2, #1
 800322e:	fa02 f303 	lsl.w	r3, r2, r3
 8003232:	43da      	mvns	r2, r3
 8003234:	4b21      	ldr	r3, [pc, #132]	@ (80032bc <prvAddCurrentTaskToDelayedList+0xb8>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4013      	ands	r3, r2
 800323a:	4a20      	ldr	r2, [pc, #128]	@ (80032bc <prvAddCurrentTaskToDelayedList+0xb8>)
 800323c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003244:	d10a      	bne.n	800325c <prvAddCurrentTaskToDelayedList+0x58>
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d007      	beq.n	800325c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800324c:	4b1a      	ldr	r3, [pc, #104]	@ (80032b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	3304      	adds	r3, #4
 8003252:	4619      	mov	r1, r3
 8003254:	481a      	ldr	r0, [pc, #104]	@ (80032c0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003256:	f7fe fc4c 	bl	8001af2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800325a:	e026      	b.n	80032aa <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800325c:	68fa      	ldr	r2, [r7, #12]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4413      	add	r3, r2
 8003262:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003264:	4b14      	ldr	r3, [pc, #80]	@ (80032b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	68ba      	ldr	r2, [r7, #8]
 800326a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800326c:	68ba      	ldr	r2, [r7, #8]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	429a      	cmp	r2, r3
 8003272:	d209      	bcs.n	8003288 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003274:	4b13      	ldr	r3, [pc, #76]	@ (80032c4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	4b0f      	ldr	r3, [pc, #60]	@ (80032b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	3304      	adds	r3, #4
 800327e:	4619      	mov	r1, r3
 8003280:	4610      	mov	r0, r2
 8003282:	f7fe fc5a 	bl	8001b3a <vListInsert>
}
 8003286:	e010      	b.n	80032aa <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003288:	4b0f      	ldr	r3, [pc, #60]	@ (80032c8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	4b0a      	ldr	r3, [pc, #40]	@ (80032b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	3304      	adds	r3, #4
 8003292:	4619      	mov	r1, r3
 8003294:	4610      	mov	r0, r2
 8003296:	f7fe fc50 	bl	8001b3a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800329a:	4b0c      	ldr	r3, [pc, #48]	@ (80032cc <prvAddCurrentTaskToDelayedList+0xc8>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	68ba      	ldr	r2, [r7, #8]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d202      	bcs.n	80032aa <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80032a4:	4a09      	ldr	r2, [pc, #36]	@ (80032cc <prvAddCurrentTaskToDelayedList+0xc8>)
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	6013      	str	r3, [r2, #0]
}
 80032aa:	bf00      	nop
 80032ac:	3710      	adds	r7, #16
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	20000214 	.word	0x20000214
 80032b8:	20000110 	.word	0x20000110
 80032bc:	20000218 	.word	0x20000218
 80032c0:	200001fc 	.word	0x200001fc
 80032c4:	200001cc 	.word	0x200001cc
 80032c8:	200001c8 	.word	0x200001c8
 80032cc:	20000230 	.word	0x20000230

080032d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 80032d6:	2300      	movs	r3, #0
 80032d8:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80032da:	f000 fae1 	bl	80038a0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80032de:	4b12      	ldr	r3, [pc, #72]	@ (8003328 <xTimerCreateTimerTask+0x58>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00b      	beq.n	80032fe <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 80032e6:	4b11      	ldr	r3, [pc, #68]	@ (800332c <xTimerCreateTimerTask+0x5c>)
 80032e8:	9301      	str	r3, [sp, #4]
 80032ea:	2302      	movs	r3, #2
 80032ec:	9300      	str	r3, [sp, #0]
 80032ee:	2300      	movs	r3, #0
 80032f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80032f4:	490e      	ldr	r1, [pc, #56]	@ (8003330 <xTimerCreateTimerTask+0x60>)
 80032f6:	480f      	ldr	r0, [pc, #60]	@ (8003334 <xTimerCreateTimerTask+0x64>)
 80032f8:	f7ff f932 	bl	8002560 <xTaskCreate>
 80032fc:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d10b      	bne.n	800331c <xTimerCreateTimerTask+0x4c>
	__asm volatile
 8003304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003308:	f383 8811 	msr	BASEPRI, r3
 800330c:	f3bf 8f6f 	isb	sy
 8003310:	f3bf 8f4f 	dsb	sy
 8003314:	603b      	str	r3, [r7, #0]
}
 8003316:	bf00      	nop
 8003318:	bf00      	nop
 800331a:	e7fd      	b.n	8003318 <xTimerCreateTimerTask+0x48>
	return xReturn;
 800331c:	687b      	ldr	r3, [r7, #4]
}
 800331e:	4618      	mov	r0, r3
 8003320:	3708      	adds	r7, #8
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	2000026c 	.word	0x2000026c
 800332c:	20000270 	.word	0x20000270
 8003330:	080043a0 	.word	0x080043a0
 8003334:	08003471 	.word	0x08003471

08003338 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b08a      	sub	sp, #40	@ 0x28
 800333c:	af00      	add	r7, sp, #0
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	60b9      	str	r1, [r7, #8]
 8003342:	607a      	str	r2, [r7, #4]
 8003344:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003346:	2300      	movs	r3, #0
 8003348:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d10b      	bne.n	8003368 <xTimerGenericCommand+0x30>
	__asm volatile
 8003350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003354:	f383 8811 	msr	BASEPRI, r3
 8003358:	f3bf 8f6f 	isb	sy
 800335c:	f3bf 8f4f 	dsb	sy
 8003360:	623b      	str	r3, [r7, #32]
}
 8003362:	bf00      	nop
 8003364:	bf00      	nop
 8003366:	e7fd      	b.n	8003364 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003368:	4b19      	ldr	r3, [pc, #100]	@ (80033d0 <xTimerGenericCommand+0x98>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d02a      	beq.n	80033c6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	2b05      	cmp	r3, #5
 8003380:	dc18      	bgt.n	80033b4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003382:	f7ff fe99 	bl	80030b8 <xTaskGetSchedulerState>
 8003386:	4603      	mov	r3, r0
 8003388:	2b02      	cmp	r3, #2
 800338a:	d109      	bne.n	80033a0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800338c:	4b10      	ldr	r3, [pc, #64]	@ (80033d0 <xTimerGenericCommand+0x98>)
 800338e:	6818      	ldr	r0, [r3, #0]
 8003390:	f107 0114 	add.w	r1, r7, #20
 8003394:	2300      	movs	r3, #0
 8003396:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003398:	f7fe fcf2 	bl	8001d80 <xQueueGenericSend>
 800339c:	6278      	str	r0, [r7, #36]	@ 0x24
 800339e:	e012      	b.n	80033c6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80033a0:	4b0b      	ldr	r3, [pc, #44]	@ (80033d0 <xTimerGenericCommand+0x98>)
 80033a2:	6818      	ldr	r0, [r3, #0]
 80033a4:	f107 0114 	add.w	r1, r7, #20
 80033a8:	2300      	movs	r3, #0
 80033aa:	2200      	movs	r2, #0
 80033ac:	f7fe fce8 	bl	8001d80 <xQueueGenericSend>
 80033b0:	6278      	str	r0, [r7, #36]	@ 0x24
 80033b2:	e008      	b.n	80033c6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80033b4:	4b06      	ldr	r3, [pc, #24]	@ (80033d0 <xTimerGenericCommand+0x98>)
 80033b6:	6818      	ldr	r0, [r3, #0]
 80033b8:	f107 0114 	add.w	r1, r7, #20
 80033bc:	2300      	movs	r3, #0
 80033be:	683a      	ldr	r2, [r7, #0]
 80033c0:	f7fe fde0 	bl	8001f84 <xQueueGenericSendFromISR>
 80033c4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80033c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3728      	adds	r7, #40	@ 0x28
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	2000026c 	.word	0x2000026c

080033d4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b088      	sub	sp, #32
 80033d8:	af02      	add	r7, sp, #8
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80033de:	4b23      	ldr	r3, [pc, #140]	@ (800346c <prvProcessExpiredTimer+0x98>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	68db      	ldr	r3, [r3, #12]
 80033e6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	3304      	adds	r3, #4
 80033ec:	4618      	mov	r0, r3
 80033ee:	f7fe fbdd 	bl	8001bac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80033f8:	f003 0304 	and.w	r3, r3, #4
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d023      	beq.n	8003448 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	699a      	ldr	r2, [r3, #24]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	18d1      	adds	r1, r2, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	683a      	ldr	r2, [r7, #0]
 800340c:	6978      	ldr	r0, [r7, #20]
 800340e:	f000 f8d5 	bl	80035bc <prvInsertTimerInActiveList>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d020      	beq.n	800345a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003418:	2300      	movs	r3, #0
 800341a:	9300      	str	r3, [sp, #0]
 800341c:	2300      	movs	r3, #0
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	2100      	movs	r1, #0
 8003422:	6978      	ldr	r0, [r7, #20]
 8003424:	f7ff ff88 	bl	8003338 <xTimerGenericCommand>
 8003428:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d114      	bne.n	800345a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8003430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003434:	f383 8811 	msr	BASEPRI, r3
 8003438:	f3bf 8f6f 	isb	sy
 800343c:	f3bf 8f4f 	dsb	sy
 8003440:	60fb      	str	r3, [r7, #12]
}
 8003442:	bf00      	nop
 8003444:	bf00      	nop
 8003446:	e7fd      	b.n	8003444 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800344e:	f023 0301 	bic.w	r3, r3, #1
 8003452:	b2da      	uxtb	r2, r3
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	6a1b      	ldr	r3, [r3, #32]
 800345e:	6978      	ldr	r0, [r7, #20]
 8003460:	4798      	blx	r3
}
 8003462:	bf00      	nop
 8003464:	3718      	adds	r7, #24
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	20000264 	.word	0x20000264

08003470 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003478:	f107 0308 	add.w	r3, r7, #8
 800347c:	4618      	mov	r0, r3
 800347e:	f000 f859 	bl	8003534 <prvGetNextExpireTime>
 8003482:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	4619      	mov	r1, r3
 8003488:	68f8      	ldr	r0, [r7, #12]
 800348a:	f000 f805 	bl	8003498 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800348e:	f000 f8d7 	bl	8003640 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003492:	bf00      	nop
 8003494:	e7f0      	b.n	8003478 <prvTimerTask+0x8>
	...

08003498 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b084      	sub	sp, #16
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80034a2:	f7ff fa37 	bl	8002914 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80034a6:	f107 0308 	add.w	r3, r7, #8
 80034aa:	4618      	mov	r0, r3
 80034ac:	f000 f866 	bl	800357c <prvSampleTimeNow>
 80034b0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d130      	bne.n	800351a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d10a      	bne.n	80034d4 <prvProcessTimerOrBlockTask+0x3c>
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d806      	bhi.n	80034d4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80034c6:	f7ff fa33 	bl	8002930 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80034ca:	68f9      	ldr	r1, [r7, #12]
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	f7ff ff81 	bl	80033d4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80034d2:	e024      	b.n	800351e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d008      	beq.n	80034ec <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80034da:	4b13      	ldr	r3, [pc, #76]	@ (8003528 <prvProcessTimerOrBlockTask+0x90>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d101      	bne.n	80034e8 <prvProcessTimerOrBlockTask+0x50>
 80034e4:	2301      	movs	r3, #1
 80034e6:	e000      	b.n	80034ea <prvProcessTimerOrBlockTask+0x52>
 80034e8:	2300      	movs	r3, #0
 80034ea:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80034ec:	4b0f      	ldr	r3, [pc, #60]	@ (800352c <prvProcessTimerOrBlockTask+0x94>)
 80034ee:	6818      	ldr	r0, [r3, #0]
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	683a      	ldr	r2, [r7, #0]
 80034f8:	4619      	mov	r1, r3
 80034fa:	f7fe fffd 	bl	80024f8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80034fe:	f7ff fa17 	bl	8002930 <xTaskResumeAll>
 8003502:	4603      	mov	r3, r0
 8003504:	2b00      	cmp	r3, #0
 8003506:	d10a      	bne.n	800351e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003508:	4b09      	ldr	r3, [pc, #36]	@ (8003530 <prvProcessTimerOrBlockTask+0x98>)
 800350a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800350e:	601a      	str	r2, [r3, #0]
 8003510:	f3bf 8f4f 	dsb	sy
 8003514:	f3bf 8f6f 	isb	sy
}
 8003518:	e001      	b.n	800351e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800351a:	f7ff fa09 	bl	8002930 <xTaskResumeAll>
}
 800351e:	bf00      	nop
 8003520:	3710      	adds	r7, #16
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	20000268 	.word	0x20000268
 800352c:	2000026c 	.word	0x2000026c
 8003530:	e000ed04 	.word	0xe000ed04

08003534 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003534:	b480      	push	{r7}
 8003536:	b085      	sub	sp, #20
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800353c:	4b0e      	ldr	r3, [pc, #56]	@ (8003578 <prvGetNextExpireTime+0x44>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d101      	bne.n	800354a <prvGetNextExpireTime+0x16>
 8003546:	2201      	movs	r2, #1
 8003548:	e000      	b.n	800354c <prvGetNextExpireTime+0x18>
 800354a:	2200      	movs	r2, #0
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d105      	bne.n	8003564 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003558:	4b07      	ldr	r3, [pc, #28]	@ (8003578 <prvGetNextExpireTime+0x44>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	60fb      	str	r3, [r7, #12]
 8003562:	e001      	b.n	8003568 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003564:	2300      	movs	r3, #0
 8003566:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003568:	68fb      	ldr	r3, [r7, #12]
}
 800356a:	4618      	mov	r0, r3
 800356c:	3714      	adds	r7, #20
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr
 8003576:	bf00      	nop
 8003578:	20000264 	.word	0x20000264

0800357c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003584:	f7ff fa72 	bl	8002a6c <xTaskGetTickCount>
 8003588:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800358a:	4b0b      	ldr	r3, [pc, #44]	@ (80035b8 <prvSampleTimeNow+0x3c>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	68fa      	ldr	r2, [r7, #12]
 8003590:	429a      	cmp	r2, r3
 8003592:	d205      	bcs.n	80035a0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003594:	f000 f91e 	bl	80037d4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	601a      	str	r2, [r3, #0]
 800359e:	e002      	b.n	80035a6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80035a6:	4a04      	ldr	r2, [pc, #16]	@ (80035b8 <prvSampleTimeNow+0x3c>)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80035ac:	68fb      	ldr	r3, [r7, #12]
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3710      	adds	r7, #16
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	20000274 	.word	0x20000274

080035bc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b086      	sub	sp, #24
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	60b9      	str	r1, [r7, #8]
 80035c6:	607a      	str	r2, [r7, #4]
 80035c8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80035ca:	2300      	movs	r3, #0
 80035cc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	68ba      	ldr	r2, [r7, #8]
 80035d2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	68fa      	ldr	r2, [r7, #12]
 80035d8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80035da:	68ba      	ldr	r2, [r7, #8]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d812      	bhi.n	8003608 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	1ad2      	subs	r2, r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	699b      	ldr	r3, [r3, #24]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d302      	bcc.n	80035f6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80035f0:	2301      	movs	r3, #1
 80035f2:	617b      	str	r3, [r7, #20]
 80035f4:	e01b      	b.n	800362e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80035f6:	4b10      	ldr	r3, [pc, #64]	@ (8003638 <prvInsertTimerInActiveList+0x7c>)
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	3304      	adds	r3, #4
 80035fe:	4619      	mov	r1, r3
 8003600:	4610      	mov	r0, r2
 8003602:	f7fe fa9a 	bl	8001b3a <vListInsert>
 8003606:	e012      	b.n	800362e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	429a      	cmp	r2, r3
 800360e:	d206      	bcs.n	800361e <prvInsertTimerInActiveList+0x62>
 8003610:	68ba      	ldr	r2, [r7, #8]
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	429a      	cmp	r2, r3
 8003616:	d302      	bcc.n	800361e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003618:	2301      	movs	r3, #1
 800361a:	617b      	str	r3, [r7, #20]
 800361c:	e007      	b.n	800362e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800361e:	4b07      	ldr	r3, [pc, #28]	@ (800363c <prvInsertTimerInActiveList+0x80>)
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	3304      	adds	r3, #4
 8003626:	4619      	mov	r1, r3
 8003628:	4610      	mov	r0, r2
 800362a:	f7fe fa86 	bl	8001b3a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800362e:	697b      	ldr	r3, [r7, #20]
}
 8003630:	4618      	mov	r0, r3
 8003632:	3718      	adds	r7, #24
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}
 8003638:	20000268 	.word	0x20000268
 800363c:	20000264 	.word	0x20000264

08003640 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b08c      	sub	sp, #48	@ 0x30
 8003644:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003646:	e0b2      	b.n	80037ae <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	2b00      	cmp	r3, #0
 800364c:	f2c0 80af 	blt.w	80037ae <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003656:	695b      	ldr	r3, [r3, #20]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d004      	beq.n	8003666 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800365c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800365e:	3304      	adds	r3, #4
 8003660:	4618      	mov	r0, r3
 8003662:	f7fe faa3 	bl	8001bac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003666:	1d3b      	adds	r3, r7, #4
 8003668:	4618      	mov	r0, r3
 800366a:	f7ff ff87 	bl	800357c <prvSampleTimeNow>
 800366e:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	2b09      	cmp	r3, #9
 8003674:	f200 8098 	bhi.w	80037a8 <prvProcessReceivedCommands+0x168>
 8003678:	a201      	add	r2, pc, #4	@ (adr r2, 8003680 <prvProcessReceivedCommands+0x40>)
 800367a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800367e:	bf00      	nop
 8003680:	080036a9 	.word	0x080036a9
 8003684:	080036a9 	.word	0x080036a9
 8003688:	080036a9 	.word	0x080036a9
 800368c:	0800371f 	.word	0x0800371f
 8003690:	08003733 	.word	0x08003733
 8003694:	0800377f 	.word	0x0800377f
 8003698:	080036a9 	.word	0x080036a9
 800369c:	080036a9 	.word	0x080036a9
 80036a0:	0800371f 	.word	0x0800371f
 80036a4:	08003733 	.word	0x08003733
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80036a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036aa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80036ae:	f043 0301 	orr.w	r3, r3, #1
 80036b2:	b2da      	uxtb	r2, r3
 80036b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80036ba:	68fa      	ldr	r2, [r7, #12]
 80036bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036be:	699b      	ldr	r3, [r3, #24]
 80036c0:	18d1      	adds	r1, r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	6a3a      	ldr	r2, [r7, #32]
 80036c6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80036c8:	f7ff ff78 	bl	80035bc <prvInsertTimerInActiveList>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d06c      	beq.n	80037ac <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80036d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d4:	6a1b      	ldr	r3, [r3, #32]
 80036d6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80036d8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80036da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036dc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80036e0:	f003 0304 	and.w	r3, r3, #4
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d061      	beq.n	80037ac <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80036e8:	68fa      	ldr	r2, [r7, #12]
 80036ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	441a      	add	r2, r3
 80036f0:	2300      	movs	r3, #0
 80036f2:	9300      	str	r3, [sp, #0]
 80036f4:	2300      	movs	r3, #0
 80036f6:	2100      	movs	r1, #0
 80036f8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80036fa:	f7ff fe1d 	bl	8003338 <xTimerGenericCommand>
 80036fe:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d152      	bne.n	80037ac <prvProcessReceivedCommands+0x16c>
	__asm volatile
 8003706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800370a:	f383 8811 	msr	BASEPRI, r3
 800370e:	f3bf 8f6f 	isb	sy
 8003712:	f3bf 8f4f 	dsb	sy
 8003716:	61bb      	str	r3, [r7, #24]
}
 8003718:	bf00      	nop
 800371a:	bf00      	nop
 800371c:	e7fd      	b.n	800371a <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800371e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003720:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003724:	f023 0301 	bic.w	r3, r3, #1
 8003728:	b2da      	uxtb	r2, r3
 800372a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800372c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 8003730:	e03d      	b.n	80037ae <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003734:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003738:	f043 0301 	orr.w	r3, r3, #1
 800373c:	b2da      	uxtb	r2, r3
 800373e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003740:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003744:	68fa      	ldr	r2, [r7, #12]
 8003746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003748:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800374a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800374c:	699b      	ldr	r3, [r3, #24]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d10b      	bne.n	800376a <prvProcessReceivedCommands+0x12a>
	__asm volatile
 8003752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003756:	f383 8811 	msr	BASEPRI, r3
 800375a:	f3bf 8f6f 	isb	sy
 800375e:	f3bf 8f4f 	dsb	sy
 8003762:	617b      	str	r3, [r7, #20]
}
 8003764:	bf00      	nop
 8003766:	bf00      	nop
 8003768:	e7fd      	b.n	8003766 <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800376a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800376c:	699a      	ldr	r2, [r3, #24]
 800376e:	6a3b      	ldr	r3, [r7, #32]
 8003770:	18d1      	adds	r1, r2, r3
 8003772:	6a3b      	ldr	r3, [r7, #32]
 8003774:	6a3a      	ldr	r2, [r7, #32]
 8003776:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003778:	f7ff ff20 	bl	80035bc <prvInsertTimerInActiveList>
					break;
 800377c:	e017      	b.n	80037ae <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800377e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003780:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003784:	f003 0302 	and.w	r3, r3, #2
 8003788:	2b00      	cmp	r3, #0
 800378a:	d103      	bne.n	8003794 <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 800378c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800378e:	f000 fbdb 	bl	8003f48 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003792:	e00c      	b.n	80037ae <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003796:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800379a:	f023 0301 	bic.w	r3, r3, #1
 800379e:	b2da      	uxtb	r2, r3
 80037a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 80037a6:	e002      	b.n	80037ae <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 80037a8:	bf00      	nop
 80037aa:	e000      	b.n	80037ae <prvProcessReceivedCommands+0x16e>
					break;
 80037ac:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80037ae:	4b08      	ldr	r3, [pc, #32]	@ (80037d0 <prvProcessReceivedCommands+0x190>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f107 0108 	add.w	r1, r7, #8
 80037b6:	2200      	movs	r2, #0
 80037b8:	4618      	mov	r0, r3
 80037ba:	f7fe fc81 	bl	80020c0 <xQueueReceive>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	f47f af41 	bne.w	8003648 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80037c6:	bf00      	nop
 80037c8:	bf00      	nop
 80037ca:	3728      	adds	r7, #40	@ 0x28
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	2000026c 	.word	0x2000026c

080037d4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b088      	sub	sp, #32
 80037d8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80037da:	e049      	b.n	8003870 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80037dc:	4b2e      	ldr	r3, [pc, #184]	@ (8003898 <prvSwitchTimerLists+0xc4>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037e6:	4b2c      	ldr	r3, [pc, #176]	@ (8003898 <prvSwitchTimerLists+0xc4>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	3304      	adds	r3, #4
 80037f4:	4618      	mov	r0, r3
 80037f6:	f7fe f9d9 	bl	8001bac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	6a1b      	ldr	r3, [r3, #32]
 80037fe:	68f8      	ldr	r0, [r7, #12]
 8003800:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003808:	f003 0304 	and.w	r3, r3, #4
 800380c:	2b00      	cmp	r3, #0
 800380e:	d02f      	beq.n	8003870 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	699b      	ldr	r3, [r3, #24]
 8003814:	693a      	ldr	r2, [r7, #16]
 8003816:	4413      	add	r3, r2
 8003818:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800381a:	68ba      	ldr	r2, [r7, #8]
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	429a      	cmp	r2, r3
 8003820:	d90e      	bls.n	8003840 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	68ba      	ldr	r2, [r7, #8]
 8003826:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	68fa      	ldr	r2, [r7, #12]
 800382c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800382e:	4b1a      	ldr	r3, [pc, #104]	@ (8003898 <prvSwitchTimerLists+0xc4>)
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	3304      	adds	r3, #4
 8003836:	4619      	mov	r1, r3
 8003838:	4610      	mov	r0, r2
 800383a:	f7fe f97e 	bl	8001b3a <vListInsert>
 800383e:	e017      	b.n	8003870 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003840:	2300      	movs	r3, #0
 8003842:	9300      	str	r3, [sp, #0]
 8003844:	2300      	movs	r3, #0
 8003846:	693a      	ldr	r2, [r7, #16]
 8003848:	2100      	movs	r1, #0
 800384a:	68f8      	ldr	r0, [r7, #12]
 800384c:	f7ff fd74 	bl	8003338 <xTimerGenericCommand>
 8003850:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d10b      	bne.n	8003870 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8003858:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800385c:	f383 8811 	msr	BASEPRI, r3
 8003860:	f3bf 8f6f 	isb	sy
 8003864:	f3bf 8f4f 	dsb	sy
 8003868:	603b      	str	r3, [r7, #0]
}
 800386a:	bf00      	nop
 800386c:	bf00      	nop
 800386e:	e7fd      	b.n	800386c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003870:	4b09      	ldr	r3, [pc, #36]	@ (8003898 <prvSwitchTimerLists+0xc4>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1b0      	bne.n	80037dc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800387a:	4b07      	ldr	r3, [pc, #28]	@ (8003898 <prvSwitchTimerLists+0xc4>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8003880:	4b06      	ldr	r3, [pc, #24]	@ (800389c <prvSwitchTimerLists+0xc8>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a04      	ldr	r2, [pc, #16]	@ (8003898 <prvSwitchTimerLists+0xc4>)
 8003886:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003888:	4a04      	ldr	r2, [pc, #16]	@ (800389c <prvSwitchTimerLists+0xc8>)
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	6013      	str	r3, [r2, #0]
}
 800388e:	bf00      	nop
 8003890:	3718      	adds	r7, #24
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	20000264 	.word	0x20000264
 800389c:	20000268 	.word	0x20000268

080038a0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80038a4:	f000 f960 	bl	8003b68 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80038a8:	4b12      	ldr	r3, [pc, #72]	@ (80038f4 <prvCheckForValidListAndQueue+0x54>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d11d      	bne.n	80038ec <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 80038b0:	4811      	ldr	r0, [pc, #68]	@ (80038f8 <prvCheckForValidListAndQueue+0x58>)
 80038b2:	f7fe f8f1 	bl	8001a98 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80038b6:	4811      	ldr	r0, [pc, #68]	@ (80038fc <prvCheckForValidListAndQueue+0x5c>)
 80038b8:	f7fe f8ee 	bl	8001a98 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80038bc:	4b10      	ldr	r3, [pc, #64]	@ (8003900 <prvCheckForValidListAndQueue+0x60>)
 80038be:	4a0e      	ldr	r2, [pc, #56]	@ (80038f8 <prvCheckForValidListAndQueue+0x58>)
 80038c0:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80038c2:	4b10      	ldr	r3, [pc, #64]	@ (8003904 <prvCheckForValidListAndQueue+0x64>)
 80038c4:	4a0d      	ldr	r2, [pc, #52]	@ (80038fc <prvCheckForValidListAndQueue+0x5c>)
 80038c6:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80038c8:	2200      	movs	r2, #0
 80038ca:	210c      	movs	r1, #12
 80038cc:	200a      	movs	r0, #10
 80038ce:	f7fe fa01 	bl	8001cd4 <xQueueGenericCreate>
 80038d2:	4603      	mov	r3, r0
 80038d4:	4a07      	ldr	r2, [pc, #28]	@ (80038f4 <prvCheckForValidListAndQueue+0x54>)
 80038d6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80038d8:	4b06      	ldr	r3, [pc, #24]	@ (80038f4 <prvCheckForValidListAndQueue+0x54>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d005      	beq.n	80038ec <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80038e0:	4b04      	ldr	r3, [pc, #16]	@ (80038f4 <prvCheckForValidListAndQueue+0x54>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4908      	ldr	r1, [pc, #32]	@ (8003908 <prvCheckForValidListAndQueue+0x68>)
 80038e6:	4618      	mov	r0, r3
 80038e8:	f7fe fddc 	bl	80024a4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80038ec:	f000 f96e 	bl	8003bcc <vPortExitCritical>
}
 80038f0:	bf00      	nop
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	2000026c 	.word	0x2000026c
 80038f8:	2000023c 	.word	0x2000023c
 80038fc:	20000250 	.word	0x20000250
 8003900:	20000264 	.word	0x20000264
 8003904:	20000268 	.word	0x20000268
 8003908:	080043a8 	.word	0x080043a8

0800390c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800390c:	b480      	push	{r7}
 800390e:	b085      	sub	sp, #20
 8003910:	af00      	add	r7, sp, #0
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	60b9      	str	r1, [r7, #8]
 8003916:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	3b04      	subs	r3, #4
 800391c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003924:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	3b04      	subs	r3, #4
 800392a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	f023 0201 	bic.w	r2, r3, #1
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	3b04      	subs	r3, #4
 800393a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800393c:	4a0c      	ldr	r2, [pc, #48]	@ (8003970 <pxPortInitialiseStack+0x64>)
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	3b14      	subs	r3, #20
 8003946:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003948:	687a      	ldr	r2, [r7, #4]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	3b04      	subs	r3, #4
 8003952:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f06f 0202 	mvn.w	r2, #2
 800395a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	3b20      	subs	r3, #32
 8003960:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003962:	68fb      	ldr	r3, [r7, #12]
}
 8003964:	4618      	mov	r0, r3
 8003966:	3714      	adds	r7, #20
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr
 8003970:	08003975 	.word	0x08003975

08003974 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003974:	b480      	push	{r7}
 8003976:	b085      	sub	sp, #20
 8003978:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800397a:	2300      	movs	r3, #0
 800397c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800397e:	4b13      	ldr	r3, [pc, #76]	@ (80039cc <prvTaskExitError+0x58>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003986:	d00b      	beq.n	80039a0 <prvTaskExitError+0x2c>
	__asm volatile
 8003988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800398c:	f383 8811 	msr	BASEPRI, r3
 8003990:	f3bf 8f6f 	isb	sy
 8003994:	f3bf 8f4f 	dsb	sy
 8003998:	60fb      	str	r3, [r7, #12]
}
 800399a:	bf00      	nop
 800399c:	bf00      	nop
 800399e:	e7fd      	b.n	800399c <prvTaskExitError+0x28>
	__asm volatile
 80039a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039a4:	f383 8811 	msr	BASEPRI, r3
 80039a8:	f3bf 8f6f 	isb	sy
 80039ac:	f3bf 8f4f 	dsb	sy
 80039b0:	60bb      	str	r3, [r7, #8]
}
 80039b2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80039b4:	bf00      	nop
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d0fc      	beq.n	80039b6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80039bc:	bf00      	nop
 80039be:	bf00      	nop
 80039c0:	3714      	adds	r7, #20
 80039c2:	46bd      	mov	sp, r7
 80039c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c8:	4770      	bx	lr
 80039ca:	bf00      	nop
 80039cc:	2000000c 	.word	0x2000000c

080039d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80039d0:	4b07      	ldr	r3, [pc, #28]	@ (80039f0 <pxCurrentTCBConst2>)
 80039d2:	6819      	ldr	r1, [r3, #0]
 80039d4:	6808      	ldr	r0, [r1, #0]
 80039d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039da:	f380 8809 	msr	PSP, r0
 80039de:	f3bf 8f6f 	isb	sy
 80039e2:	f04f 0000 	mov.w	r0, #0
 80039e6:	f380 8811 	msr	BASEPRI, r0
 80039ea:	4770      	bx	lr
 80039ec:	f3af 8000 	nop.w

080039f0 <pxCurrentTCBConst2>:
 80039f0:	20000110 	.word	0x20000110
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80039f4:	bf00      	nop
 80039f6:	bf00      	nop

080039f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80039f8:	4808      	ldr	r0, [pc, #32]	@ (8003a1c <prvPortStartFirstTask+0x24>)
 80039fa:	6800      	ldr	r0, [r0, #0]
 80039fc:	6800      	ldr	r0, [r0, #0]
 80039fe:	f380 8808 	msr	MSP, r0
 8003a02:	f04f 0000 	mov.w	r0, #0
 8003a06:	f380 8814 	msr	CONTROL, r0
 8003a0a:	b662      	cpsie	i
 8003a0c:	b661      	cpsie	f
 8003a0e:	f3bf 8f4f 	dsb	sy
 8003a12:	f3bf 8f6f 	isb	sy
 8003a16:	df00      	svc	0
 8003a18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003a1a:	bf00      	nop
 8003a1c:	e000ed08 	.word	0xe000ed08

08003a20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003a26:	4b47      	ldr	r3, [pc, #284]	@ (8003b44 <xPortStartScheduler+0x124>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a47      	ldr	r2, [pc, #284]	@ (8003b48 <xPortStartScheduler+0x128>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d10b      	bne.n	8003a48 <xPortStartScheduler+0x28>
	__asm volatile
 8003a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a34:	f383 8811 	msr	BASEPRI, r3
 8003a38:	f3bf 8f6f 	isb	sy
 8003a3c:	f3bf 8f4f 	dsb	sy
 8003a40:	60fb      	str	r3, [r7, #12]
}
 8003a42:	bf00      	nop
 8003a44:	bf00      	nop
 8003a46:	e7fd      	b.n	8003a44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003a48:	4b3e      	ldr	r3, [pc, #248]	@ (8003b44 <xPortStartScheduler+0x124>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a3f      	ldr	r2, [pc, #252]	@ (8003b4c <xPortStartScheduler+0x12c>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d10b      	bne.n	8003a6a <xPortStartScheduler+0x4a>
	__asm volatile
 8003a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a56:	f383 8811 	msr	BASEPRI, r3
 8003a5a:	f3bf 8f6f 	isb	sy
 8003a5e:	f3bf 8f4f 	dsb	sy
 8003a62:	613b      	str	r3, [r7, #16]
}
 8003a64:	bf00      	nop
 8003a66:	bf00      	nop
 8003a68:	e7fd      	b.n	8003a66 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003a6a:	4b39      	ldr	r3, [pc, #228]	@ (8003b50 <xPortStartScheduler+0x130>)
 8003a6c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	781b      	ldrb	r3, [r3, #0]
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	22ff      	movs	r2, #255	@ 0xff
 8003a7a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003a84:	78fb      	ldrb	r3, [r7, #3]
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003a8c:	b2da      	uxtb	r2, r3
 8003a8e:	4b31      	ldr	r3, [pc, #196]	@ (8003b54 <xPortStartScheduler+0x134>)
 8003a90:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003a92:	4b31      	ldr	r3, [pc, #196]	@ (8003b58 <xPortStartScheduler+0x138>)
 8003a94:	2207      	movs	r2, #7
 8003a96:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003a98:	e009      	b.n	8003aae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8003a9a:	4b2f      	ldr	r3, [pc, #188]	@ (8003b58 <xPortStartScheduler+0x138>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	3b01      	subs	r3, #1
 8003aa0:	4a2d      	ldr	r2, [pc, #180]	@ (8003b58 <xPortStartScheduler+0x138>)
 8003aa2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003aa4:	78fb      	ldrb	r3, [r7, #3]
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	005b      	lsls	r3, r3, #1
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003aae:	78fb      	ldrb	r3, [r7, #3]
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ab6:	2b80      	cmp	r3, #128	@ 0x80
 8003ab8:	d0ef      	beq.n	8003a9a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003aba:	4b27      	ldr	r3, [pc, #156]	@ (8003b58 <xPortStartScheduler+0x138>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f1c3 0307 	rsb	r3, r3, #7
 8003ac2:	2b04      	cmp	r3, #4
 8003ac4:	d00b      	beq.n	8003ade <xPortStartScheduler+0xbe>
	__asm volatile
 8003ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003aca:	f383 8811 	msr	BASEPRI, r3
 8003ace:	f3bf 8f6f 	isb	sy
 8003ad2:	f3bf 8f4f 	dsb	sy
 8003ad6:	60bb      	str	r3, [r7, #8]
}
 8003ad8:	bf00      	nop
 8003ada:	bf00      	nop
 8003adc:	e7fd      	b.n	8003ada <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003ade:	4b1e      	ldr	r3, [pc, #120]	@ (8003b58 <xPortStartScheduler+0x138>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	021b      	lsls	r3, r3, #8
 8003ae4:	4a1c      	ldr	r2, [pc, #112]	@ (8003b58 <xPortStartScheduler+0x138>)
 8003ae6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003ae8:	4b1b      	ldr	r3, [pc, #108]	@ (8003b58 <xPortStartScheduler+0x138>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003af0:	4a19      	ldr	r2, [pc, #100]	@ (8003b58 <xPortStartScheduler+0x138>)
 8003af2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	b2da      	uxtb	r2, r3
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003afc:	4b17      	ldr	r3, [pc, #92]	@ (8003b5c <xPortStartScheduler+0x13c>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a16      	ldr	r2, [pc, #88]	@ (8003b5c <xPortStartScheduler+0x13c>)
 8003b02:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003b06:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003b08:	4b14      	ldr	r3, [pc, #80]	@ (8003b5c <xPortStartScheduler+0x13c>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a13      	ldr	r2, [pc, #76]	@ (8003b5c <xPortStartScheduler+0x13c>)
 8003b0e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003b12:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003b14:	f000 f8da 	bl	8003ccc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003b18:	4b11      	ldr	r3, [pc, #68]	@ (8003b60 <xPortStartScheduler+0x140>)
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003b1e:	f000 f8f9 	bl	8003d14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003b22:	4b10      	ldr	r3, [pc, #64]	@ (8003b64 <xPortStartScheduler+0x144>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a0f      	ldr	r2, [pc, #60]	@ (8003b64 <xPortStartScheduler+0x144>)
 8003b28:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8003b2c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003b2e:	f7ff ff63 	bl	80039f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003b32:	f7ff f865 	bl	8002c00 <vTaskSwitchContext>
	prvTaskExitError();
 8003b36:	f7ff ff1d 	bl	8003974 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003b3a:	2300      	movs	r3, #0
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3718      	adds	r7, #24
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	e000ed00 	.word	0xe000ed00
 8003b48:	410fc271 	.word	0x410fc271
 8003b4c:	410fc270 	.word	0x410fc270
 8003b50:	e000e400 	.word	0xe000e400
 8003b54:	20000278 	.word	0x20000278
 8003b58:	2000027c 	.word	0x2000027c
 8003b5c:	e000ed20 	.word	0xe000ed20
 8003b60:	2000000c 	.word	0x2000000c
 8003b64:	e000ef34 	.word	0xe000ef34

08003b68 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
	__asm volatile
 8003b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b72:	f383 8811 	msr	BASEPRI, r3
 8003b76:	f3bf 8f6f 	isb	sy
 8003b7a:	f3bf 8f4f 	dsb	sy
 8003b7e:	607b      	str	r3, [r7, #4]
}
 8003b80:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003b82:	4b10      	ldr	r3, [pc, #64]	@ (8003bc4 <vPortEnterCritical+0x5c>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	3301      	adds	r3, #1
 8003b88:	4a0e      	ldr	r2, [pc, #56]	@ (8003bc4 <vPortEnterCritical+0x5c>)
 8003b8a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003b8c:	4b0d      	ldr	r3, [pc, #52]	@ (8003bc4 <vPortEnterCritical+0x5c>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d110      	bne.n	8003bb6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003b94:	4b0c      	ldr	r3, [pc, #48]	@ (8003bc8 <vPortEnterCritical+0x60>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d00b      	beq.n	8003bb6 <vPortEnterCritical+0x4e>
	__asm volatile
 8003b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ba2:	f383 8811 	msr	BASEPRI, r3
 8003ba6:	f3bf 8f6f 	isb	sy
 8003baa:	f3bf 8f4f 	dsb	sy
 8003bae:	603b      	str	r3, [r7, #0]
}
 8003bb0:	bf00      	nop
 8003bb2:	bf00      	nop
 8003bb4:	e7fd      	b.n	8003bb2 <vPortEnterCritical+0x4a>
	}
}
 8003bb6:	bf00      	nop
 8003bb8:	370c      	adds	r7, #12
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr
 8003bc2:	bf00      	nop
 8003bc4:	2000000c 	.word	0x2000000c
 8003bc8:	e000ed04 	.word	0xe000ed04

08003bcc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003bd2:	4b12      	ldr	r3, [pc, #72]	@ (8003c1c <vPortExitCritical+0x50>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d10b      	bne.n	8003bf2 <vPortExitCritical+0x26>
	__asm volatile
 8003bda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bde:	f383 8811 	msr	BASEPRI, r3
 8003be2:	f3bf 8f6f 	isb	sy
 8003be6:	f3bf 8f4f 	dsb	sy
 8003bea:	607b      	str	r3, [r7, #4]
}
 8003bec:	bf00      	nop
 8003bee:	bf00      	nop
 8003bf0:	e7fd      	b.n	8003bee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003bf2:	4b0a      	ldr	r3, [pc, #40]	@ (8003c1c <vPortExitCritical+0x50>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	3b01      	subs	r3, #1
 8003bf8:	4a08      	ldr	r2, [pc, #32]	@ (8003c1c <vPortExitCritical+0x50>)
 8003bfa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003bfc:	4b07      	ldr	r3, [pc, #28]	@ (8003c1c <vPortExitCritical+0x50>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d105      	bne.n	8003c10 <vPortExitCritical+0x44>
 8003c04:	2300      	movs	r3, #0
 8003c06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	f383 8811 	msr	BASEPRI, r3
}
 8003c0e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003c10:	bf00      	nop
 8003c12:	370c      	adds	r7, #12
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr
 8003c1c:	2000000c 	.word	0x2000000c

08003c20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003c20:	f3ef 8009 	mrs	r0, PSP
 8003c24:	f3bf 8f6f 	isb	sy
 8003c28:	4b15      	ldr	r3, [pc, #84]	@ (8003c80 <pxCurrentTCBConst>)
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	f01e 0f10 	tst.w	lr, #16
 8003c30:	bf08      	it	eq
 8003c32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003c36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c3a:	6010      	str	r0, [r2, #0]
 8003c3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003c40:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003c44:	f380 8811 	msr	BASEPRI, r0
 8003c48:	f3bf 8f4f 	dsb	sy
 8003c4c:	f3bf 8f6f 	isb	sy
 8003c50:	f7fe ffd6 	bl	8002c00 <vTaskSwitchContext>
 8003c54:	f04f 0000 	mov.w	r0, #0
 8003c58:	f380 8811 	msr	BASEPRI, r0
 8003c5c:	bc09      	pop	{r0, r3}
 8003c5e:	6819      	ldr	r1, [r3, #0]
 8003c60:	6808      	ldr	r0, [r1, #0]
 8003c62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c66:	f01e 0f10 	tst.w	lr, #16
 8003c6a:	bf08      	it	eq
 8003c6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003c70:	f380 8809 	msr	PSP, r0
 8003c74:	f3bf 8f6f 	isb	sy
 8003c78:	4770      	bx	lr
 8003c7a:	bf00      	nop
 8003c7c:	f3af 8000 	nop.w

08003c80 <pxCurrentTCBConst>:
 8003c80:	20000110 	.word	0x20000110
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003c84:	bf00      	nop
 8003c86:	bf00      	nop

08003c88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
	__asm volatile
 8003c8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c92:	f383 8811 	msr	BASEPRI, r3
 8003c96:	f3bf 8f6f 	isb	sy
 8003c9a:	f3bf 8f4f 	dsb	sy
 8003c9e:	607b      	str	r3, [r7, #4]
}
 8003ca0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003ca2:	f7fe fef3 	bl	8002a8c <xTaskIncrementTick>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d003      	beq.n	8003cb4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003cac:	4b06      	ldr	r3, [pc, #24]	@ (8003cc8 <SysTick_Handler+0x40>)
 8003cae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cb2:	601a      	str	r2, [r3, #0]
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	f383 8811 	msr	BASEPRI, r3
}
 8003cbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003cc0:	bf00      	nop
 8003cc2:	3708      	adds	r7, #8
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	e000ed04 	.word	0xe000ed04

08003ccc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003ccc:	b480      	push	{r7}
 8003cce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8003d00 <vPortSetupTimerInterrupt+0x34>)
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8003d04 <vPortSetupTimerInterrupt+0x38>)
 8003cd8:	2200      	movs	r2, #0
 8003cda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8003d08 <vPortSetupTimerInterrupt+0x3c>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a0a      	ldr	r2, [pc, #40]	@ (8003d0c <vPortSetupTimerInterrupt+0x40>)
 8003ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce6:	099b      	lsrs	r3, r3, #6
 8003ce8:	4a09      	ldr	r2, [pc, #36]	@ (8003d10 <vPortSetupTimerInterrupt+0x44>)
 8003cea:	3b01      	subs	r3, #1
 8003cec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003cee:	4b04      	ldr	r3, [pc, #16]	@ (8003d00 <vPortSetupTimerInterrupt+0x34>)
 8003cf0:	2207      	movs	r2, #7
 8003cf2:	601a      	str	r2, [r3, #0]
}
 8003cf4:	bf00      	nop
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop
 8003d00:	e000e010 	.word	0xe000e010
 8003d04:	e000e018 	.word	0xe000e018
 8003d08:	20000000 	.word	0x20000000
 8003d0c:	10624dd3 	.word	0x10624dd3
 8003d10:	e000e014 	.word	0xe000e014

08003d14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003d14:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003d24 <vPortEnableVFP+0x10>
 8003d18:	6801      	ldr	r1, [r0, #0]
 8003d1a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003d1e:	6001      	str	r1, [r0, #0]
 8003d20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003d22:	bf00      	nop
 8003d24:	e000ed88 	.word	0xe000ed88

08003d28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003d28:	b480      	push	{r7}
 8003d2a:	b085      	sub	sp, #20
 8003d2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003d2e:	f3ef 8305 	mrs	r3, IPSR
 8003d32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2b0f      	cmp	r3, #15
 8003d38:	d915      	bls.n	8003d66 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003d3a:	4a18      	ldr	r2, [pc, #96]	@ (8003d9c <vPortValidateInterruptPriority+0x74>)
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	4413      	add	r3, r2
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003d44:	4b16      	ldr	r3, [pc, #88]	@ (8003da0 <vPortValidateInterruptPriority+0x78>)
 8003d46:	781b      	ldrb	r3, [r3, #0]
 8003d48:	7afa      	ldrb	r2, [r7, #11]
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d20b      	bcs.n	8003d66 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8003d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d52:	f383 8811 	msr	BASEPRI, r3
 8003d56:	f3bf 8f6f 	isb	sy
 8003d5a:	f3bf 8f4f 	dsb	sy
 8003d5e:	607b      	str	r3, [r7, #4]
}
 8003d60:	bf00      	nop
 8003d62:	bf00      	nop
 8003d64:	e7fd      	b.n	8003d62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003d66:	4b0f      	ldr	r3, [pc, #60]	@ (8003da4 <vPortValidateInterruptPriority+0x7c>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003d6e:	4b0e      	ldr	r3, [pc, #56]	@ (8003da8 <vPortValidateInterruptPriority+0x80>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d90b      	bls.n	8003d8e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8003d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d7a:	f383 8811 	msr	BASEPRI, r3
 8003d7e:	f3bf 8f6f 	isb	sy
 8003d82:	f3bf 8f4f 	dsb	sy
 8003d86:	603b      	str	r3, [r7, #0]
}
 8003d88:	bf00      	nop
 8003d8a:	bf00      	nop
 8003d8c:	e7fd      	b.n	8003d8a <vPortValidateInterruptPriority+0x62>
	}
 8003d8e:	bf00      	nop
 8003d90:	3714      	adds	r7, #20
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
 8003d9a:	bf00      	nop
 8003d9c:	e000e3f0 	.word	0xe000e3f0
 8003da0:	20000278 	.word	0x20000278
 8003da4:	e000ed0c 	.word	0xe000ed0c
 8003da8:	2000027c 	.word	0x2000027c

08003dac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b08a      	sub	sp, #40	@ 0x28
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003db4:	2300      	movs	r3, #0
 8003db6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003db8:	f7fe fdac 	bl	8002914 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003dbc:	4b5c      	ldr	r3, [pc, #368]	@ (8003f30 <pvPortMalloc+0x184>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d101      	bne.n	8003dc8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003dc4:	f000 f924 	bl	8004010 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003dc8:	4b5a      	ldr	r3, [pc, #360]	@ (8003f34 <pvPortMalloc+0x188>)
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	4013      	ands	r3, r2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	f040 8095 	bne.w	8003f00 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d01e      	beq.n	8003e1a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8003ddc:	2208      	movs	r2, #8
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	4413      	add	r3, r2
 8003de2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f003 0307 	and.w	r3, r3, #7
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d015      	beq.n	8003e1a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f023 0307 	bic.w	r3, r3, #7
 8003df4:	3308      	adds	r3, #8
 8003df6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f003 0307 	and.w	r3, r3, #7
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d00b      	beq.n	8003e1a <pvPortMalloc+0x6e>
	__asm volatile
 8003e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e06:	f383 8811 	msr	BASEPRI, r3
 8003e0a:	f3bf 8f6f 	isb	sy
 8003e0e:	f3bf 8f4f 	dsb	sy
 8003e12:	617b      	str	r3, [r7, #20]
}
 8003e14:	bf00      	nop
 8003e16:	bf00      	nop
 8003e18:	e7fd      	b.n	8003e16 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d06f      	beq.n	8003f00 <pvPortMalloc+0x154>
 8003e20:	4b45      	ldr	r3, [pc, #276]	@ (8003f38 <pvPortMalloc+0x18c>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	687a      	ldr	r2, [r7, #4]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d86a      	bhi.n	8003f00 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003e2a:	4b44      	ldr	r3, [pc, #272]	@ (8003f3c <pvPortMalloc+0x190>)
 8003e2c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003e2e:	4b43      	ldr	r3, [pc, #268]	@ (8003f3c <pvPortMalloc+0x190>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003e34:	e004      	b.n	8003e40 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8003e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e38:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d903      	bls.n	8003e52 <pvPortMalloc+0xa6>
 8003e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d1f1      	bne.n	8003e36 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003e52:	4b37      	ldr	r3, [pc, #220]	@ (8003f30 <pvPortMalloc+0x184>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d051      	beq.n	8003f00 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003e5c:	6a3b      	ldr	r3, [r7, #32]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2208      	movs	r2, #8
 8003e62:	4413      	add	r3, r2
 8003e64:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	6a3b      	ldr	r3, [r7, #32]
 8003e6c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e70:	685a      	ldr	r2, [r3, #4]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	1ad2      	subs	r2, r2, r3
 8003e76:	2308      	movs	r3, #8
 8003e78:	005b      	lsls	r3, r3, #1
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d920      	bls.n	8003ec0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003e7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	4413      	add	r3, r2
 8003e84:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	f003 0307 	and.w	r3, r3, #7
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d00b      	beq.n	8003ea8 <pvPortMalloc+0xfc>
	__asm volatile
 8003e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e94:	f383 8811 	msr	BASEPRI, r3
 8003e98:	f3bf 8f6f 	isb	sy
 8003e9c:	f3bf 8f4f 	dsb	sy
 8003ea0:	613b      	str	r3, [r7, #16]
}
 8003ea2:	bf00      	nop
 8003ea4:	bf00      	nop
 8003ea6:	e7fd      	b.n	8003ea4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eaa:	685a      	ldr	r2, [r3, #4]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	1ad2      	subs	r2, r2, r3
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003eba:	69b8      	ldr	r0, [r7, #24]
 8003ebc:	f000 f90a 	bl	80040d4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003ec0:	4b1d      	ldr	r3, [pc, #116]	@ (8003f38 <pvPortMalloc+0x18c>)
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	4a1b      	ldr	r2, [pc, #108]	@ (8003f38 <pvPortMalloc+0x18c>)
 8003ecc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003ece:	4b1a      	ldr	r3, [pc, #104]	@ (8003f38 <pvPortMalloc+0x18c>)
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	4b1b      	ldr	r3, [pc, #108]	@ (8003f40 <pvPortMalloc+0x194>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d203      	bcs.n	8003ee2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003eda:	4b17      	ldr	r3, [pc, #92]	@ (8003f38 <pvPortMalloc+0x18c>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a18      	ldr	r2, [pc, #96]	@ (8003f40 <pvPortMalloc+0x194>)
 8003ee0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee4:	685a      	ldr	r2, [r3, #4]
 8003ee6:	4b13      	ldr	r3, [pc, #76]	@ (8003f34 <pvPortMalloc+0x188>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	431a      	orrs	r2, r3
 8003eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8003ef6:	4b13      	ldr	r3, [pc, #76]	@ (8003f44 <pvPortMalloc+0x198>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	3301      	adds	r3, #1
 8003efc:	4a11      	ldr	r2, [pc, #68]	@ (8003f44 <pvPortMalloc+0x198>)
 8003efe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003f00:	f7fe fd16 	bl	8002930 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	f003 0307 	and.w	r3, r3, #7
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00b      	beq.n	8003f26 <pvPortMalloc+0x17a>
	__asm volatile
 8003f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f12:	f383 8811 	msr	BASEPRI, r3
 8003f16:	f3bf 8f6f 	isb	sy
 8003f1a:	f3bf 8f4f 	dsb	sy
 8003f1e:	60fb      	str	r3, [r7, #12]
}
 8003f20:	bf00      	nop
 8003f22:	bf00      	nop
 8003f24:	e7fd      	b.n	8003f22 <pvPortMalloc+0x176>
	return pvReturn;
 8003f26:	69fb      	ldr	r3, [r7, #28]
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3728      	adds	r7, #40	@ 0x28
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	20003288 	.word	0x20003288
 8003f34:	2000329c 	.word	0x2000329c
 8003f38:	2000328c 	.word	0x2000328c
 8003f3c:	20003280 	.word	0x20003280
 8003f40:	20003290 	.word	0x20003290
 8003f44:	20003294 	.word	0x20003294

08003f48 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b086      	sub	sp, #24
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d04f      	beq.n	8003ffa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003f5a:	2308      	movs	r3, #8
 8003f5c:	425b      	negs	r3, r3
 8003f5e:	697a      	ldr	r2, [r7, #20]
 8003f60:	4413      	add	r3, r2
 8003f62:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	685a      	ldr	r2, [r3, #4]
 8003f6c:	4b25      	ldr	r3, [pc, #148]	@ (8004004 <vPortFree+0xbc>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4013      	ands	r3, r2
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d10b      	bne.n	8003f8e <vPortFree+0x46>
	__asm volatile
 8003f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f7a:	f383 8811 	msr	BASEPRI, r3
 8003f7e:	f3bf 8f6f 	isb	sy
 8003f82:	f3bf 8f4f 	dsb	sy
 8003f86:	60fb      	str	r3, [r7, #12]
}
 8003f88:	bf00      	nop
 8003f8a:	bf00      	nop
 8003f8c:	e7fd      	b.n	8003f8a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d00b      	beq.n	8003fae <vPortFree+0x66>
	__asm volatile
 8003f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f9a:	f383 8811 	msr	BASEPRI, r3
 8003f9e:	f3bf 8f6f 	isb	sy
 8003fa2:	f3bf 8f4f 	dsb	sy
 8003fa6:	60bb      	str	r3, [r7, #8]
}
 8003fa8:	bf00      	nop
 8003faa:	bf00      	nop
 8003fac:	e7fd      	b.n	8003faa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	685a      	ldr	r2, [r3, #4]
 8003fb2:	4b14      	ldr	r3, [pc, #80]	@ (8004004 <vPortFree+0xbc>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d01e      	beq.n	8003ffa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d11a      	bne.n	8003ffa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	685a      	ldr	r2, [r3, #4]
 8003fc8:	4b0e      	ldr	r3, [pc, #56]	@ (8004004 <vPortFree+0xbc>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	43db      	mvns	r3, r3
 8003fce:	401a      	ands	r2, r3
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003fd4:	f7fe fc9e 	bl	8002914 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	685a      	ldr	r2, [r3, #4]
 8003fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8004008 <vPortFree+0xc0>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4413      	add	r3, r2
 8003fe2:	4a09      	ldr	r2, [pc, #36]	@ (8004008 <vPortFree+0xc0>)
 8003fe4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003fe6:	6938      	ldr	r0, [r7, #16]
 8003fe8:	f000 f874 	bl	80040d4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003fec:	4b07      	ldr	r3, [pc, #28]	@ (800400c <vPortFree+0xc4>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	3301      	adds	r3, #1
 8003ff2:	4a06      	ldr	r2, [pc, #24]	@ (800400c <vPortFree+0xc4>)
 8003ff4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8003ff6:	f7fe fc9b 	bl	8002930 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003ffa:	bf00      	nop
 8003ffc:	3718      	adds	r7, #24
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	2000329c 	.word	0x2000329c
 8004008:	2000328c 	.word	0x2000328c
 800400c:	20003298 	.word	0x20003298

08004010 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004010:	b480      	push	{r7}
 8004012:	b085      	sub	sp, #20
 8004014:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004016:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800401a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800401c:	4b27      	ldr	r3, [pc, #156]	@ (80040bc <prvHeapInit+0xac>)
 800401e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f003 0307 	and.w	r3, r3, #7
 8004026:	2b00      	cmp	r3, #0
 8004028:	d00c      	beq.n	8004044 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	3307      	adds	r3, #7
 800402e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f023 0307 	bic.w	r3, r3, #7
 8004036:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004038:	68ba      	ldr	r2, [r7, #8]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	4a1f      	ldr	r2, [pc, #124]	@ (80040bc <prvHeapInit+0xac>)
 8004040:	4413      	add	r3, r2
 8004042:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004048:	4a1d      	ldr	r2, [pc, #116]	@ (80040c0 <prvHeapInit+0xb0>)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800404e:	4b1c      	ldr	r3, [pc, #112]	@ (80040c0 <prvHeapInit+0xb0>)
 8004050:	2200      	movs	r2, #0
 8004052:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	68ba      	ldr	r2, [r7, #8]
 8004058:	4413      	add	r3, r2
 800405a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800405c:	2208      	movs	r2, #8
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	1a9b      	subs	r3, r3, r2
 8004062:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f023 0307 	bic.w	r3, r3, #7
 800406a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	4a15      	ldr	r2, [pc, #84]	@ (80040c4 <prvHeapInit+0xb4>)
 8004070:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004072:	4b14      	ldr	r3, [pc, #80]	@ (80040c4 <prvHeapInit+0xb4>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2200      	movs	r2, #0
 8004078:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800407a:	4b12      	ldr	r3, [pc, #72]	@ (80040c4 <prvHeapInit+0xb4>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	2200      	movs	r2, #0
 8004080:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	68fa      	ldr	r2, [r7, #12]
 800408a:	1ad2      	subs	r2, r2, r3
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004090:	4b0c      	ldr	r3, [pc, #48]	@ (80040c4 <prvHeapInit+0xb4>)
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	4a0a      	ldr	r2, [pc, #40]	@ (80040c8 <prvHeapInit+0xb8>)
 800409e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	4a09      	ldr	r2, [pc, #36]	@ (80040cc <prvHeapInit+0xbc>)
 80040a6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80040a8:	4b09      	ldr	r3, [pc, #36]	@ (80040d0 <prvHeapInit+0xc0>)
 80040aa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80040ae:	601a      	str	r2, [r3, #0]
}
 80040b0:	bf00      	nop
 80040b2:	3714      	adds	r7, #20
 80040b4:	46bd      	mov	sp, r7
 80040b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ba:	4770      	bx	lr
 80040bc:	20000280 	.word	0x20000280
 80040c0:	20003280 	.word	0x20003280
 80040c4:	20003288 	.word	0x20003288
 80040c8:	20003290 	.word	0x20003290
 80040cc:	2000328c 	.word	0x2000328c
 80040d0:	2000329c 	.word	0x2000329c

080040d4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80040d4:	b480      	push	{r7}
 80040d6:	b085      	sub	sp, #20
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80040dc:	4b28      	ldr	r3, [pc, #160]	@ (8004180 <prvInsertBlockIntoFreeList+0xac>)
 80040de:	60fb      	str	r3, [r7, #12]
 80040e0:	e002      	b.n	80040e8 <prvInsertBlockIntoFreeList+0x14>
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	60fb      	str	r3, [r7, #12]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d8f7      	bhi.n	80040e2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	68ba      	ldr	r2, [r7, #8]
 80040fc:	4413      	add	r3, r2
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	429a      	cmp	r2, r3
 8004102:	d108      	bne.n	8004116 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	685a      	ldr	r2, [r3, #4]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	441a      	add	r2, r3
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	68ba      	ldr	r2, [r7, #8]
 8004120:	441a      	add	r2, r3
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	429a      	cmp	r2, r3
 8004128:	d118      	bne.n	800415c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	4b15      	ldr	r3, [pc, #84]	@ (8004184 <prvInsertBlockIntoFreeList+0xb0>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	429a      	cmp	r2, r3
 8004134:	d00d      	beq.n	8004152 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	685a      	ldr	r2, [r3, #4]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	441a      	add	r2, r3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	601a      	str	r2, [r3, #0]
 8004150:	e008      	b.n	8004164 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004152:	4b0c      	ldr	r3, [pc, #48]	@ (8004184 <prvInsertBlockIntoFreeList+0xb0>)
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	601a      	str	r2, [r3, #0]
 800415a:	e003      	b.n	8004164 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004164:	68fa      	ldr	r2, [r7, #12]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	429a      	cmp	r2, r3
 800416a:	d002      	beq.n	8004172 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	687a      	ldr	r2, [r7, #4]
 8004170:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004172:	bf00      	nop
 8004174:	3714      	adds	r7, #20
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop
 8004180:	20003280 	.word	0x20003280
 8004184:	20003288 	.word	0x20003288

08004188 <memset>:
 8004188:	4402      	add	r2, r0
 800418a:	4603      	mov	r3, r0
 800418c:	4293      	cmp	r3, r2
 800418e:	d100      	bne.n	8004192 <memset+0xa>
 8004190:	4770      	bx	lr
 8004192:	f803 1b01 	strb.w	r1, [r3], #1
 8004196:	e7f9      	b.n	800418c <memset+0x4>

08004198 <_reclaim_reent>:
 8004198:	4b2d      	ldr	r3, [pc, #180]	@ (8004250 <_reclaim_reent+0xb8>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4283      	cmp	r3, r0
 800419e:	b570      	push	{r4, r5, r6, lr}
 80041a0:	4604      	mov	r4, r0
 80041a2:	d053      	beq.n	800424c <_reclaim_reent+0xb4>
 80041a4:	69c3      	ldr	r3, [r0, #28]
 80041a6:	b31b      	cbz	r3, 80041f0 <_reclaim_reent+0x58>
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	b163      	cbz	r3, 80041c6 <_reclaim_reent+0x2e>
 80041ac:	2500      	movs	r5, #0
 80041ae:	69e3      	ldr	r3, [r4, #28]
 80041b0:	68db      	ldr	r3, [r3, #12]
 80041b2:	5959      	ldr	r1, [r3, r5]
 80041b4:	b9b1      	cbnz	r1, 80041e4 <_reclaim_reent+0x4c>
 80041b6:	3504      	adds	r5, #4
 80041b8:	2d80      	cmp	r5, #128	@ 0x80
 80041ba:	d1f8      	bne.n	80041ae <_reclaim_reent+0x16>
 80041bc:	69e3      	ldr	r3, [r4, #28]
 80041be:	4620      	mov	r0, r4
 80041c0:	68d9      	ldr	r1, [r3, #12]
 80041c2:	f000 f87b 	bl	80042bc <_free_r>
 80041c6:	69e3      	ldr	r3, [r4, #28]
 80041c8:	6819      	ldr	r1, [r3, #0]
 80041ca:	b111      	cbz	r1, 80041d2 <_reclaim_reent+0x3a>
 80041cc:	4620      	mov	r0, r4
 80041ce:	f000 f875 	bl	80042bc <_free_r>
 80041d2:	69e3      	ldr	r3, [r4, #28]
 80041d4:	689d      	ldr	r5, [r3, #8]
 80041d6:	b15d      	cbz	r5, 80041f0 <_reclaim_reent+0x58>
 80041d8:	4629      	mov	r1, r5
 80041da:	4620      	mov	r0, r4
 80041dc:	682d      	ldr	r5, [r5, #0]
 80041de:	f000 f86d 	bl	80042bc <_free_r>
 80041e2:	e7f8      	b.n	80041d6 <_reclaim_reent+0x3e>
 80041e4:	680e      	ldr	r6, [r1, #0]
 80041e6:	4620      	mov	r0, r4
 80041e8:	f000 f868 	bl	80042bc <_free_r>
 80041ec:	4631      	mov	r1, r6
 80041ee:	e7e1      	b.n	80041b4 <_reclaim_reent+0x1c>
 80041f0:	6961      	ldr	r1, [r4, #20]
 80041f2:	b111      	cbz	r1, 80041fa <_reclaim_reent+0x62>
 80041f4:	4620      	mov	r0, r4
 80041f6:	f000 f861 	bl	80042bc <_free_r>
 80041fa:	69e1      	ldr	r1, [r4, #28]
 80041fc:	b111      	cbz	r1, 8004204 <_reclaim_reent+0x6c>
 80041fe:	4620      	mov	r0, r4
 8004200:	f000 f85c 	bl	80042bc <_free_r>
 8004204:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004206:	b111      	cbz	r1, 800420e <_reclaim_reent+0x76>
 8004208:	4620      	mov	r0, r4
 800420a:	f000 f857 	bl	80042bc <_free_r>
 800420e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004210:	b111      	cbz	r1, 8004218 <_reclaim_reent+0x80>
 8004212:	4620      	mov	r0, r4
 8004214:	f000 f852 	bl	80042bc <_free_r>
 8004218:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800421a:	b111      	cbz	r1, 8004222 <_reclaim_reent+0x8a>
 800421c:	4620      	mov	r0, r4
 800421e:	f000 f84d 	bl	80042bc <_free_r>
 8004222:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8004224:	b111      	cbz	r1, 800422c <_reclaim_reent+0x94>
 8004226:	4620      	mov	r0, r4
 8004228:	f000 f848 	bl	80042bc <_free_r>
 800422c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800422e:	b111      	cbz	r1, 8004236 <_reclaim_reent+0x9e>
 8004230:	4620      	mov	r0, r4
 8004232:	f000 f843 	bl	80042bc <_free_r>
 8004236:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004238:	b111      	cbz	r1, 8004240 <_reclaim_reent+0xa8>
 800423a:	4620      	mov	r0, r4
 800423c:	f000 f83e 	bl	80042bc <_free_r>
 8004240:	6a23      	ldr	r3, [r4, #32]
 8004242:	b11b      	cbz	r3, 800424c <_reclaim_reent+0xb4>
 8004244:	4620      	mov	r0, r4
 8004246:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800424a:	4718      	bx	r3
 800424c:	bd70      	pop	{r4, r5, r6, pc}
 800424e:	bf00      	nop
 8004250:	20000010 	.word	0x20000010

08004254 <__libc_init_array>:
 8004254:	b570      	push	{r4, r5, r6, lr}
 8004256:	4d0d      	ldr	r5, [pc, #52]	@ (800428c <__libc_init_array+0x38>)
 8004258:	4c0d      	ldr	r4, [pc, #52]	@ (8004290 <__libc_init_array+0x3c>)
 800425a:	1b64      	subs	r4, r4, r5
 800425c:	10a4      	asrs	r4, r4, #2
 800425e:	2600      	movs	r6, #0
 8004260:	42a6      	cmp	r6, r4
 8004262:	d109      	bne.n	8004278 <__libc_init_array+0x24>
 8004264:	4d0b      	ldr	r5, [pc, #44]	@ (8004294 <__libc_init_array+0x40>)
 8004266:	4c0c      	ldr	r4, [pc, #48]	@ (8004298 <__libc_init_array+0x44>)
 8004268:	f000 f87e 	bl	8004368 <_init>
 800426c:	1b64      	subs	r4, r4, r5
 800426e:	10a4      	asrs	r4, r4, #2
 8004270:	2600      	movs	r6, #0
 8004272:	42a6      	cmp	r6, r4
 8004274:	d105      	bne.n	8004282 <__libc_init_array+0x2e>
 8004276:	bd70      	pop	{r4, r5, r6, pc}
 8004278:	f855 3b04 	ldr.w	r3, [r5], #4
 800427c:	4798      	blx	r3
 800427e:	3601      	adds	r6, #1
 8004280:	e7ee      	b.n	8004260 <__libc_init_array+0xc>
 8004282:	f855 3b04 	ldr.w	r3, [r5], #4
 8004286:	4798      	blx	r3
 8004288:	3601      	adds	r6, #1
 800428a:	e7f2      	b.n	8004272 <__libc_init_array+0x1e>
 800428c:	080043c8 	.word	0x080043c8
 8004290:	080043c8 	.word	0x080043c8
 8004294:	080043c8 	.word	0x080043c8
 8004298:	080043cc 	.word	0x080043cc

0800429c <__retarget_lock_acquire_recursive>:
 800429c:	4770      	bx	lr

0800429e <__retarget_lock_release_recursive>:
 800429e:	4770      	bx	lr

080042a0 <memcpy>:
 80042a0:	440a      	add	r2, r1
 80042a2:	4291      	cmp	r1, r2
 80042a4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80042a8:	d100      	bne.n	80042ac <memcpy+0xc>
 80042aa:	4770      	bx	lr
 80042ac:	b510      	push	{r4, lr}
 80042ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80042b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80042b6:	4291      	cmp	r1, r2
 80042b8:	d1f9      	bne.n	80042ae <memcpy+0xe>
 80042ba:	bd10      	pop	{r4, pc}

080042bc <_free_r>:
 80042bc:	b538      	push	{r3, r4, r5, lr}
 80042be:	4605      	mov	r5, r0
 80042c0:	2900      	cmp	r1, #0
 80042c2:	d041      	beq.n	8004348 <_free_r+0x8c>
 80042c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042c8:	1f0c      	subs	r4, r1, #4
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	bfb8      	it	lt
 80042ce:	18e4      	addlt	r4, r4, r3
 80042d0:	f000 f83e 	bl	8004350 <__malloc_lock>
 80042d4:	4a1d      	ldr	r2, [pc, #116]	@ (800434c <_free_r+0x90>)
 80042d6:	6813      	ldr	r3, [r2, #0]
 80042d8:	b933      	cbnz	r3, 80042e8 <_free_r+0x2c>
 80042da:	6063      	str	r3, [r4, #4]
 80042dc:	6014      	str	r4, [r2, #0]
 80042de:	4628      	mov	r0, r5
 80042e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80042e4:	f000 b83a 	b.w	800435c <__malloc_unlock>
 80042e8:	42a3      	cmp	r3, r4
 80042ea:	d908      	bls.n	80042fe <_free_r+0x42>
 80042ec:	6820      	ldr	r0, [r4, #0]
 80042ee:	1821      	adds	r1, r4, r0
 80042f0:	428b      	cmp	r3, r1
 80042f2:	bf01      	itttt	eq
 80042f4:	6819      	ldreq	r1, [r3, #0]
 80042f6:	685b      	ldreq	r3, [r3, #4]
 80042f8:	1809      	addeq	r1, r1, r0
 80042fa:	6021      	streq	r1, [r4, #0]
 80042fc:	e7ed      	b.n	80042da <_free_r+0x1e>
 80042fe:	461a      	mov	r2, r3
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	b10b      	cbz	r3, 8004308 <_free_r+0x4c>
 8004304:	42a3      	cmp	r3, r4
 8004306:	d9fa      	bls.n	80042fe <_free_r+0x42>
 8004308:	6811      	ldr	r1, [r2, #0]
 800430a:	1850      	adds	r0, r2, r1
 800430c:	42a0      	cmp	r0, r4
 800430e:	d10b      	bne.n	8004328 <_free_r+0x6c>
 8004310:	6820      	ldr	r0, [r4, #0]
 8004312:	4401      	add	r1, r0
 8004314:	1850      	adds	r0, r2, r1
 8004316:	4283      	cmp	r3, r0
 8004318:	6011      	str	r1, [r2, #0]
 800431a:	d1e0      	bne.n	80042de <_free_r+0x22>
 800431c:	6818      	ldr	r0, [r3, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	6053      	str	r3, [r2, #4]
 8004322:	4408      	add	r0, r1
 8004324:	6010      	str	r0, [r2, #0]
 8004326:	e7da      	b.n	80042de <_free_r+0x22>
 8004328:	d902      	bls.n	8004330 <_free_r+0x74>
 800432a:	230c      	movs	r3, #12
 800432c:	602b      	str	r3, [r5, #0]
 800432e:	e7d6      	b.n	80042de <_free_r+0x22>
 8004330:	6820      	ldr	r0, [r4, #0]
 8004332:	1821      	adds	r1, r4, r0
 8004334:	428b      	cmp	r3, r1
 8004336:	bf04      	itt	eq
 8004338:	6819      	ldreq	r1, [r3, #0]
 800433a:	685b      	ldreq	r3, [r3, #4]
 800433c:	6063      	str	r3, [r4, #4]
 800433e:	bf04      	itt	eq
 8004340:	1809      	addeq	r1, r1, r0
 8004342:	6021      	streq	r1, [r4, #0]
 8004344:	6054      	str	r4, [r2, #4]
 8004346:	e7ca      	b.n	80042de <_free_r+0x22>
 8004348:	bd38      	pop	{r3, r4, r5, pc}
 800434a:	bf00      	nop
 800434c:	200033dc 	.word	0x200033dc

08004350 <__malloc_lock>:
 8004350:	4801      	ldr	r0, [pc, #4]	@ (8004358 <__malloc_lock+0x8>)
 8004352:	f7ff bfa3 	b.w	800429c <__retarget_lock_acquire_recursive>
 8004356:	bf00      	nop
 8004358:	200033d8 	.word	0x200033d8

0800435c <__malloc_unlock>:
 800435c:	4801      	ldr	r0, [pc, #4]	@ (8004364 <__malloc_unlock+0x8>)
 800435e:	f7ff bf9e 	b.w	800429e <__retarget_lock_release_recursive>
 8004362:	bf00      	nop
 8004364:	200033d8 	.word	0x200033d8

08004368 <_init>:
 8004368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800436a:	bf00      	nop
 800436c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800436e:	bc08      	pop	{r3}
 8004370:	469e      	mov	lr, r3
 8004372:	4770      	bx	lr

08004374 <_fini>:
 8004374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004376:	bf00      	nop
 8004378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800437a:	bc08      	pop	{r3}
 800437c:	469e      	mov	lr, r3
 800437e:	4770      	bx	lr
