Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_tb_behav xil_defaultlib.audio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_generic...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_top
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_v8_4_1_...
Compiling module xil_defaultlib.bram_matches_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.bram_matches
Compiling module xil_defaultlib.count_to(COUNT_W=13,COUNT_TO=625...
Compiling module xil_defaultlib.count_to(COUNT_W=19,COUNT_TO=284...
Compiling module xil_defaultlib.read_audio(DATA_SET=2)
Compiling module xil_defaultlib.pwm_driver
Compiling module xil_defaultlib.audio_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot audio_tb_behav
