# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TP_10.1.srcs/sources_1/new/fibogen.vhd" \

# Do not sort compile order
nosort
