{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625000135427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625000135429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 29 22:55:35 2021 " "Processing started: Tue Jun 29 22:55:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625000135429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625000135429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BKM-68X-SIMPLE -c BKM-68X-SIMPLE " "Command: quartus_map --read_settings_files=on --write_settings_files=off BKM-68X-SIMPLE -c BKM-68X-SIMPLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625000135429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625000135629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625000135629 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "polarity_detector.v(16) " "Verilog HDL information at polarity_detector.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "hdl/polarity_detector.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/polarity_detector.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1625000148951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/polarity_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/polarity_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 polarity_detector " "Found entity 1: polarity_detector" {  } { { "hdl/polarity_detector.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/polarity_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625000148953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625000148953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "hdl/clkdiv.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625000148953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625000148953 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "monitor_interface2.v(281) " "Verilog HDL information at monitor_interface2.v(281): always construct contains both blocking and non-blocking assignments" {  } { { "hdl/monitor_interface2.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/monitor_interface2.v" 281 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1625000148954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/monitor_interface2.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/monitor_interface2.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_interface " "Found entity 1: monitor_interface" {  } { { "hdl/monitor_interface2.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/monitor_interface2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625000148955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625000148955 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "video_format_detector.v(13) " "Verilog HDL Module Instantiation warning at video_format_detector.v(13): ignored dangling comma in List of Port Connections" {  } { { "hdl/video_format_detector.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/video_format_detector.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1625000148955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/video_format_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/video_format_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_format_detector " "Found entity 1: video_format_detector" {  } { { "hdl/video_format_detector.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/video_format_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625000148955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625000148955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/simplefilter.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/simplefilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 simplefilter " "Found entity 1: simplefilter" {  } { { "hdl/simplefilter.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/simplefilter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625000148956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625000148956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/heartbeat.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/heartbeat.v" { { "Info" "ISGN_ENTITY_NAME" "1 heartbeat " "Found entity 1: heartbeat" {  } { { "hdl/heartbeat.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/heartbeat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625000148956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625000148956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "hdl/top.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625000148957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625000148957 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hsync_pll_out top.v(104) " "Verilog HDL Implicit Net warning at top.v(104): created implicit net for \"hsync_pll_out\"" {  } { { "hdl/top.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625000148957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625000149020 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led3 top.v(20) " "Output port \"led3\" at top.v(20) has no driver" {  } { { "hdl/top.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1625000149025 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led4 top.v(21) " "Output port \"led4\" at top.v(21) has no driver" {  } { { "hdl/top.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1625000149026 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led5 top.v(22) " "Output port \"led5\" at top.v(22) has no driver" {  } { { "hdl/top.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1625000149026 "|top"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "led1 top.v(80) " "Can't resolve multiple constant drivers for net \"led1\" at top.v(80)" {  } { { "hdl/top.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 80 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625000149026 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "top.v(58) " "Constant driver at top.v(58)" {  } { { "hdl/top.v" "" { Text "/home/martin/BKM-68X/10M08SCE/hdl/top.v" 58 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625000149026 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625000149027 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "858 " "Peak virtual memory: 858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625000149072 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 29 22:55:49 2021 " "Processing ended: Tue Jun 29 22:55:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625000149072 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625000149072 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625000149072 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625000149072 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625000149215 ""}
