vendor_name = ModelSim
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Datapath.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/combinatorial/Multiplexer.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/Reg.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/combinatorial/ALU_16.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/LIFO_Stack.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/onchip_ram/onchip_ram.qip
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/onchip_ram/onchip_ram.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Control.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/S4PU-16.out.sdc
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/testbench/TB_Mux.vht
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/testbench/TB_Reg.vht
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/testbench/TB_ALU.vht
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/testbench/TB_Stack.vht
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/testbench/TB_Control.vht
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Daughterboard.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/main_ram/main_ram.qip
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/main_ram/main_ram.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/prog_rom/prog_rom.qip
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/prog_rom/prog_rom.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/memory/prog.mif
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/DE2.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/integration.qip
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/integration.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/integration_nios2_cpu_jtag_debug_module_translator.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/integration_onchip_mem_nios2_s1_translator.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/integration_jtag_uart_avalon_jtag_slave_translator.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/integration_sysid_control_slave_translator.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/integration_led_pio_s1_translator.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/integration_nios2_cpu_instruction_master_translator.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/integration_nios2_cpu_data_master_translator.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_irq_mapper.sv
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_rsp_xbar_mux_001.sv
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_rsp_xbar_mux.sv
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_rsp_xbar_demux_002.sv
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_rsp_xbar_demux.sv
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_cmd_xbar_mux.sv
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_cmd_xbar_demux_001.sv
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_cmd_xbar_demux.sv
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/altera_reset_controller.v
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_id_router_002.sv
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_id_router.sv
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_addr_router_001.sv
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_addr_router.sv
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_led_pio.v
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_sysid.v
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_jtag_uart.v
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_nios2_cpu_oci_test_bench.v
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_nios2_cpu_ic_tag_ram.mif
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_nios2_cpu_test_bench.v
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_nios2_cpu_jtag_debug_module_wrapper.v
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_nios2_cpu_jtag_debug_module_sysclk.v
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_nios2_cpu_rf_ram_a.mif
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_nios2_cpu_jtag_debug_module_tck.v
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_nios2_cpu_ociram_default_contents.mif
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_nios2_cpu.v
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_nios2_cpu_rf_ram_b.mif
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_nios2_cpu.sdc
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_nios2_cpu.ocp
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_onchip_mem_nios2.hex
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/integration/synthesis/submodules/integration_onchip_mem_nios2.v
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/S4PU-16.cbx.xml
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_vsa1.tdf
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_l1b1.tdf
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/decode_4oa.tdf
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/mux_3kb.tdf
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_ph81.tdf
design_name = DE2
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44, DE2, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a12\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a12, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29, DE2, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a13\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a13, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a58\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a58, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11], DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a55\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a55, DE2, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a7\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a7, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a54\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a54, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a56\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a56, DE2, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a8\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a8, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a51\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a51, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2, DE2, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a2\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a2, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a49\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a49, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1], DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a52\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a52, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~4\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~10\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~10, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~10\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~10, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~0\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~2\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~4\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~6\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~8\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~10\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~10, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~12\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~12, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[15]~14\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[15]~14, DE2, 1
instance = comp, \U0|Add0~0\, U0|Add0~0, DE2, 1
instance = comp, \U0|Add0~2\, U0|Add0~2, DE2, 1
instance = comp, \U0|Add0~4\, U0|Add0~4, DE2, 1
instance = comp, \U0|Add0~6\, U0|Add0~6, DE2, 1
instance = comp, \U0|Add0~8\, U0|Add0~8, DE2, 1
instance = comp, \U0|Add0~10\, U0|Add0~10, DE2, 1
instance = comp, \U0|Add0~12\, U0|Add0~12, DE2, 1
instance = comp, \U0|Add0~14\, U0|Add0~14, DE2, 1
instance = comp, \U0|Add0~16\, U0|Add0~16, DE2, 1
instance = comp, \U0|Add0~18\, U0|Add0~18, DE2, 1
instance = comp, \U0|Add0~20\, U0|Add0~20, DE2, 1
instance = comp, \U0|Add0~22\, U0|Add0~22, DE2, 1
instance = comp, \U0|Add0~24\, U0|Add0~24, DE2, 1
instance = comp, \U0|Add0~26\, U0|Add0~26, DE2, 1
instance = comp, \U0|Add0~28\, U0|Add0~28, DE2, 1
instance = comp, \U0|Add0~30\, U0|Add0~30, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[11]~22\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[11]~22, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[15]~30\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[15]~30, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[16]~32\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[16]~32, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~16\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~16, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~28\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~28, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~15\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~15, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~35\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~35, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~14\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~14, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~18\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~18, DE2, 1
instance = comp, \U0|cpu_readdata[12]~4\, U0|cpu_readdata[12]~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1, DE2, 1
instance = comp, \U0|cpu_readdata[13]~6\, U0|cpu_readdata[13]~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~8\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[14]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[14], DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~10\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~10, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3, DE2, 1
instance = comp, \LEDR~1\, LEDR~1, DE2, 1
instance = comp, \U0|cpu_readdata[7]~16\, U0|cpu_readdata[7]~16, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1, DE2, 1
instance = comp, \U0|cpu_readdata[8]~22\, U0|cpu_readdata[8]~22, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~22\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~22, DE2, 1
instance = comp, \U0|cpu_readdata[2]~26\, U0|cpu_readdata[2]~26, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr2~0\, U0|CPU|CONTROL_BLOCK|WideOr2~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|wren_sig\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|wren_sig, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux7~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux7~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux5~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux5~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux3~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux3~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux1~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux1~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux0~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux0~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~0\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~0, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0, DE2, 1
instance = comp, \readdata~0\, readdata~0, DE2, 1
instance = comp, \U0|last_address[1]\, U0|last_address[1], DE2, 1
instance = comp, \U0|last_address[0]\, U0|last_address[0], DE2, 1
instance = comp, \U0|last_address[2]\, U0|last_address[2], DE2, 1
instance = comp, \U0|last_address[3]\, U0|last_address[3], DE2, 1
instance = comp, \U0|address_range~4\, U0|address_range~4, DE2, 1
instance = comp, \U0|last_address[4]\, U0|last_address[4], DE2, 1
instance = comp, \U0|last_address[5]\, U0|last_address[5], DE2, 1
instance = comp, \U0|last_address[6]\, U0|last_address[6], DE2, 1
instance = comp, \U0|last_address[7]\, U0|last_address[7], DE2, 1
instance = comp, \U0|address_range~5\, U0|address_range~5, DE2, 1
instance = comp, \U0|last_address[8]\, U0|last_address[8], DE2, 1
instance = comp, \U0|last_address[9]\, U0|last_address[9], DE2, 1
instance = comp, \U0|last_address[11]\, U0|last_address[11], DE2, 1
instance = comp, \U0|address_range~6\, U0|address_range~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4, DE2, 1
instance = comp, \U0|last_address[15]\, U0|last_address[15], DE2, 1
instance = comp, \U0|address_range~7\, U0|address_range~7, DE2, 1
instance = comp, \U0|address_range~8\, U0|address_range~8, DE2, 1
instance = comp, \U0|address_range[15]~12\, U0|address_range[15]~12, DE2, 1
instance = comp, \U0|LessThan4~0\, U0|LessThan4~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.PICK_1\, U0|CPU|CONTROL_BLOCK|curr_state.PICK_1, DE2, 1
instance = comp, \U0|cpu_reset_n~0\, U0|cpu_reset_n~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~13\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~13, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~7, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~5, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~5, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~15\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~15, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~16\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~16, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~5, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~7, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~3, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~1\, U0|CPU|CONTROL_BLOCK|Equal0~1, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~2\, U0|CPU|CONTROL_BLOCK|Equal0~2, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~5\, U0|CPU|CONTROL_BLOCK|Equal0~5, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~6\, U0|CPU|CONTROL_BLOCK|Equal0~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~2\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~1, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.RESET~0\, U0|CPU|CONTROL_BLOCK|next_state.RESET~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.PICK_1~0\, U0|CPU|CONTROL_BLOCK|next_state.PICK_1~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~9, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~10\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~10, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal22~2\, U0|CPU|CONTROL_BLOCK|Equal22~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~11\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~11, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~12\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~12, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~9, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~9, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~9, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~10\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~10, DE2, 1
instance = comp, \readdata[12]\, readdata[12], DE2, 1
instance = comp, \readdata[13]\, readdata[13], DE2, 1
instance = comp, \readdata[10]\, readdata[10], DE2, 1
instance = comp, \readdata[7]\, readdata[7], DE2, 1
instance = comp, \readdata[9]\, readdata[9], DE2, 1
instance = comp, \readdata[8]\, readdata[8], DE2, 1
instance = comp, \readdata[2]\, readdata[2], DE2, 1
instance = comp, \readdata[0]\, readdata[0], DE2, 1
instance = comp, \SW[12]~I\, SW[12], DE2, 1
instance = comp, \SW[13]~I\, SW[13], DE2, 1
instance = comp, \SW[10]~I\, SW[10], DE2, 1
instance = comp, \SW[14]~I\, SW[14], DE2, 1
instance = comp, \SW[15]~I\, SW[15], DE2, 1
instance = comp, \SW[7]~I\, SW[7], DE2, 1
instance = comp, \SW[9]~I\, SW[9], DE2, 1
instance = comp, \SW[8]~I\, SW[8], DE2, 1
instance = comp, \SW[2]~I\, SW[2], DE2, 1
instance = comp, \SW[0]~I\, SW[0], DE2, 1
instance = comp, \CLOCK_50~I\, CLOCK_50, DE2, 1
instance = comp, \CLOCK_50~clkctrl\, CLOCK_50~clkctrl, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~8\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~8, DE2, 1
instance = comp, \U0|address_range~3\, U0|address_range~3, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.STORE_1~0\, U0|CPU|CONTROL_BLOCK|next_state.STORE_1~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.STORE_1\, U0|CPU|CONTROL_BLOCK|curr_state.STORE_1, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.LOAD_1~0\, U0|CPU|CONTROL_BLOCK|next_state.LOAD_1~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.LOAD_1\, U0|CPU|CONTROL_BLOCK|curr_state.LOAD_1, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.SWAP_1~0\, U0|CPU|CONTROL_BLOCK|next_state.SWAP_1~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1\, U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideNor7~0\, U0|CPU|CONTROL_BLOCK|WideNor7~0, DE2, 1
instance = comp, \SW[5]~I\, SW[5], DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal4~9\, U0|CPU|CONTROL_BLOCK|Equal4~9, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.BRANCH~0\, U0|CPU|CONTROL_BLOCK|next_state.BRANCH~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.BRANCH\, U0|CPU|CONTROL_BLOCK|curr_state.BRANCH, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~9\, U0|CPU|CONTROL_BLOCK|Equal0~9, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.LOAD_0~0\, U0|CPU|CONTROL_BLOCK|next_state.LOAD_0~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.LOAD_0\, U0|CPU|CONTROL_BLOCK|curr_state.LOAD_0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideNor0~0\, U0|CPU|CONTROL_BLOCK|WideNor0~0, DE2, 1
instance = comp, \KEY[0]~I\, KEY[0], DE2, 1
instance = comp, \U0|last_address[12]\, U0|last_address[12], DE2, 1
instance = comp, \U0|address_range[12]~13\, U0|address_range[12]~13, DE2, 1
instance = comp, \U0|last_address[14]\, U0|last_address[14], DE2, 1
instance = comp, \U0|address_range[14]~11\, U0|address_range[14]~11, DE2, 1
instance = comp, \U0|cpu_readdata~36\, U0|cpu_readdata~36, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr18\, U0|CPU|CONTROL_BLOCK|WideOr18, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[0]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[0], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[2]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[2], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0\, U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal3~4\, U0|CPU|CONTROL_BLOCK|Equal3~4, DE2, 1
instance = comp, \SW[3]~I\, SW[3], DE2, 1
instance = comp, \readdata[3]\, readdata[3], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux15~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux15~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~0\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~0, DE2, 1
instance = comp, \readdata[15]\, readdata[15], DE2, 1
instance = comp, \SW[17]~I\, SW[17], DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Selector2~0\, U0|CPU|CONTROL_BLOCK|Selector2~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~2\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~1\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~10\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~10, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~12\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~12, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~4\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~2\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~14\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~14, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~6\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~3\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~3, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~8\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~4\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~10\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~10, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~5\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~5, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~12\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~12, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~6\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~16\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~16, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~20\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~20, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[7]~22\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[7]~22, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[7]\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[7], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~14\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~14, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~7\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~7, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_GREATER~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_GREATER~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_GREATER\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_GREATER, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal15~7\, U0|CPU|CONTROL_BLOCK|Equal15~7, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_INC~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_INC~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_INC\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_INC, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal15~6\, U0|CPU|CONTROL_BLOCK|Equal15~6, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_ADD~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_ADD~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_ADD\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_ADD, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr9~3\, U0|CPU|CONTROL_BLOCK|WideOr9~3, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal4~8\, U0|CPU|CONTROL_BLOCK|Equal4~8, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_EQUAL~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_EQUAL~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_EQUAL\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_EQUAL, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr9~4\, U0|CPU|CONTROL_BLOCK|WideOr9~4, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal20~0\, U0|CPU|CONTROL_BLOCK|Equal20~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SUB~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SUB~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SUB\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_SUB, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_LESS~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_LESS~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_LESS\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_LESS, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_NOT~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_NOT~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_NOT\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_NOT, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr9~1\, U0|CPU|CONTROL_BLOCK|WideOr9~1, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr9~5\, U0|CPU|CONTROL_BLOCK|WideOr9~5, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal27~0\, U0|CPU|CONTROL_BLOCK|Equal27~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal26~0\, U0|CPU|CONTROL_BLOCK|Equal26~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SAR~2\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SAR~2, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAR\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAR, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SAL~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SAL~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAL\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAL, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr7~1\, U0|CPU|CONTROL_BLOCK|WideOr7~1, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal7~3\, U0|CPU|CONTROL_BLOCK|Equal7~3, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.PICK_0~0\, U0|CPU|CONTROL_BLOCK|next_state.PICK_0~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0\, U0|CPU|CONTROL_BLOCK|curr_state.PICK_0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~10\, U0|CPU|CONTROL_BLOCK|Equal0~10, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.DECODE~0\, U0|CPU|CONTROL_BLOCK|next_state.DECODE~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.DECODE\, U0|CPU|CONTROL_BLOCK|curr_state.DECODE, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideNor3~1\, U0|CPU|CONTROL_BLOCK|WideNor3~1, DE2, 1
instance = comp, \SW[6]~I\, SW[6], DE2, 1
instance = comp, \readdata[6]\, readdata[6], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~15\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~15, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~8\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11, DE2, 1
instance = comp, \SW[11]~I\, SW[11], DE2, 1
instance = comp, \readdata[11]\, readdata[11], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~2\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~17\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~17, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~19\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~19, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Selector1~0\, U0|CPU|CONTROL_BLOCK|Selector1~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Selector1~1\, U0|CPU|CONTROL_BLOCK|Selector1~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux12~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux12~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~21\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~21, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux11~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux11~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[5]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[5], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~23\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~23, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[13]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[13], DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_OR~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_OR~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_OR\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_OR, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_AND~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_AND~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_AND\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_AND, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr8~0\, U0|CPU|CONTROL_BLOCK|WideOr8~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr8~1\, U0|CPU|CONTROL_BLOCK|WideOr8~1, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.TO_R~0\, U0|CPU|CONTROL_BLOCK|next_state.TO_R~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.TO_R\, U0|CPU|CONTROL_BLOCK|curr_state.TO_R, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.DROP~0\, U0|CPU|CONTROL_BLOCK|next_state.DROP~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.DROP\, U0|CPU|CONTROL_BLOCK|curr_state.DROP, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr2~1\, U0|CPU|CONTROL_BLOCK|WideOr2~1, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr2~2\, U0|CPU|CONTROL_BLOCK|WideOr2~2, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr2~3\, U0|CPU|CONTROL_BLOCK|WideOr2~3, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~0\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.DUP~0\, U0|CPU|CONTROL_BLOCK|next_state.DUP~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.DUP\, U0|CPU|CONTROL_BLOCK|curr_state.DUP, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr3~0\, U0|CPU|CONTROL_BLOCK|WideOr3~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr3\, U0|CPU|CONTROL_BLOCK|WideOr3, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~0\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~0\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~0\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~8\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~10\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~10, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~2\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~2\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~2\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~12\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~12, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~4\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~2\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~4\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~6\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~6\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~6\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~16\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~16, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~8\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~8\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~4\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~8\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~10\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~10, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~18\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~18, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~20\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~20, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~12\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~12, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~12\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~12, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~6\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~12\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~12, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[7]~22\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[7]~22, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[7]\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[7], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~14\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~14, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[15]~14\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[15]~14, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~7\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~7, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[7]~14\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[7]~14, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux14~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux14~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux13~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux13~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux12~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux12~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideNor3~0\, U0|CPU|CONTROL_BLOCK|WideNor3~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr12\, U0|CPU|CONTROL_BLOCK|WideOr12, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[8]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[8], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~25\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~25, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~27\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~27, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~29\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~29, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux9~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux9~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux8~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux8~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux7~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux7~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~22\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~22, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~24\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~24, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~3, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[12]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[12], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~31\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~31, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~33\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~33, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~37\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~37, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux3~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux3~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~39\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~39, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux2~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux2~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux1~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux1~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~2\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~41\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~41, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[15]~43\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[15]~43, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[15]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[15], DE2, 1
instance = comp, \readdata[14]\, readdata[14], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2, DE2, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a14\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a14, DE2, 1
instance = comp, \U0|cpu_readdata[14]~12\, U0|cpu_readdata[14]~12, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux5~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux5~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux4~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux4~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux3~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux3~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux2~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux2~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux1~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux1~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux0~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux0~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a62\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a62, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~9\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~9, DE2, 1
instance = comp, \U0|cpu_readdata[14]~13\, U0|cpu_readdata[14]~13, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~26\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~26, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~30\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~30, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~6, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_DEC~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_DEC~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_DEC\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_DEC, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr11~1\, U0|CPU|CONTROL_BLOCK|WideOr11~1, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr11~0\, U0|CPU|CONTROL_BLOCK|WideOr11~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr11\, U0|CPU|CONTROL_BLOCK|WideOr11, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~1, DE2, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a10\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a10, DE2, 1
instance = comp, \U0|cpu_readdata[10]~8\, U0|cpu_readdata[10]~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a[1]\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a[1], DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~4\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~4, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~5\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~5, DE2, 1
instance = comp, \U0|cpu_readdata[10]~9\, U0|cpu_readdata[10]~9, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~16\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~16, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[9]~18\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[9]~18, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~20\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~20, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~24\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~24, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[13]~26\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[13]~26, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~28\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~28, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~7, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~0\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~3, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~1\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive\, U0|CPU|OPERATIVE_BLOCK|ALU|A_positive, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|op_or[15]\, U0|CPU|OPERATIVE_BLOCK|ALU|op_or[15], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~10\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~10, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~11\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~11, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~13\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~13, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~20\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~20, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~14\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~14, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~21\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~21, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[15]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[15], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux0~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux0~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[9]~feeder\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[9]~feeder, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[9]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[9], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux6~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux6~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~9, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~5, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~6, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr7\, U0|CPU|CONTROL_BLOCK|WideOr7, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~9, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~5, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~0\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[1]~2\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[1]~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~4\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[3]~6\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[3]~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~8\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[5]~10\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[5]~10, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~12\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~12, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~0\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~10\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~10, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~12\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~12, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~3, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~7, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[6]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[6], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[7]~14\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[7]~14, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~14\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~14, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~3, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~7, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[7]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[7], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~18\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~18, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~20\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~20, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~3, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~9, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~5, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~7, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[11]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[11], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux4~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux4~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2, DE2, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a9\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a9, DE2, 1
instance = comp, \U0|cpu_readdata[9]~20\, U0|cpu_readdata[9]~20, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a57\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a57, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~16\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~16, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~17\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~17, DE2, 1
instance = comp, \U0|cpu_readdata[9]~21\, U0|cpu_readdata[9]~21, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~12\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~12, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~9, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~5, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~3, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~7, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[10]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[10], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux5~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux5~0, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~18\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~18, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~19\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~19, DE2, 1
instance = comp, \U0|cpu_readdata[8]~23\, U0|cpu_readdata[8]~23, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux6~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux6~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~3, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~9, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~5, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~7, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[8]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[8], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux7~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux7~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux10~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux10~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~3, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~9, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~5, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~7, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[4]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[4], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux11~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux11~0, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~12\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~12, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~13\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~13, DE2, 1
instance = comp, \U0|cpu_readdata[7]~17\, U0|cpu_readdata[7]~17, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[7]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[7], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux8~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux8~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux9~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux9~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~1, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a60\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a60, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~0\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~0, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~1\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~1, DE2, 1
instance = comp, \U0|cpu_readdata[12]~5\, U0|cpu_readdata[12]~5, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~3, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~1\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~0\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~3, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~7, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[13]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[13], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a61\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a61, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~2\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~2, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~3\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~3, DE2, 1
instance = comp, \U0|cpu_readdata[13]~7\, U0|cpu_readdata[13]~7, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~9, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~5, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~3, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~7, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[5]~feeder\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[5]~feeder, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[5]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[5], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux10~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux10~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~9, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~5, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~3, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~7, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[2]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[2], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux13~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux13~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2, DE2, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a11\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a11, DE2, 1
instance = comp, \U0|cpu_readdata[11]~10\, U0|cpu_readdata[11]~10, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~6\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~6, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a59\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a59, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~7\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~7, DE2, 1
instance = comp, \U0|cpu_readdata[11]~11\, U0|cpu_readdata[11]~11, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~11\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~11, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~12\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~12, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~9, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~3, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~10\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~10, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[3]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[3], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2, DE2, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a6\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a6, DE2, 1
instance = comp, \U0|cpu_readdata[6]~18\, U0|cpu_readdata[6]~18, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~14\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~14, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~15\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~15, DE2, 1
instance = comp, \U0|cpu_readdata[6]~19\, U0|cpu_readdata[6]~19, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[6]~feeder\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[6]~feeder, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[6]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[6], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0\, U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal23~0\, U0|CPU|CONTROL_BLOCK|Equal23~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal23~1\, U0|CPU|CONTROL_BLOCK|Equal23~1, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_NEG~2\, U0|CPU|CONTROL_BLOCK|next_state.ALU_NEG~2, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_NEG\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_NEG, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_ZER~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_ZER~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_ZER\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_ZER, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal29~0\, U0|CPU|CONTROL_BLOCK|Equal29~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBR\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBR, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr7~0\, U0|CPU|CONTROL_BLOCK|WideOr7~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideNor3~2\, U0|CPU|CONTROL_BLOCK|WideNor3~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~9\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~9, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|comp_greater\, U0|CPU|OPERATIVE_BLOCK|ALU|comp_greater, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~3, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~8, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~9, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~5, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~7, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[1]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[1], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux14~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux14~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2, DE2, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a15\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a15, DE2, 1
instance = comp, \U0|cpu_readdata[15]~14\, U0|cpu_readdata[15]~14, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a63\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a63, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~11\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~11, DE2, 1
instance = comp, \U0|cpu_readdata[15]~15\, U0|cpu_readdata[15]~15, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[15]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[15], DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~3\, U0|CPU|CONTROL_BLOCK|Equal0~3, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[12]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[12], DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~4\, U0|CPU|CONTROL_BLOCK|Equal0~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[10]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[10], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[11]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[11], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[9]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[9], DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~0\, U0|CPU|CONTROL_BLOCK|Equal0~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~7\, U0|CPU|CONTROL_BLOCK|Equal0~7, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal7~2\, U0|CPU|CONTROL_BLOCK|Equal7~2, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.R_FROM~0\, U0|CPU|CONTROL_BLOCK|next_state.R_FROM~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.R_FROM\, U0|CPU|CONTROL_BLOCK|curr_state.R_FROM, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr4\, U0|CPU|CONTROL_BLOCK|WideOr4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~0\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2, DE2, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a3\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a3, DE2, 1
instance = comp, \U0|cpu_readdata[3]~24\, U0|cpu_readdata[3]~24, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~20\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~20, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~21\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~21, DE2, 1
instance = comp, \U0|cpu_readdata[3]~25\, U0|cpu_readdata[3]~25, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[3]~feeder\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[3]~feeder, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[3]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[3], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0\, U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_XOR~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_XOR~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_XOR\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_XOR, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr9~2\, U0|CPU|CONTROL_BLOCK|WideOr9~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~3, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~4, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~7, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~1\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~0\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~4, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.IF_FALSE~0\, U0|CPU|CONTROL_BLOCK|next_state.IF_FALSE~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.IF_FALSE\, U0|CPU|CONTROL_BLOCK|curr_state.IF_FALSE, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr15~0\, U0|CPU|CONTROL_BLOCK|WideOr15~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr15\, U0|CPU|CONTROL_BLOCK|WideOr15, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[0]~45\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[0]~45, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[0]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[0], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2, DE2, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a0\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a0, DE2, 1
instance = comp, \U0|cpu_readdata[0]~30\, U0|cpu_readdata[0]~30, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~26\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~26, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a48\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a48, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~27\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~27, DE2, 1
instance = comp, \U0|cpu_readdata[0]~31\, U0|cpu_readdata[0]~31, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0\, U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.CALL~0\, U0|CPU|CONTROL_BLOCK|next_state.CALL~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.CALL\, U0|CPU|CONTROL_BLOCK|curr_state.CALL, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr17\, U0|CPU|CONTROL_BLOCK|WideOr17, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2, DE2, 1
instance = comp, \LEDR~2\, LEDR~2, DE2, 1
instance = comp, \LEDR~0\, LEDR~0, DE2, 1
instance = comp, \LEDR~3\, LEDR~3, DE2, 1
instance = comp, \LEDR~5\, LEDR~5, DE2, 1
instance = comp, \LEDR~4\, LEDR~4, DE2, 1
instance = comp, \readdata~1\, readdata~1, DE2, 1
instance = comp, \readdata~1clkctrl\, readdata~1clkctrl, DE2, 1
instance = comp, \readdata[5]\, readdata[5], DE2, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a5\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a5, DE2, 1
instance = comp, \U0|cpu_readdata[5]~32\, U0|cpu_readdata[5]~32, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a53\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a53, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~28\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~28, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~29\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~29, DE2, 1
instance = comp, \U0|cpu_readdata[5]~33\, U0|cpu_readdata[5]~33, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0\, U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~8\, U0|CPU|CONTROL_BLOCK|Equal0~8, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.RET~0\, U0|CPU|CONTROL_BLOCK|next_state.RET~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.RET\, U0|CPU|CONTROL_BLOCK|curr_state.RET, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a[0]\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a[0], DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a50\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a50, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~23\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~23, DE2, 1
instance = comp, \U0|cpu_readdata[2]~27\, U0|cpu_readdata[2]~27, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal2~4\, U0|CPU|CONTROL_BLOCK|Equal2~4, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.STORE_0~0\, U0|CPU|CONTROL_BLOCK|next_state.STORE_0~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.STORE_0\, U0|CPU|CONTROL_BLOCK|curr_state.STORE_0, DE2, 1
instance = comp, \U0|address_range~9\, U0|address_range~9, DE2, 1
instance = comp, \U0|last_address[13]\, U0|last_address[13], DE2, 1
instance = comp, \U0|address_range[13]~10\, U0|address_range[13]~10, DE2, 1
instance = comp, \U0|last_address[10]\, U0|last_address[10], DE2, 1
instance = comp, \U0|LessThan4~1\, U0|LessThan4~1, DE2, 1
instance = comp, \U0|LessThan4~2\, U0|LessThan4~2, DE2, 1
instance = comp, \SW[4]~I\, SW[4], DE2, 1
instance = comp, \readdata[4]\, readdata[4], DE2, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a4\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a4, DE2, 1
instance = comp, \U0|cpu_readdata[4]~34\, U0|cpu_readdata[4]~34, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~30\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~30, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~31\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~31, DE2, 1
instance = comp, \U0|cpu_readdata[4]~35\, U0|cpu_readdata[4]~35, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[4]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[4], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0\, U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal5~0\, U0|CPU|CONTROL_BLOCK|Equal5~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.SWAP_0~0\, U0|CPU|CONTROL_BLOCK|next_state.SWAP_0~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_0\, U0|CPU|CONTROL_BLOCK|curr_state.SWAP_0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr5~0\, U0|CPU|CONTROL_BLOCK|WideOr5~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0], DE2, 1
instance = comp, \U0|cpu_reset_n~3\, U0|cpu_reset_n~3, DE2, 1
instance = comp, \U0|cpu_reset_n~1\, U0|cpu_reset_n~1, DE2, 1
instance = comp, \U0|cpu_reset_n~2\, U0|cpu_reset_n~2, DE2, 1
instance = comp, \U0|cpu_reset_n~4\, U0|cpu_reset_n~4, DE2, 1
instance = comp, \U0|cpu_reset_n~5\, U0|cpu_reset_n~5, DE2, 1
instance = comp, \U0|cpu_reset_n~6\, U0|cpu_reset_n~6, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.CALL~1\, U0|CPU|CONTROL_BLOCK|next_state.CALL~1, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.LIT~0\, U0|CPU|CONTROL_BLOCK|next_state.LIT~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.LIT\, U0|CPU|CONTROL_BLOCK|curr_state.LIT, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.IF_TRUE~0\, U0|CPU|CONTROL_BLOCK|next_state.IF_TRUE~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.IF_TRUE\, U0|CPU|CONTROL_BLOCK|curr_state.IF_TRUE, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.FETCH~0\, U0|CPU|CONTROL_BLOCK|next_state.FETCH~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.FETCH\, U0|CPU|CONTROL_BLOCK|curr_state.FETCH, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideNor0~1\, U0|CPU|CONTROL_BLOCK|WideNor0~1, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideNor0~2\, U0|CPU|CONTROL_BLOCK|WideNor0~2, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.RESET~6\, U0|CPU|CONTROL_BLOCK|next_state.RESET~6, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.RESET~5\, U0|CPU|CONTROL_BLOCK|next_state.RESET~5, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.RESET~9\, U0|CPU|CONTROL_BLOCK|next_state.RESET~9, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.RESET~10\, U0|CPU|CONTROL_BLOCK|next_state.RESET~10, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.RESET~2\, U0|CPU|CONTROL_BLOCK|next_state.RESET~2, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.RESET~3\, U0|CPU|CONTROL_BLOCK|next_state.RESET~3, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.RESET~1\, U0|CPU|CONTROL_BLOCK|next_state.RESET~1, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.RESET~4\, U0|CPU|CONTROL_BLOCK|next_state.RESET~4, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.RESET~7\, U0|CPU|CONTROL_BLOCK|next_state.RESET~7, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.RESET~8\, U0|CPU|CONTROL_BLOCK|next_state.RESET~8, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.RESET\, U0|CPU|CONTROL_BLOCK|curr_state.RESET, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[14]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[14], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3, DE2, 1
instance = comp, \U0|LessThan9~4\, U0|LessThan9~4, DE2, 1
instance = comp, \SW[1]~I\, SW[1], DE2, 1
instance = comp, \readdata[1]\, readdata[1], DE2, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a1\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a1, DE2, 1
instance = comp, \U0|cpu_readdata[1]~28\, U0|cpu_readdata[1]~28, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~24\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~24, DE2, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~25\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~25, DE2, 1
instance = comp, \U0|cpu_readdata[1]~29\, U0|cpu_readdata[1]~29, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[1]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[1], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0\, U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal21~0\, U0|CPU|CONTROL_BLOCK|Equal21~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_POS~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_POS~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_POS\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_POS, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBL~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SBL~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBL\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBL, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr9~0\, U0|CPU|CONTROL_BLOCK|WideOr9~0, DE2, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr6\, U0|CPU|CONTROL_BLOCK|WideOr6, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~17\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~17, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~18\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~18, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~0\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~0, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~19\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~19, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~1\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~1, DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[0]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[0], DE2, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux15~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux15~0, DE2, 1
instance = comp, \LEDR~6\, LEDR~6, DE2, 1
instance = comp, \LEDR~7\, LEDR~7, DE2, 1
instance = comp, \LEDR~7clkctrl\, LEDR~7clkctrl, DE2, 1
instance = comp, \LEDR[0]$latch\, LEDR[0]$latch, DE2, 1
instance = comp, \LEDR[1]$latch\, LEDR[1]$latch, DE2, 1
instance = comp, \LEDR[2]$latch\, LEDR[2]$latch, DE2, 1
instance = comp, \LEDR[3]$latch\, LEDR[3]$latch, DE2, 1
instance = comp, \LEDR[4]$latch\, LEDR[4]$latch, DE2, 1
instance = comp, \LEDR[5]$latch\, LEDR[5]$latch, DE2, 1
instance = comp, \LEDR[6]$latch\, LEDR[6]$latch, DE2, 1
instance = comp, \LEDR[7]$latch\, LEDR[7]$latch, DE2, 1
instance = comp, \LEDR[8]$latch\, LEDR[8]$latch, DE2, 1
instance = comp, \LEDR[9]$latch\, LEDR[9]$latch, DE2, 1
instance = comp, \LEDR[10]$latch\, LEDR[10]$latch, DE2, 1
instance = comp, \LEDR[11]$latch\, LEDR[11]$latch, DE2, 1
instance = comp, \LEDR[12]$latch\, LEDR[12]$latch, DE2, 1
instance = comp, \LEDR[13]$latch\, LEDR[13]$latch, DE2, 1
instance = comp, \LEDR[14]$latch\, LEDR[14]$latch, DE2, 1
instance = comp, \LEDR[15]$latch\, LEDR[15]$latch, DE2, 1
instance = comp, \SW[16]~I\, SW[16], DE2, 1
instance = comp, \LEDR[0]~I\, LEDR[0], DE2, 1
instance = comp, \LEDR[1]~I\, LEDR[1], DE2, 1
instance = comp, \LEDR[2]~I\, LEDR[2], DE2, 1
instance = comp, \LEDR[3]~I\, LEDR[3], DE2, 1
instance = comp, \LEDR[4]~I\, LEDR[4], DE2, 1
instance = comp, \LEDR[5]~I\, LEDR[5], DE2, 1
instance = comp, \LEDR[6]~I\, LEDR[6], DE2, 1
instance = comp, \LEDR[7]~I\, LEDR[7], DE2, 1
instance = comp, \LEDR[8]~I\, LEDR[8], DE2, 1
instance = comp, \LEDR[9]~I\, LEDR[9], DE2, 1
instance = comp, \LEDR[10]~I\, LEDR[10], DE2, 1
instance = comp, \LEDR[11]~I\, LEDR[11], DE2, 1
instance = comp, \LEDR[12]~I\, LEDR[12], DE2, 1
instance = comp, \LEDR[13]~I\, LEDR[13], DE2, 1
instance = comp, \LEDR[14]~I\, LEDR[14], DE2, 1
instance = comp, \LEDR[15]~I\, LEDR[15], DE2, 1
