.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000000000001000000100110000100
110000000000000000000100000000001110000000000010000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110100011000000000000000100000010
000000000000000000000000000000100000000001000010000000
000000000000000000000000000000000000000000000000000000
000000001110000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000001100000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
001000000000000000000000000011000000000000000110000000
100000000000000111000000000000100000000001000000000001
010000000000000000000000000000001100000011110000000000
010000000000000000000000000000010000000011110000000000
000000000000000101000000000101100000100110010010000000
000000000000000000100000000000001000100110010000000001
000000000010000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000100000000010100000001010001100110100000000
000000000000000000000110110000001111001100110000000000
001000000000001000000111001000001000000001000000000000
100000000000000111000100000101011001000010000000000000
010000000000001000000111010001101011101001000010000000
110000000000000001000110101111101000011001000000000000
000000000000000101000010100000000000000000100100000000
000000000000001101100100000000001011000000000000000000
000000000000000001100000011000000000010110100000000000
000000000000000000000010100001000000101001010011000000
000000000000001101100000000000000001000110000000000000
000000000000000001000000001001001010001001000000000000
000000000001000000000110001000001101000100000001000000
000000000000100000000000000101001011001000000000000000
110000000000000000000000001101101100101000000000000000
010000000000000000000000000011010000111110100000000000

.logic_tile 4 1
000000000010001000000000001000011111111000100000000000
000000000000000001000000000111011100110100010000000000
001000000000000000000110100101111010101011000000000000
100000000000001101000000001011101111111111000000000000
110000000000000101000000000000011010000100000100000000
110000000001011101100010110000010000000000000000000000
000000000000000101100110001001001101010110000000000000
000000000000000000000010111011011110000001000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000010110101000000000010000000000000
000000000000001000000010100000000000000000100100000000
000000000000000001000100000000001010000000000000000000
000000000000000000000011111000000000000000000100000000
000000000000000000000110000001000000000010000000000000
000000000000000101000010110111101101001000000000000000
000000000010000101100110001101111001001001010000000000

.logic_tile 5 1
000000000000001000000000001000001111000111100000000000
000010100000000001000000001111001101001011010000000000
001000101010000000000000000001101010000001000000000000
100000000000001001000000001111001010010111100011000001
010000000000000101100010000000000000000000100100000000
110000000000000011000000000000001100000000000001100000
000000000000000000000010110001100000100000010000000000
000000000010000000000110000000001010100000010010000100
000000000000001000000000000111111100011010010000000000
000000000001000111000000000000111000011010010000000000
000000000000000101000010100011111110111100000000000000
000000000000001101000010100111110000000011110000000000
000000000110000101000000001111100000010110100000000000
000000000000001101100010001101001110001111000000000000
000000000000000000000110001011100001110000110000000000
000000000000000101000010111101001100101001010000000000

.logic_tile 6 1
000000000000000000000000000111000001111001110010000001
000000000000000000000010010000001110111001110010000001
001000000000001101100000011111111001100010110100000001
100000000000000101000010001101011110110100010000000000
010010100000000000000011110001101101111001000100000000
010001000000000000000010000000001110111001000010000000
000001000000000101000000010001111110110001010100000001
000010100000001101100010100000001011110001010000000000
000000000000000001100000001011101111110000000100000000
000000000000000000000000001111111110111111000010000000
000010100000000000000110000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000110000000000000001000000000011001100000000000
000000000000000001000010110101001011100110010000000000
000000000000001001000010101011100000000000000000000000
000000000000000001100100000101000000111111110000000000

.logic_tile 7 1
000000000110000001100000000000000001000000001000000000
000000000001000000000000000000001011000000000000001000
001000000000000000000000000000011010001100111100000000
100000000000000000000000000000011000110011000000000001
010000000000000000000111100111001000001100111100000000
110000000000000000000000000000100000110011000000000001
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100110100000000
000000000000000000000000000000000000110011000010000000
000000000000000000000000000111000000000110000000000000
000000000000000000000000000001101111000000000010000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000001000000000000101100000010110100100000000
000000000000000001000000000000100000010110100010000000

.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 1
000000001010001101000000000001001100000011110100000000
000000000001010001100000000001000000111100000000000100
001000000000000000000000000001000000010110100000000000
100000000000000000000000000011001000110000110000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000000000000000000000010011100000000000000000000000
000000000000100001000011101111101110010000100000000000
000000001010001000000010010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000001
100000000010000000000010111001000000000010000010000000
110001000000000001100111101000000001111001110000000000
010010000000000000000100001001001010110110110000000000
000000000000000101000000000000001010000011110010000000
000000000000000000100000000000000000000011110000000000
000000000000000000000000010000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000101
000000000000000000000000000000010000000011110010000000

.logic_tile 11 1
000000001000001000000010110000000000011001100100000001
000000000001000001000110110011001000100110010000000000
001000000000000000000010101101111011010110000000000000
100000000000001101000110111101101110001000000000000000
010000000000000101000000001011001111101000010000000000
010000000000000000100000000001011001111100110000000000
000000000000000001100010110000000001001111000000000000
000000000000000000000110000000001001001111000000000000
000001000000000101100000000000000001001111000000000000
000000000000000111000000000000001000001111000000000000
000000000000001000000110110101011101010111100000000000
000000000000001111000010101001011101001111010000000000
000001000000000000000000010000001101110000000000000000
000000000000000000000010100000001000110000000000000000
110000000000001000000000000001100000010110100000000000
010000000001000101000000000000100000010110100000000000

.logic_tile 12 1
000000000000000101000000000000001100000011110000000000
000000000000000000100000000000000000000011110000000100
001000000000000000000000000000011100000100000100000000
100000000010000000000000000000010000000000000000000000
010000000000000000000111100000000000000000000100000000
110000000000001001000100001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000100
000000001010000101000000000111000000000000000100000000
000000000000001001100010010000100000000001000000000000
000000000000000000000000000111101110101000010000000000
000000000000000000000010010001101100110100000000000000
000000000000000101100000010101000000000000000100000000
000000000000000001000011100000000000000001000000000000
000000000000000000000110100011000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 13 1
000000000000000001000010000000000000000000000100000000
000000000001000001100111110001000000000010000000000000
001000000000000000000000000000000000000000000100000000
100000000000001001000000000001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000101100000000101111101000010100000000000
000000000000000000000000001111011110000011000000000000
000001000000001000000010100001000000000000000100000000
000010000000000001000100000000100000000001000000000000
000000000000000000000000010001100000000000000100000000
000000000010000000000010000000000000000001000000000000
000000000000000000000000000000001100110000000000000000
000010100001000000000010110000011100110000000000000000
000000000000001000000011100000011110000100000100000000
000000000000000001000100000000010000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010000000000000111100010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001101000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000111111001111000100100000000
000000000000000000000000000000011011111000100000000001
000001000000000000000000000000011011111001000100000001
000010000000000000000000000101001110110110000000000000
000000000110000001000000001111100001111001110100000001
000000000000000000000000000011001011010000100000000000

.logic_tile 15 1
100000000000000000000000000000000000000000000000000000
000000000001000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011110000001101000000000010000000
000000101110000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 16 1
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000011000011100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000000000000000000000011000000100000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000011
000000000000000000000000000000001101000000000000000000
000000001000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001001000000000010000000000000

.logic_tile 17 1
000000000000001000000110010011100000000000001000000000
000000000000001111000010000000100000000000000000001000
001000000000001000000011100001100001000000001000000000
100000000000000111000100000000001001000000000000000000
010000000000001000000111100101001000001100111100000000
110000000001011111000000000000001001110011000000000000
000000000000001111100000000001001000001100111100000000
000000000000000001100000000000001001110011000000000000
000000000000000000000000000101101001001100110100000000
000000000000000000000000000000001000110011001000000000
000000000000000000000110000000000000001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000010000000000000011100000010110100000000000
000000000000100000000000000000100000010110100000000000
010000000000000000000000010000000001000000100100000000
110000000000000000000010000000001111000000000010000000

.logic_tile 18 1
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000101100000000101000000000000001000000000
100000000000000000000000000000000000000000000000000000
110000000000100101000000000011000000000000001000000000
010000000000010000100000000000000000000000000000000000
000000000000000111000000010000000001000000001000000000
000000000000000000100010100000001000000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000000100010000000001111000000000000000000
000000001101010111100000000111001000111100001000000000
000000000000100000100000000000000000111100000010000000
000000000000000111000010100000001001000011000010000000
000000000000000000100100000000001111000011000010000000
010000000000000000000010001000000000000000000100000100
110000000000000000000100000011000000000010000000100000

.logic_tile 19 1
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000001000000000000001100000000000001000000000
100000000000000001000000000000000000000000000000000000
110000000000000000000110000111001000001100111100000000
010000000000000000000000000000100000110011000000000000
000000000000000001000000000101001000001100110100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000001011100000001100110100000000
000000000000000000000010000001000000110011000000000000
000000000000000001100000001000000000010110100100000000
000000000000000000000000000011000000101001010000000000
000000000000000000000000010011101111111111100000000000
000000001100000000000010001101011000110111110000000000
010000000000000000000000001101011000001000000000000000
110000000000000000000000000011101111000000000011000000

.logic_tile 20 1
000000000000000000000000010000000000000000000000000000
000010000000000000000010000000000000000000000000000000
001000001110000000000000001000000000010110100001000000
100000000000000000000011110111000000101001010000000000
010000000001010000000000001000000000000000000000000000
010000000000101111000000001101000000000010000000000000
000000000000100000000110010000000000000000000000000000
000000000001010000000010100000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000000000000101001100011101000011000001100110110000000
000000000001011011000000000011011010110011000001000000
000000000000000000000000000111111010000001010000000000
000000001110000000000000000000010000000001010000100000
110000000000001000000000001000001101110010110000000000
010000000000000111000000001101011101110001110001000000

.logic_tile 21 1
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000100100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000100000000000000000000000000001010000100000100000010
000100000000000000000000000000010000000000000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000001000000110000101001000000000010000100001
000000000000001001000100000000011010000000010000000010
001000000000000000000000001000011010101011110000000000
100000000000000000000000000111010000010111110000000010
110000000000001111000000000011001110111101010000000000
110000000000001001000010000000010000111101010010000000
000000100000000000000111100000001010100000000000000000
000001001110000000000000001001001010010000000000100001
000001000000000001100000000101001000010000000001000001
000000000000000000000000000000011010010000000000000100
000000000000000000000000000001000000011001100110000001
000000000000000000000000001111001001001111000010000000
000000100000000000000110001101001000001001010000000100
000000000000000000000110001101111000101111110000000001
110000000000000111100000000000001010000100000000000100
110000000000000001100000001001001010001000000000100010

.logic_tile 3 2
000000000000010000000110000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
001000000000000000000000000111100000000000001000000000
100000000000000000000000000000100000000000000000000000
110000000000100000000000000111001000001100111100000000
110000000000000000000000000000100000110011000000000000
000000000000000001000000000000001000001100111100000000
000000000000000000110000000000001001110011000000000000
000000000000000000000000000111101000001100110100000000
000000000000000001010000000000000000110011000000000000
000000000000000000000000000111100000010110100100000000
000000000000010000000000000000000000010110100010000000
000000000000000000000010010000000000001111000001000100
000000000000000000000010000000001100001111000010000001
010010100000001001100110000111111110001100110100000000
110000000000000001000000000000010000110011000000000000

.logic_tile 4 2
000000000000000000000000001011111010111100000000000000
000000000000000000000011100101100000000011110000000000
001000000000000101100010101111100000110000110010000000
100000000000001101000100000111001010001111000000000000
010000000000000101000000001001100000100000010000000000
010000000000001101100000001111001111110110110000000000
000000000000001001100000000101000000000000000100000000
000000000000000111000000000000000000000001000000000000
000000000001000000000011100011011001100101100010000000
000000000000000000000000000000111101100101100000000000
000000000000000000000010101000011100111000010000000000
000000000000000000000110111001011101110100100000000000
000000001010000000000110001011111010111100000000000000
000000000000000000000000000101100000101001010000000000
000000000000000101000110000000011000000100000100000000
000000000000001001100000000000000000000000000000000000

.logic_tile 5 2
000000000100000000000010100101100000101001010100000000
000000000000000101000110110011101011110110110010000000
001000000000000000000000010000000000011001100000000000
100000000000010000000010100011001101100110010000000000
110000000000000000000110000101101110101110000100000001
110000000000000001000100000111111001111000100000000100
000000000000000101000000011011101100111101010110000000
000000000000000000100011101101100000111100000010000000
000000000000000101000110111000001000101100010000000000
000000000000000101100011100101011101011100100000000000
000000000000000000000110111001011000000000000000000000
000000000000000000000010001011010000101010100000000000
000001000000000001100010000101011010111000110110000000
000010000000000000000110000000011100111000110000000001
000000000000000000000000000000001000100001110000000000
000000000000000000000000001011011100010010110000000000

.logic_tile 6 2
000000001000000000000000000000000000000000001000000000
000001000000000000000000000000001011000000000000001000
000000000000000000000000000000001011001100111000000000
000000000000000000000000000000011100110011000000000000
000000000000000101000010100000001001001100111000000000
000000000000000000100100000000001110110011000000000000
000000000000000101000010100101101000001100111000000000
000000000000001101100110110000000000110011000000000000
000010100000000000000000000000001001001100111000000000
000001100100000000000000000000001011110011000000000000
000000100000000011100000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000001000000000000000000101101000001100111000000000
000010100000000000000000000000000000110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 7 2
000001000000001000000010010101011001010100000000000000
000010101110000001000010000101101111010000100000000000
001000001100000001100010110000001110000011110100000000
100000000000000000000010000000000000000011110000000000
110000001110010101000010100011001011100000000000000000
010000000000110000000010100101011001111000000000000000
000000000000000000000000001011101011001101000000000000
000000000000000101000010110101011111001111010010000000
000000000110000001100000010001111010010100000000000000
000000000000000000000011110001111001011101000000000000
000000000000001101000000000000000000001111000100000000
000000000000000001100010110000001001001111000000000000
000000001110000101000000001000000000010110100100000000
000000000000000000100000001011000000101001010000000000
000000000000000000000110010000000001001111000100000000
000000000000000000000010000000001100001111000000000000

.ramt_tile 8 2
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 9 2
000001001000001101000110000101101010011010010100000000
000010000000000111000000000000001100011010010000000001
001000000000001000000000000000001110011110000000000000
100001000000000001000000000111001001101101000000000000
110000000000001000000010101000001110011010010110000000
110000000000000001000100001101011000100101100000000000
000000000001010000000110000000001110011010010100000000
000000000000101101000000000111001001100101100000100000
000000000000000000000010000011000001001111000100000001
000000000001010001000000001101101000110000110000000000
000000000000001001100010011111100001001111000100000000
000001000000000111000010000011001101110000110010000000
000000000000000101100111111001011110000011110100000001
000000000000001111000110001011000000111100000000000000
110000000001000001000000001011100000010110100000000000
010000000000001111100000000111101000110000110000000000

.logic_tile 10 2
000000000000000101000000000000001011100000110000000000
000000001100000000000000000101011110010000110000000000
001001000000001101100000000011011101001011010000000000
100000100000000111000000000000101000001011010000000000
110000000000000001100000010001011100010000100000000000
000000000001010000100010011111001100010001110010100001
000000000000000000000000000000011000111000100110000000
000000000000000000000000001011001110110100010000000001
001010000101010000000111000011000000101001010000000000
000001000000001111000010100011100000111111110000000100
000000000000001001100000000000000001100000010000000100
000000000000001011100000000001001100010000100010000001
000000000001000000000111100001000000010000100010000000
000000100000101101000100000000001100010000100000100000
000000000000000101100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000111000110010001000000010110100000000000
000000000000000101100011110000100000010110100000000000
001000000000000001000000010001000000000000000100000000
100000000000000000100010000000000000000001000000000000
010000000000000000000110010101111011010111100000000000
010000000000001101000110010001101010001111100010000000
000000000000001001000000011000000000000000000100000000
000000000000100111000011111101000000000010000000000000
000001000000100000000000000000011000000100000100000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000001101010010111100000000000
000000001000000000000000000101111011001011100000000000
000000000000000000000000010111000000000000000100000000
000000000000000000000011100000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000000001000000000000000000001000000000010000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000001000000000
000000000000000101000000000000001000000000000000001000
000000000001000000000000000000011010001100111000000000
000000000000000000000000000000001010110011000000000000
000000001100001000000000000000001000001100111000000000
000000000000100101000000000000001111110011000000000000
000000000000000111000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000011101000001100111000000000
000000100000000000000000000000100000110011000000000000
000000000000000000000110000111101000001100111000000000
000000000000001101000100000000100000110011000000000000
001000000000000000000110000000001001001100111000000000
000000000000000000000100000000001100110011000000000000
000000000000001101000010100111101000001100111000000000
000000000000001001100100000000000000110011000000000000

.logic_tile 13 2
000001000000001001100010101001111101011111000000000000
000010000000000001000000001001101010101101010000000000
001000000000001101100110010001101010111001010000000000
100000000000000101000010100101011111111000100000000000
110001000000000000000110100011100000000000000100000000
010010000000100101000000000000100000000001000000000000
000000000001010101000110100000000000000000100100000000
000000000000100000000000000000001101000000000000000000
000000000000000000000010101111000000001111000000000010
000000000000000000000011101101001000110000110000000000
000000000001010001100010111000001110000010100000000000
000000001100100000000010000001010000000001010000000000
000000000000000000000110010111011001010111100000000000
000000000000000111000010001111101000001011100000000000
000000000000000000000000000000011100101100000000000000
000000001110000000000000001001011000011100000000000000

.logic_tile 14 2
000000000000000101000010111000011011110100010100000000
000010100000001101100111110111011100111000100000000000
001000001100001001100010101111111010101000000100000000
100000000000000001000110101101010000111110100000000000
110000001000001000000110010001100001001111000000000000
010000000001000111000010000001001001101001010000000000
000000100000000101000010111000011010010010110000000000
000000000000001101000011101001001011100001110000000000
000001000000000000000000000101101111111001000100000000
000000000000001101000010010000101110111001000000000000
000000000000000000000000000000011001001011010000000000
000000000000000001000000000001001010000111100000000000
000000000000001000000000000000001001001011010000000000
000000100000000001000000001101011011000111100000000000
000000000000000111100000001011001000010111100001000000
000000001111001101100000000111011010001011110000000000

.logic_tile 15 2
000000000000000101100111100000011000101100010100000000
000010100001011101000110110111001011011100100000000100
001000001011010101000110101000001010110001010100100001
100000000000100000100000000001011111110010100000000000
110000000000000111100111100001100000101001010100000000
010000000000000000000011110011001011011001100000000001
000000000000000000000011100001011100001011010000000000
000000000000000000000100000000111001001011010010000000
000000000000011101100000010111101010111101010001000100
000000000000100001000011010000110000111101010010000100
000000000000000000000000011101100001001111000010000000
000000000000000000000010101001101110010110100000000000
000000000000100101000000011000001100001011010010000000
000000000000010000000010001111001010000111100000000000
000010000000001000000110100001001010110001010110000100
000001000110100101000011000000011000110001010000000000

.logic_tile 16 2
000000000010001000000110101111111000101001010100000000
000000000000000001000000000011010000010101010000100000
001000000000001000000111111011000001101001010100000000
100000000000000111000010000111101001100110010010000000
010000000000000000000110100011011001110001010100000000
110000000000000000000100000000111001110001010010000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110001000000110010001111111110100010100000000
000000000000000111000110000000101110110100010010000000
000000000000001000000000000011000001101001010100000000
000000000000000001000000001011001001100110010001000000
000000000000000000000000010011011000110001010100000000
000000000000000000000010000000111000110001010000100000
000000000001001001100000000001100000010110100000000000
000000000000001001000000001111001001110000110010000000

.logic_tile 17 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000010110100000000000
100000001010000101000000001101000000101001010000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000001000000110000001100000010110100000000000
000000000001011111000000000000000000010110100000000000
000010100000000000000000010000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000101000000000001001011011100101100100000000
010000000000010011000000000111111010001100110001000000

.logic_tile 18 2
000000001010000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000001100000000000011110000011110000000000
100000000000000000000011000000000000000011110000000000
010001000000000000000011100000011110011010010110000000
110010000001000000000100001111001001100101100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000010001100001001111000100000100
000000000000010000000010000111101000110000110001000000
000000000000001000000111101111100000001111000100000000
000000000000000111000100001011101101110000110001000000
010000000000000111000000010000000000000000000000000000
000000000000001111000011100000000000000000000000000000

.logic_tile 19 2
000000000000000000000000000001111111110100010100000000
000000100000000000000000000000001111110100010001100100
001000000000000111000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000100000000111100000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000101000001001111000110000000
010000000000001101000000001011001010110000110000100000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000111000000000000000000000000000000000000
110000100000000000100000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000010000001010000011110100000000
000000000000000000000011110000000000000011110010000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011101101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000000
000000000000000000
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
001000000000001000000000000000000001000000001000000000
100000000000000001000000000000001111000000000000000000
010100000000000000000000010101001000001100111100000000
100100000000000000000010000000100000110011000000000001
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100110100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111100000001100110100000000
000000000000000000000000001101100000110011000000000001
110000000000000111000000010000011010000011110100000000
110000000000000000100010000000010000000011110000000000

.logic_tile 2 3
000000000000000001100000001000000000000000000110000001
000000000000000000000010110111000000000010000010000000
001000000000000000000010100101000001010000100000000000
100000000000000000000100001101101010000000000000000000
110000000000000000000110110111100000000000000000000000
010000001000000000000010100000100000000001000000000000
000000000000001101000110110101100001000000000000000000
000000000000000101000010100001101011000110000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001101000000010110100000000000
000000000000000000000000000101100000000000000000000000
000000000000000000000000000001100000111001110000000000
000000000000000000000000000000101001111001110000000000
000000000000010001000000010000011010101000000000000110
000000000000000000000010001011000000010100000010000000

.logic_tile 3 3
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001011000000000000001000
000000000000000000000000000101001010001100111000000000
000000000000000000000000000000010000110011000000000000
000000000000100101000010100101001000001100111000000000
000000000001011101100100000000000000110011000000000000
000000000000100001000000000001001000001100111000000000
000000000000011101010000000000100000110011000000000000
000000000000100001000011100101101000001100111000000000
000000000001010000100000000000000000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000001110000000000000000011001000001100111000000000
000010000000000000000000000000000000110011000000000000
000000000000000000000000000000001000101010100000000000
000000000000000000000000001011000000010101010000000000

.logic_tile 4 3
000000000000000000000110000001011001111000010000000000
000000000000000000000010110000101000111000010000000000
001000001010001001000000001000011000100101100000000000
100000000000000101100010010001001001011010010000000000
110000000101010000000110111000001010011010010000000000
010000000000000000000010101101011001100101100000000000
000000000000001101100010010101011111100001110000000000
000000000000001111000011100000101011100001110000000000
000000000000000000000000010101100001001111000000000000
000001001110000000000011011101101110110000110000000000
000000000000000000000000000101101000011110000000000000
000000000000000000000000000000111011011110000000000000
000000000000001000000000000000011010000100000110000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000101111000111000010000000000
000000000000000000000000000000011110111000010000000000

.logic_tile 5 3
000000000000000001100000010000000000001001000010000000
000000000000001101100010010101001101000110000000000011
001000000000001000000000010000000000011001100000000000
100000000000000101000011010001001011100110010000000001
110000000000000111100000010000011101000111100000000000
110000000001000000100010101001011000001011010000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000001000000000000000000011000000000011001100001000000
000010000110001101000010100001001001100110010000000000
000000000000000000000110000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000001000000111100000001111111100110010000000
000000000000000001000100000000001001111100110000000000
000000000000000000000000000001000000101001010001000000
000000000000000000000000001101001000110000110000000000

.logic_tile 6 3
000000000010100101000000001101101001000100100000000000
000000000001010000100000000011101110100001000010010000
001000000000000000000000001101100001001111000000000000
100000000000000111000000001111101110110000110000000000
110000000000000111000000000000000001000000100110100000
010000000000000000100000000000001000000000000000000001
000000000001000101000010110000000001001111000000000000
000000000000001101100110000000001101001111000000000000
000000000000000001000000001001000001110000110000000000
000000001001010000100010001111001101001111000000000000
000000000000000000000010110101011010000011110000000000
000010000000000001000111010011000000111100000000000000
000000000000100000000000001001000001010110100000000000
000000000001000000000000001011001111001111000000000000
000000000000001001100111001000000000010110100000000000
000000000000001011100011010101000000101001010000000000

.logic_tile 7 3
000000000000001000000000011000000000000000000100000000
000000000000000001000010001011000000000010000000000000
001000000000101000000000000000000001001111000000000000
100000001101000101000000000000001111001111000010000001
010000000000000000000111100011101100011101010000000000
110000000000000000000100000001011111001001010000000000
000001000000000011100000000000011000000011110100000000
000000100000000000100000000000000000000011110000000000
000000000000100000000010001000000000000000000100000000
000000000000010000000000000101000000000010000000000000
000000000000001001000110000000011100000011110000000000
000000000000000001000010110000010000000011110000000000
000000001000100000000110001011011100100110110000000000
000000001110010000000000000011111001100000110000000000
000000000000000000000000000000000001000000100100000000
000000000000001101000011110000001110000000000000000000

.ramb_tile 8 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 3
100001000000100000000000000000000000000000000100000000
000010000001010000000010100011000000000010000000000000
001000000001000000000010100000001100000100000100000000
100000000000000000000000000000010000000000000000000100
110000000000000111000110000000000001000000100100000000
110000000000000000000000000000001011000000000000000100
000000000000000000000111101000001001001011010000000000
000000000000100101000000001001011100000111100000000000
000000000000001000000000000000011011001011010000000000
000000000000000101000011111101001110000111100000000000
000000000000000011100000000000000001000000100100000001
000000000000000000100000000000001111000000000000000100
000000000000100000000111100000000000000000000100000000
000000000001000000000000000101000000000010000000000000
000000000000001001000000000000000001000000100100000000
000000000000000101100010000000001110000000000000000000

.logic_tile 10 3
000000000001000000000000010011111100000001010010000000
000000000000000000000010000000010000000001010010000000
001000000000000000000000001101000000101001010100000000
100000000000000000000000001111101010011001100000000010
010001000000101000000011000000001010101000110100000000
100010100000011011000100001111001011010100110001000100
000000000001000000000011100101011110101000000100000000
000000000000000000000000000101110000111101010010000100
000000001010010000000000000011111100000010100000000000
000000000000100000000000000000100000000010100010000000
000010001010000111100011101000000000010110100010000000
000011000000000000100000000011000000101001010010000000
000000000000000000000110000101000001100000010100000000
000000000000000000000000001101001011110110110010000000
000000000000000000000010110001001010101100010100000010
000000000000000000000110000000111010101100010000000010

.logic_tile 11 3
000000000000001000000000000000000000000000000100000000
000000000001001111000010011111000000000010000000000000
001000000000000000000000010011100000010110100000000000
100000000000000000000010000101100000000000000000000000
010000000000001000000000000111011100011110000010000000
010000000000000001000000000000011000011110000000000000
000010000000001000000010100001101101011111000000000000
000000000000001011000100000011101010011110100000000000
000000001100001001100000000000011110000011110000000000
000010100000001001000000000000010000000011110000000000
000000000000000000000110100000011010000011110000000000
000000000000000000000010000000010000000011110000000000
000000000000000000000111100000001110000100000100000000
000000000000000001000011110000010000000000000000000000
000000000000000000000000010000000000001111000000000000
000000000000000000000010000000001010001111000000000000

.logic_tile 12 3
000000000000000111100010100000001001001100111000000000
000000000000000000100100000000001001110011000000010000
000000000000000111000010100000001001001100111000000000
000000000000000000100110110000001001110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000010110000000000110011000000000001
000000000000000000000000000000001000001100111000000000
000000000000001101000000000000001011110011000000000001
000000000000000000000000010001001000001100111000000000
000000000000000000000010010000100000110011000000000001
000001000000000000000000010011101000001100111010000000
000010100000000000000011000000100000110011000000000000
000000000000000000000000010111001000101010100010000100
000000000000000000000011010000100000101010100000000000
000000000000000000000000000011000001001111000000000010
000000000000000000000000000001101000101001010000000000

.logic_tile 13 3
000000000000000000000111100111011110010101010100100000
000000000000001101000100000000000000010101010000000000
001000000000000000000111101011100000001111000100000000
100000000000000000000100001111101100110000110000000000
010001000000000000000010000011101010011110000000000000
110010000001000101000000000000101000011110000000000000
000000000000001001100110010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000001100000001111101110110001100100000000
000000000000000000000011100011001101001110010000100000
000000100000001000000110000000011011011010010100000000
000000000000000001000110001001001010100101100000100001
000000000000001000000010000101100001001111000100000000
000000000000000001000000001111101111110000110000000001
010000000000000111000010110101111111011010010100000000
000000000000000001000010100000101001011010010010100000

.logic_tile 14 3
000000000000001101000110011000011000011010010100100000
000000000000000001000011100101001000100101100000000000
001000000000001101000000000101011101010111100000000000
100000000000001011000010100101011100001111010000000000
010010001010000001000010101001001110000011110100100000
010001000000000101000010101001010000111100000000000000
000000000000000001000010010101011010000011110100000000
000001000000000101000010011001110000111100000000000000
000000000000000000000000000101111110000011110100000000
000010100001010000000010000111000000111100000000100000
000000000000000001100110000101011101110001100100000000
000000000010000000000010100101011100001110010000100000
000000000110000001100010010101101110000011110000000000
000100000000000111000010001011100000101001010000000000
010000100000001000000000001000001110011010010100000000
010000000001000001000000001011011011100101100000000000

.logic_tile 15 3
100000000000001111100111101000000000000000000100000000
000000001010001001100100000111000000000010000000000000
001000000000000111100010100011101110001011010000000000
100000000000000000100000000000101011001011010000000000
110000000000100001100000011111100000001111000000000000
010000000000011101000010100101101000010110100001000000
000000000110000101000000000000000000000000000100100000
000000000000000000000011100001000000000010000000000000
000000001000000000000000010001101010010010110000000000
000000100000000000000011000000101010010010110000000000
000000000000000000000000010000000001000000100100000100
000000000000000000000010010000001011000000000000000000
000000000000000001100000000001100000000000000100000000
000000001000000000100000000000000000000001000000000001
000000000000000001000000010000000000000000100100000010
000000000000000000000011100000001001000000000000000000

.logic_tile 16 3
100000000000001000000000010000000000000000100100000000
000000000000001111000011110000001001000000000010000000
001000000000000000000000000000000000000000100000000000
100000000000000000000000000000001100000000000000000000
010000000000000000000111100000000000000000000100000001
110000000000000000000100001011000000000010000000000000
000000000000000000000000000011100000000000000100000001
000000000001010000000000000000000000000001000000000000
000000000000000101000000011000000000000000000100000000
000000000000000000000010111011000000000010000010000000
000000000000000000000000000001000000000000000100000000
000010000000001111000011110000000000000001000010000000
000000000000001000000000000000011110000100000100000001
000000000000001111000000000000010000000000000000100000
000000100010000000000000000000000000000000000100000000
000001000000000000000011100111000000000010000010000000

.logic_tile 17 3
000000000000001000000110010000001011001011010000000000
000000000000000001000010001001001101000111100000000000
001000000000001000000110000000011001011110000000000000
100000000000000001000000001001001010101101000000000000
110000000000000000000000000101011001010010110000000000
110100000000000111000011100000111010010010110000000000
000000000000000101000000001001100000001111000100000000
000001000000101001100000000101001001110000110000000100
000000000000000000000000001000011100010010110000000000
000000000000000000000000000111011000100001110000000000
000000000000000000000010011001011110000011110100000100
000000001100001111000010001011000000111100000000000000
000000000000000000000111001000001010011010010100000100
000000000000000000000100001011001001100101100000000000
110000000001010001100000001101100000001111000100000100
010000000000100000000000001001001011110000110000000000

.logic_tile 18 3
000000000000001101100111100001000000000000000110000000
000000000000000001000100000001100000111111110000000000
001000000000000000000000000111101110011010010110000000
100000000000000000000000000000101100011010010000000000
010000000000000000000011100001001110011010010100000000
110000000000000000000000000000011101011010010000000000
000000000000000000000000010111101110000011110000000000
000000000000000000000010000011100000101001010000000000
000000000000000101000000001000011011011010010100000001
000000000000000000000010011011011100100101100000000000
000000000000001001100000011001001110110101000100000100
000000000000000001000011000011011001001010110000000000
000000000000000001100010010001001110001011010000000000
000000000000000000000010000000011101001011010000000000
110010000000100111000110100011111101010010110000000000
110001000000010000100000000000011011010010110000000000

.logic_tile 19 3
000000000000000000000011100101100000000000001000000000
000000000000001001000000000000000000000000000000001000
001000001010000000000010000101000001000000001000000000
100000000000001111000100000000101001000000000000000000
110000000000001000000110000001101000001100110110000000
110000000000000101000000001011100000110011001000100100
000000001110001101100000000001001011001100110100000100
000000000000000111000000000000011010110011001000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000010000101000000000111111010010111100000000000
010000000000000000000000001001001010001011110000000000

.logic_tile 20 3
000000000000000000000000001111111001101101110110000000
000000000000000000000000001011011010001000010001000000
001000000000000000000110100000000000000000000000000000
100001000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000100011000000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000101011010111101010000000000
000000000000000000000010010000010000111101010010000001
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000000010000001010000011000100000000
010000000000001011000010000000011111000011001001000001
000001000000000001100000010000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000011000000000010000000000000
000000000000000000000010100011000000111001110010000000
000000000000000000000000000000001111111001110000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000111000000000000000100000010
100000000000000000000000000000100000000001000001000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
001000000000001000000000010101011000001100111100000000
100000000000000001000010000000010000110011000000000100
110000000000000001100000010101001000001100111100000000
000000000000000000000010000000100000110011000000100100
000010000000000000000000000000001000001100111100000000
000001000000000000000000000000001001110011000000000001
000000000000000000000000001000001000001100110100000001
000000000000000000000000000001000000110011000000000000
000000000000000000000110001001111000000000000000000000
000000000000000000000000001011100000010100000000000000
000000000000000000000000001000000000010110100100000110
000000000000000000000000001001000000101001010000000100
110000000000000000000000000000001010000010000000000000
100000000000000000000000001101001001000001000000000000

.logic_tile 2 4
100000000100000000000000001011011000001001000000000000
000000000000000101000010011011001011000101000000000000
001000000000000101000000000101100000100000010010000001
100000000000000000000000000101001110111001110010000000
010000000000000000000010100000000000100000010010000000
010000000000000101000010001101001000010000100000000001
000000100000000001000010001011001111000001010000000000
000001000000000000100000001111101101001001000000000000
000001000000000011100000011000000000111001110000000001
000010100000000000100010011101001000110110110000000000
000000000000000101000111010000000000000000100101000000
000000000000000000100010000000001011000000000000000100
000000000000001011100110000111011101001001100000000000
000000000000000001100010111111101111001001010000000000
000000000000000000000110010101100000000000000000100000
000000000000000000000110010101100000101001010010100000

.logic_tile 3 4
100000000000000111000000000111100000010110100000000000
000000000000000000000000000000100000010110100000000000
001000000000000000000000010000001110000011110000000000
100000000000000000000010000000000000000011110000000000
110000000000000000000000000001000000010110100000000000
010000000000000000000000000000000000010110100000000000
000000000000000000000011100000001110000011110000000000
000000000000000000000000000000010000000011110000000000
000000001111000000000111011000000000010110100000000000
000000000000000000000011101101000000101001010000000000
000010100000000000000000000111011000101000000000000000
000001000000000000000010010000110000101000000000000000
000001001110000101000010101000000000000000000100000000
000010100000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000100000000000000000010101011000000000010000000000010

.logic_tile 4 4
000000000000000000000000000001100001110000110000000000
000000000000000000000000000111001011001111000010000000
001000000000001101100000000111101110111001000100000000
100000000000000111000000000000011100111001000000000100
110000000010000001100000000000011001000111100000000000
000000000000100000000000000111001011001011010000000000
000000000000000001100110111000011110101100010110000000
000000000000000000000010001101001100011100100000000000
000000000000000111000000000011001110110100010100000001
000000000000000000100000000000011010110100010010000000
000000000000000000000000000000011110111000100100000001
000000000000000000000000000011011111110100010000000000
000000000000000001100110001011001110111101010100000001
000000000000000000100010000101010000010100000000000000
000000000000000001000110000111111000101000000100000001
000000000000000000000000000011000000111101010000000010

.logic_tile 5 4
100000000000000111000000001101000000101001010000000001
000000000000001101000000001111000000000000000000000000
001000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000001000000000000111000001001111000010000000
110010100001010101000000000001101011110000110000000010
000000000000000000000011100001011010010110100000000000
000000000000000001000100001111010000000011110000000000
000000000010000101000000000001000000000000000110000000
000000000000000000000011100000000000000001000010000000
000000000000000000000000001111000000000000000001100000
000000000000001101000000000001000000101001010010000100
000000000000000111100111100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000001100000000000110000011101101110001100010000000
000000000000000000000000000011011010001110010010000000

.logic_tile 6 4
000001000000001000000010100011111011000111100000000000
000010100001000001000100000000001010000111100000000000
001000000000001101000000001111100001010110100000000000
100000000000001011100000001101001101001111000000000000
110000000000000000000110100000000001000000100100000000
000000000100000000000000000000001000000000000001000001
000000000000000001100000000000001100000011110010100001
000000000000001101000010110000000000000011110001000001
000000000000000011000011100011011000011010010000000000
000000000000000111100000000000001000011010010000000000
000000000000000111000110000000001010100001110000000000
000000000000001111000000001001011101010010110000000000
000000100010000000000000000011001000011010010000000000
000010100000000000000000000000111011011010010000000000
110000000000000011000000000001000001110000110000000000
010000000000000000100000000011001000010110100000000000

.logic_tile 7 4
000010100000000000000000000000001101010010110000000000
000001000110000000000011111001001001100001110000000000
001010000000000000000000010001101000011010010110000000
100001000000001111000010000000111100011010010000000000
110000000000000000000000000101011010000011110100000000
110000000000000000000010111011110000111100000000000001
000000000000001111100000010000001101001011010000000000
000000000010000111000011101101011011000111100000000000
000000001001000001100110011011000001001111000000000000
000010100001110000000010001111101000101001010000000000
000000000000001001100000001011100001001111000100000000
000000000000000001000000000011001010110000110000000001
000000000000000000000011101011111010000011110000000000
000000100000000000000100000011000000010110100000000000
010000000000000000000110000111111000000011110100000000
110000000000000000000000001011100000111100000000000001

.ramt_tile 8 4
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000

.logic_tile 9 4
000000000000000101000000001101111110101001010100000001
000000000000000111100000000011110000010101010000000000
001000000000000000000000001101100000100000010100000001
100000000000000000000000001111001000111001110000000000
010000001010000000000110011111100001111001110100000000
100000001110000000000010001011101011010000100001000000
000000000000000111000010101101100000100000010100000000
000000000000100000000010101111001100111001110001000000
000001000000000001100000001011111110101001010110000000
000010000000000000000000000101010000101010100000000000
000000000000001001100000010000011011101100010110000000
000000000000000001000010001101011111011100100000000000
000000000000001000000000000111100001111001110110000000
000000000001000001000000001101101010010000100000000000
000000000000000000000000000001000001101001010100000000
000000000000000000000011110111001111011001100000000001

.logic_tile 10 4
100000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000100000000000000000000000011010000100000100000100
100000000000000000000000000000000000000000000000000000
110011100000100000000000000001011110010110100000000001
010011100001000000000000000011000000111100000000000000
000000000110000101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000001110001000000000010000000000000000000000000000
000010100000000011000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000001001000000000101000000000010000000000001

.logic_tile 11 4
000000000000000000000000010000001010000100000100000001
000000001001010000000011110000010000000000000000000100
001000100000000000000000000000000000000000000000000000
100000000010000000000010010000000000000000000000000000
010000000000011000000111101000011100111101010010000000
110000000001011111000110011001000000111110100010100001
000000000000000000000000010000000001000000100100000000
000000000000000000000011100000001011000000000010100000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000011100000000000001000000100000100000001
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000000000000011110011000010
000000000000000000000000000000000000000000000100000000
000001000110000000000000000101000000000010000000000000

.logic_tile 12 4
000000000000001000000110101001101100010110100000000000
000000000000000101000000000011110000111100000000000001
001000000000000111100110101101100001100000010100000000
100001000000001101100000000101101000110110110011000000
010000000001000101000000000000000000001111000000000000
100000000000100000100000000000001010001111000000000000
000000000000001101100111100001100000010110100000000000
000000000010001011000000000000000000010110100000000000
000000000000000000000110000001000000010110100000000000
000000000000000000010100000000100000010110100000000000
000000000001010000000000000011100001001111000000000100
000000000000100101000000001011001001110000110000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 13 4
000000000000100000000000000101000000000000000100000000
000000000000011111000011100000000000000001000000100000
001000000000000000000110000000001010001101000000000000
100000000000000000000011000111011011001110000000000000
010000000000001000000110000011011001100100110000000000
010000000000000111000010100111011010100111000000100100
000000000001010001100000000000011000000100000100000000
000000001000100000000000000000010000000000000000000000
000000000000000001100000001001101100000110100000000000
000000000000000000100000000101101110000011010000000000
001000000001010000000000000001000000000000000100000000
000001000000100000000000000000000000000001000000000000
000000000000001001100000000111001010011010010000000000
000100000000001001000000000000011011011010010000000001
000000000000000000000000000000001010110000000000000000
000000000000000000000000000000011110110000000000000000

.logic_tile 14 4
000000001000000000000000000000000000000000000000000000
000000001100000000000010010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110000100000000000000000010000000000000000100100000000
110000000000000000000011100000001001000000000001000000
000000000000000000000000000000000000000000100110000100
000000000000000000000000000000001100000000000000000000
000000000000000001100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000010000011100000100000100000000
000000000000000000000010010000010000000000000000000100
000000100000000000000111000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000001100000001111000000000000
000000000000000000000000000011101011101001010000000000

.logic_tile 15 4
000000000000001101000000000001011010000011110100000000
000000000000001011000000000011010000111100000001000000
001000000000001000000000001000011110001011010000000000
100000000000000111000000000101001011000111100000000000
010000000000000000000011110011011110001011010000000000
110000000000000000000011100000001000001011010000000000
000000000000000000000000001111000000001111000100000000
000000000000000101000011100011101111110000110000000000
000001000000001001100000000111101100011010010110000000
000010100000000001000000000000001000011010010000000000
000000000000000001000011110111100001001111000100100000
000001000000000000000010001101001010110000110000000000
000000000001010000000110010000011101001100110100000000
000000001110100000000010000000011101001100110000100000
010000000000001001100000001000001110010010110000000000
010000000000000001000000000011011111100001110000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111100000001000000000000000000100000000
100000000000000000100000000001000000000010000001000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110010001100000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000111000000000010000000000000
010000000000000001100000000000000000000000000110000000
000000000000000000100000000011000000000010000000000110

.logic_tile 17 4
000000000000001000000000010000001111011110000000000000
000000000000000001000010011111001000101101000000000000
001000000000000000000000001000011101111001000100000000
100000000000001111000011111101011111110110000001000000
010000000001000000000010000000000000000000000000000000
110000000110000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000000000000000010001011000000011110000000000
000000000000000000000011001111010000101001010000000000
000000001100001000000110110000000000000000100000000000
000000000000000101000010100000001001000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.logic_tile 18 4
000000000001001000000010100001111110011110000000000000
000000000000010101000010110000101111011110000000000000
001000000000000000000110001001011011001000100100000001
100000000000000000000000000011111101111011100000000000
010010100000000000000010100000001111011010010100000000
110001000000000000000100000001011111100101100000000100
000000000010000011100010110011100000001111000100000000
000000000000000000100010001011101110110000110000000100
000000100000001000000110000001011010000011110000000000
000001000000000101000000000011110000101001010000000000
000000000000000001100010111000011011011010010110000000
000000000000000000000010101011011100100101100000000000
000000000000001000000110110101101000011010010100000000
000000000000000001000010000000111100011010010000000100
010000000000001000000110101000001111011010010100000100
110000000000000001000000000111011001100101100000000000

.logic_tile 19 4
000000000000000001100000001001000000101001010100000000
000000000000000000000000000101001111100110010000000000
001000100000001001100110001111011010111101010100000000
100001000000000001000000001101100000010100000000000000
010000000000000000000111000111000001100000010110000000
110000000000000000000100001111101000111001110000000000
000000000000000011000000000011001110101001010100000000
000000000000000000000011110111110000010101010000000000
000000000010001000000110010111011000101000000110000000
000001000000000111000011101111100000111101010000000000
000000000000100000000000001111001100111101010110000000
000000000000000000000000001001100000010100000000000000
000000000001001000000010110000001100111000100110000000
000000000110100001000011111111011101110100010000000000
000000000000000000000000010101101111110001010110000000
000000000000000000000010000000011111110001010000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000000111100000000000000100000000
000000000000000011000000000000000000000001000000000001
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000001011101100010110000000
000000000000000000000011000001001111011100100000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000000000000000000001011101100100000010000000000
000000000000000000000000000111001101111101010000000000
001000000000001101000110000111100000000000000100000000
100000000000000111000000000000100000000001000000000000
010000000100000000000010000001101011101000010000000000
110000000000001101000000000011101110011101100000000000
000110100001010000000000000000000001000000100100000000
000000000000001111000000000000001010000000000000000000
000000000000001001100000010011100000000000000100000000
000000000000000001000011100000100000000001000000000000
000000000000000001000010001111011111000110000000000000
000000000000001001000100000111101100000101000000000000
000000000000000000000110000000011001110000000001000001
000000000000000000000000000000001100110000000000000101
000000000000001001000010000000011000000100000100000000
000000000000000001000100000000000000000000000000000000

.logic_tile 2 5
000000000000000101000110000111011100010110100000000000
000000000000000000100010111001110000000011110000000000
001000000000000000000000000011100000000000000000000000
100000000000000000000000000001100000111111110000000000
010000000000001001100011101001000001101001010000000000
110000000000000001000100001011001100110000110000000000
000000000000000001100000000101011101110100010110000000
000000000000000000000000001011001111010001110000000001
000000000000000101000011101101001100101010010110000000
000000000000000000100000001111001111011010100010000000
000000000000001000000011101000001000010101010000000000
000000000000000101000010011011010000101010100000000000
000000000000000101000011110000000000010110100000000000
000000000000000000000010000111000000101001010000000000
000000000000010000000110000101101110101001100100000000
000000000000000000000010101001011111010101100000000101

.logic_tile 3 5
100000000000001000000010010011000000100000010000000000
000000000000000111000011110000101111100000010010000110
001000000000000000000000010001100000000000000100000000
100000000000000000000011010000100000000001000000000110
010001000000000101000011110111001100100101100000000000
010000001010000000100110000000001011100101100001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000001000000000001100010100000001010101000000000000000
000000100000000000000000000101010000010100000000000000
000010100000000001000000000001000000000000000110000000
000001000000000000100000000000000000000001000000000000
000100000000001000000110000000000000000000000000000000
000000000110000001000000000000000000000000000000000000
000010001110000000000000001000000001111001110000000111
000000000000000001000000000011001110110110110010000100

.logic_tile 4 5
100000000000100001100000001001000001101001010000000000
000000000001000000000000001111001110110000110000000001
001000000000000000000111000000000001000000100100000000
100001000000000000000100000000001001000000000000000000
010000000000000111000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111100000000000001110000100000100000000
000000001010000000100000000000010000000000000000000000
000010100000100000000000000000000001000000100100000000
000000000001000000000000000000001010000000000000000000
000000000000000000000000000000011110000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000100000000
000001000000000000000000000101000000000010000000000001
000000000001010001100110000000000000000000000000000000
000000000000000000100100000000000000000000000000000000

.logic_tile 5 5
000000001100000101100000000011101101101000010000000000
000000000000000000000000000111101000110100000000000000
001000000000001000000000000000001010000011110000000000
100000000000000101000000000000000000000011110000000000
110010000001010101000000000000001100000011110010000000
100000000000000000100000000000010000000011110000000000
000000000000000101100111100111000000000000000000000000
000000000010001101000000000000100000000001000000000000
000010000001100101100011000101111101110000000100000001
000000001001010000000100000111011000001111110000000000
000000000000000000000111000000000001001111000000000000
000000000010000000000000000000001010001111000000000000
000000100000000001000110000000000001001111000000000000
000001000000000000100100000000001000001111000000000000
000000000000000000000000000101111010111100000100000001
000000000000000000000000000001100000000011110000000010

.logic_tile 6 5
000000000000100000000011100000000001000000001000000000
000000000011010000000100000000001001000000000000001000
000000000000000101100010110000011001001100111000000000
000000000000000000000110100000011000110011000000000000
000000000000100101100000000000001000001100111000000000
000010000001010000000000000000001010110011000000000000
000000000000000000000011100011001000001100111000000000
000000000000001101000100000000100000110011000000000000
000000000010000000000000000001101000001100111000000000
000000000110000000000010110000100000110011000000000010
000000001110000000000000000000001001001100111000000000
000000000000100000010000000000001010110011000000000000
000000001110000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000100000
000000000000000000000000000101101000101010100000000000
000000000000000000000000000000100000101010100000100000

.logic_tile 7 5
000000000000000000000010100001101000000111100000000000
000000000001010101000111111011111100001111110000000000
001000000000000000000010101001001110000011110100000000
100000000000001111000100000011000000111100000001000000
010000001110000000000111110111101010010110100000000000
010000000000000000000111101101111111001111110000000000
000000000000001000000111000000001110001100110110000000
000000000000001111000100000000011011001100110000000000
000000000000001011100000011101111110000011110100000001
000000000000000111000010010111000000111100000010000000
000000000000000011100110001001001110000011110010000000
000000000001010000100000000011000000101001010000000000
000000000000000001100110000111101010110000000100000001
000000000000000000000000001101111111001111110000000000
010000000000001001100000011101100000001111000100000000
010000000000000001000010001011101100110000110000100000

.ramb_tile 8 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000010000000000000000000000000000
000000000000000101000011100000000000000000000000000000
001000000000000000000000001000000000000000000100000000
100000000000000000000000000101000000000010000001000000
010000000110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000100000001000000000000001001000011110000000000000
000010000000001011000000000000011110011110000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000001010001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 10 5
000000001010000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000100100100000
100000000000000000000000000000001110000000000000000000
110000000000100000000000000111011010010010110000000000
110000000000010000000000000000101001010010110000100000
000000000001000000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000000001100000000000000000000000000000000000100000100
000010100000000000000000000111000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000001000111100000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000

.logic_tile 11 5
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001001000000000001100000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000001
000000000000000000000000000000001011000000000000000000
000000000000100000000000000000001010000100000100000000
000000000001000000000000000000010000000000000000000010
110000000000000000000000000000000001000000100100000000
100000000000000000000000000000001000000000000000100001

.logic_tile 12 5
000001000000000111000000000000000000000000100100000000
000000100000000000000011010000001001000000000000000001
001000000000000000000000000000001010000100000110000000
100000000000000000000000000000000000000000000000000000
010001001100000111000011100000000000000000000000000000
110010100000000000100100000000000000000000000000000000
000000000000000000000000000000001100000011110000100000
000000000000000000000000000000000000000011110000000000
000000000000001000000000000001000000000000000110000000
000000000000000001000000000000000000000001000000000000
000000000000000000000000000000011100000100000110000000
000000000000101101000000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000001110000001110000000000
000000000000000000000000001101001010000010110000000000
001000000000000000000111010001101111100101100000000010
100000000000000101000110000000111001100101100000000100
110001000000000111100110001011100001001111000000000000
010000100000000000100110110101001000110000110000000001
000000000001010011100000000000001111110000000000000000
000000000000000000100000000000011001110000000000000000
000000001100000000000000010101000000000000000100000000
000000000000000000000011110000100000000001000000000000
000000000000000101100110001101111001000000100000000000
000000000000000000000000001011001100100001010000000000
000000000000001000000110101000011101001011010000000000
000000000000001001010000000001001010000111100000000000
000000100000000000000000000111000001000110000000000000
000000000000000000000000000000101001000110000000000000

.logic_tile 14 5
000000001000000000000110011000000000000000000100000010
000000000000000000000111111111000000000010000000000001
001000000000000000000111100000001011110000000000000000
100001000000100000000000000000011110110000000000000000
010000000000000000000010101001100001001111000000000000
010000000001000000000000001101101010010110100000000000
000000001010000111000010100000000000000000000100000000
000000001110000000000000000011000000000010000000000000
000000000000000101100000011000000000000000000100000000
000000100000000000000010100011000000000010000000000000
000000100000001000000000000000000000000000000100000000
000001001000000101000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000001011000000000010000000000000
000000000000000000000110100000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000011001010010110000000000
000000000001000000000000000111011011100001110000000000
001000100000000000000011101111011010000011110100000000
100000001110000000000000001001010000111100000000000000
110000000000000000000110000011001110000011110100000000
110000000000000000000000001101110000111100000000000000
000000000000001000000010101011100000010110100000000000
000000000010000001000000000101001110110000110000000000
000000000000000101000010100101101111011010010100000000
000000000000000000000000000000001100011010010000000000
000000000000000000000000010000000000000000000000000000
000001000000000101000010000000000000000000000000000000
000000000000001001100011110011000001011001100000000000
000000000000000001000110000000001111011001100000000000
110000000000000111100110000011101010001000100100000000
110000000000000000000000001111111101111011100000000000

.logic_tile 16 5
000000000000000000000000010111100000000000000100000000
000000000000000000000011100000000000000001000000000001
001000000000001000000000010000011000000100000110000000
100000000000000111000011110000000000000000000001000000
010000000000000000000000000011100000000000000100000001
010000000000000000000000000000000000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000001000000100100000100
000000000000000000000000000000001001000000000000000000
000010100000000111000000001000000000000000000100000000
000000000000000000000000001101000000000010000000100000
000000000000000000000000000000011110000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000001000010001111000000000010000000000000

.logic_tile 17 5
000000000000000001100110000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000100000000000000000011010001100111100000000
100000000000000000000000000000001000110011000000000100
010000000000100000000110100000001000001100111100000000
110000000001000000000100000000001101110011000000000100
000000000000000001100011100111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010111101000001100110100000000
000000000000000000000010000000000000110011000000000000
000000000000000001100000001000000000010110100100000100
000000000000000011000000000011000000101001010000000000
000000000000000000000110000001011110000100000000000000
000010000000100000000000001111001101000000000000000000
110000000000001111000000001011111010010100100000000000
110000000000000001100000000111011001011110100000000000

.logic_tile 18 5
000000100000000101000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
001000000000001101100110111001100001000000000000000001
100000000000001111000010100001101011100000010001000000
110000000000000000000000000001000000011001100000000000
110000000010000000000000000000001100011001100000000000
000000000000000111000111011101101111000001000010000000
000000000000000000000111011111001001000010100000000100
000000100000101000000000000000000000000000000000000000
000000100000010101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000001100010001101100000101001010011000100
000010100000000000000100000001100000111111110010000001
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 19 5
000000000000000000000000000000011101111000100100000000
000000000000000000000000000111011110110100010000000000
001000000100000000000000000000001110000011110010000001
100000000000000000000000000000000000000011110010000101
110000000000100000000000000000000000000000000000000000
010000000000010000000010100000000000000000000000000000
000000000000100000000000000111011110111101010110000000
000000001100010000000000001101000000010100000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100110000111011110111101010100000000
000000000000000000000000001011000000010100000000100000
000000000000000001000000001000011100111001000100000000
000000000000000000000000000111001110110110000010000000
000000000000000111000000011111011110111101010100000000
000000000000010000100010001111000000010100000000000000

.logic_tile 20 5
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
110000000000000000000000001111101100110100010100000000
010000000000000000000000001001101110010001110000100000
000000000000000000000000000000001110000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000110000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010001000010100000000000000000000000000000
000000001110000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000011111011011010010100100000
000000001110000000000010000000001110011010010001000000
000000000000000111100000001011001010010100000000000000
000000000000000001100000000001110000010110100000000010
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000111100000000000000100000000
000000000000001101000000000000000000000001000000000000
001000000000011000000000000000000000011001100000000000
100000000000101011000000001011001100100110010000000000
110000000000001001000000010011001010010110100000000000
110000000000001001000011010111100000111100000010000000
000000000000001000000010100111100000000000000100000000
000000000000000011000110110000000000000001000000000010
000000000000001111000110100000000001000000100100000000
000000000000001011000000000000001101000000000000000010
000000000000000000000010001101101011010101100010000000
000000000000000000000010001111101101010110100000000000
000000000000000111000111000101000000111001110000000000
000000000000000000000000000001101100010000100000000000
000000000000001111000000011101111001111100010000000000
000000000000000011000010000101101011101000100000000000

.logic_tile 2 6
000000000000000101000000000000000001000000001000000000
000000000000000000100000000000001001000000000000001000
000010100000010000000010100000011001001100111000000000
000000000000000000000110100000011101110011000000000000
000000000010000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000010000000000101000000000000001000001100111000000000
000000000000000000100010110000001000110011000000000000
000010100000000000000000010000001001001100111000000000
000000000000000000000010100000001010110011000000000100
000000000000000000000110100011001000001100111000000010
000000000110000000000000000000100000110011000000000000
000100000000000000000110100101101000001100111000000000
000000000000000000000000000000100000110011000000000001
000000000000000000000000000000001001001100111000000001
000000000000000000000000000000001001110011000000000001

.logic_tile 3 6
000000000001000101000010100001111010010110100000000000
000000000000100000100110111001100000000011110000000000
001000000000000000000011000101011011110000000000000000
100000000000001001000010110001001110001111110000100000
010000000001111111000011100101101101011010010000000000
110001000000010001100010100000101001011010010000100000
000000000000001101000000010111100000010110100000000000
000000000000000001000011110000000000010110100000000000
000000100000000101000000001001011110101000010000000000
000001000000000000000000000101001010110000010000000000
000000000000000000000000000000001110011010010010000000
000010000000000000000000001001011010100101100000000000
000000000000000001100010100000001010010101010100000001
000000000000000000000100000111010000101010100000000001
010000000000001001100000001000001001011010010000000000
010000000000000101000000001001011010100101100000100000

.logic_tile 4 6
100000000001000000000000010000000001000000100100000000
000000000000001001000011110000001011000000000000000000
001000000000000000000000010000001100000011110000000000
100000000000000000000011010000000000000011110000000000
010000000000000000000000000000000000001111000000000000
010000001000001111000000000000001000001111000000100000
000000000000000000000011100001100000000000000100000000
000000000000000000000000000000100000000001000000000100
000001000000001000000000000111000000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000101100000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
100000000000000000000000000001101111010110100000000000
000000000000000000000000001011011000001111110000000000
001000000000001101100000000111100000000000000100000000
100000000000000101000000000000100000000001000000000000
010001000000101000000011100000011100000011110000000000
110000100001000101000000000000010000000011110000000000
000000000000000111110000001011101111010111100000000000
000000001000001001000000000101011110001111010000000000
000000001100000000000000011000000000000000000100000000
000000000000000000000010100101000000000010000000000000
000000000000001000000111000000000000000000100000000000
000000000000001001000100000000001010000000000000000000
000000000000101000000010101111101110101001010000000000
000000000001011001000111100111100000111100000000000000
000000000000001101000010010000000000000000000000000000
000000000110000001100010010000000000000000000000000000

.logic_tile 6 6
100001000000001111000000000011111010010010110000000000
000000000000001001000000000000011011010010110000000000
001000000001011000000011110011011010010110100000000000
100000000000000111000011101111000000111100000000000000
110000000000000000000110001000000000000000000100000000
010000000000001111000000000001000000000010000001100000
000000000000000001100000010001011000001011010000000000
000000000000000000000011110000011100001011010000000000
000000000110101101100000010101000000010110100000000000
000000000111010101000011010000000000010110100000000000
000000000000000101100000000000001111001011010000000000
000000000000000000000000000111011110000111100000000000
000000000000001000000110010000011000000100000100100000
000000000000000001000111100000010000000000000000000000
000000000000101000000000000000000000001111000000000000
000000000000000101000000000000001000001111000000000000

.logic_tile 7 6
000000000001000101100000000001100001001111000100000000
000000000100000101000011100011001111110000110000000100
001000000000001101100110000001000000001111000100000000
100000000000000001000000001011001100110000110000000100
010101000000001001000110110001001010000011110100000000
010000100000000101100010000101010000111100000010000000
000001000000000011100000001101101111100101100100000000
000010101110000000100000001001011101001100110000000100
000000000000001001100011101101000001001111000100000100
000000000000000001000100000001001100110000110000000000
000000001100001001100011101111101010000011110100000000
000000000000000011000100000011010000111100000000000100
000000000000000000000110000001001010000011110000000000
000000000000000000000000000101010000101001010010000000
110000000000000111000111100101100001011001100100000000
100000000010000000100100000000001001011001100000000100

.ramt_tile 8 6
000011100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010100000100000000000000000000000000000
000000100000000000000000000000000000000000
000011000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000100000100000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 9 6
000001000000001000000110010001111110011010010100000000
000000100000000001000010010000001000011010010000000000
001000001010001011100000010011000001011001100000000000
100000000000000001000011000000101010011001100001000000
010000000000001000000011111101000001001111000000000000
110000000000001111000010001101001010010110100000000000
000000000000001001100110010111101100011010010110000000
000000000000001101000011100000101001011010010000000000
000000000000001000000000011101011100000011110110000000
000000000000000111000010100001100000111100000000000000
000000000000000111000000000101111010011010010110000000
000000000000000000000000000000011010011010010000000000
000000000000100000000000000000011011001011010000000010
000000000001000000000000001001011001000111100010000000
110000000000001000000010101001000001010110100000000000
100000000000000111000000000001001110110000110000000000

.logic_tile 10 6
000000000100000011100111001000001010111100010100100000
000000000000000000000000000011001100111100100000000000
001000000000000111100011110000011000111000110100000010
100000000000001101000011110111011010110100110000000100
110000000000000111000011100111001010111101010100000000
010000000000000111100110110111000000111100000000000000
000000000000001000000110000000011101010010110000000000
000000000000001011000000000001011111100001110000000000
000000000000000000000000000001101010111100010100000000
000000001100011111000010000000001100111100010000100000
000000000000001000000000011101001011010100000001000000
000000000000100001000011100101101110000100000000000000
000000000000000001100110000001001011010010110000000000
000000000000001111000100000000111011010010110001000000
000010000000001000000000011111011000000011110000000000
000000000000000011000010001001100000101001010000000000

.logic_tile 11 6
000000000000000000000111100000011100000100000100000000
000000000000000000000000000000000000000000000000000010
001000000000000000000000011000011000010101010000000000
100001000000000000000011011111010000101010100000000000
010001000000000000000011100000011100000100000110000000
110000001100000011000000000000010000000000000000000010
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000100
000000000000100000000000000000001010000100000000000000
000000000001000000000010110000000000000000000000000000
000000100000000101000010100000000000000000100100000100
000001000010010000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 12 6
100000000000000000000011101101111100000110100000000000
000000100000000000000011101011111010001111110000000000
001000000000000011000010010000000000000000000000000000
100000000100000000100110110000000000000000000000000000
000000000000001001000010101101011110000000010000000000
000000001110000001000111101001011011000000000000000000
000000001101010011000011111000011010101000000000000000
000000000000010000100111100111010000010100000000000000
000010000010000000010110011111101111101101010000000000
000001000000000000000010000011001010011000100000000000
000000000001001000000011100001001100111011110110000000
000000000000100101000010011001111101110011110000000000
000001000000001000000011001001111011100010010000000000
000010100000000111000100001111111010010111100000000000
000000000000001000000110010101001111011100100000000000
000000000000101011000010101101011000101100100000000000

.logic_tile 13 6
000000000000000011100010011101111000010110100000000000
000000000010000000100111010001001011000011000000000000
001000000000001101000000001101011001100101100000000010
100000000000000011000011010001101010110011000010000000
110001000000000111100010110000001111011010010100000000
010010100000000111000010011001011010100101100000000010
000000000000101011100110010000001110101000000000000000
000000000001001001000011100111010000010100000001000000
000000000000001000000000000111001011101100010000000000
000000000000000111000010000101001001101100100000000000
000000000001010011100000001011011110001100000000000000
000000000000100000000000000011011000110000000000000000
000000000000001000000111010001000000100000010000000000
000000000000001101000010000000101010100000010000000000
010000000000000000000010000000011011011010010100000000
000000000000000000000100001101011011100101100000000000

.logic_tile 14 6
000000000000000101000000000111001010100101100000000000
000000000101000000100010100101011110110011000010000000
001000000000001000000010011011011001110000000000000000
100000000000000001000111100011111001000000110000000001
010000000000000101000111010000000001000000100100000000
110000000000000000000011000000001011000000000000000100
000000000000000000000110101111100000000000000000000010
000000000000001001000000001111100000111111110000000000
000000000000000000000110110011000001001111000000000000
000000000000000000000010111001101011010110100000000000
000010100000000111100110100111001010010110100000000010
000001000000000000100000001101001110000011000000000000
000000000000001111100000000000011010000100000100000000
000000000000001001000000000000000000000000000000000000
000000000000000000000111010001100001001111000000000000
000001000000000000000110000001001101101001010000000000

.logic_tile 15 6
000000000000000001100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000001000000000000000000100000010
100000000000000000000000001111000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000010001101000000000010000001000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000110000000000000000001000000000010000000000000
000000000000000000000110000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
010000000000000000000000010000001110000100000100000000
000000000000000000000010000000010000000000000000000000

.logic_tile 16 6
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000010100001011100110001010100000000
100000000000000000000110100000111101110001010000000000
010001000000000000000011101001100001001111000000000000
110010000000000000000000000111101001010110100000000000
000000000000000000000000000011101001110100010100000000
000000000000000111000010110000111110110100010000000000
000000000000000000000110010101100001101001010100000000
000000000000000000000010101001001101100110010000000000
000000000000000000000000000011101101000110100000000000
000000000000000101000010000000011011000110100000000000
000000000000000000000000001001100001001111000000000000
000000000000000000000000000111101001110000110001000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
001000000000000000000000000000001010000100000100000000
100000000100000000000011100000010000000000000000000001
110000000000000000000111001000000000000000000100000000
110000000000000000000011100011000000000010000000000000
000000000000000000000010000101100000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000100000000000001000000000000000000100000000
000000000001000001000010000101000000000010000000000000
000000000000000000000111100000000001000000100100000000
000000000110000000000000000000001001000000000000000000
000000000001000000000000000011100000000000000100000000
000000000000100000000010000000100000000001000000000000

.logic_tile 18 6
000000000000010101000000000000000000000000000000000000
000000000000110101000011110000000000000000000000000000
001000000000001011000110000000000000000000000000000000
100000000000001111100000000000000000000000000000000000
010000000000000001000011100001011000111101010000000000
010001000000000000000100000000010000111101010010000000
000000000000000000000000000001100000000000000100000000
000000001110001101000000000000000000000001000000000100
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000111001110000000000
000000000000000000000000000101001000100000010000000000
000000000000000000000000001000001010000001010000000110
000000000000000000000000000001010000000010100000000000

.logic_tile 19 6
000000000000000000000010111000001100011010010100000000
000000000000000000000110000011011100100101100010000000
001000000000000000000110000101101110011100000000000000
100000000000000000000000000011001010001000000010000000
010000100000000101000111000001011000000011110000000000
110001000000001101100010001111110000010110100000000000
000000000000000111100000010011101100000011110000000000
000000000000000000000010101011000000101001010000000000
000000000000001101000010101101101011000010100000000000
000000000000000001100000000111111010000010010010000000
000010100000001001100000000001001011011010010100000100
000001000000000101000000000000101100011010010000000000
000000000000000101100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000101000000001000001110011010010100000000
100000000000010000100000001001011001100101100000000001

.logic_tile 20 6
000001000000000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
001000000000000001100000001001101110000011110100000000
100000000000001101000010110001000000111100000001000000
010010000000000101000000000000000000000000000000000000
010001000010000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000001100001001111000000000000
000000000000000000000000000111001000101001010000000000
000000000000000000000000000001101011011110000000000000
000000000000000000000000000000101011011110000000000000
000000000010000001100000000101100001001111000100000000
000000000000000000000000000101101001110000110001000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110100000
000000000000000000000000000001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011101111110110000101000000
000000000000000000000011100111111001110000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001110000000000011100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000010110000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000011100110000001001001011011100000000000
000000000000000000100011100101011011001011000000000000
001000000000000000000000000011100000010110100100000000
100000000000000000000000000000100000010110100000000000
010000000000000001100000000000001100000011110100000000
010000000000000000000000000000000000000011110000000000
000000000000000000000010100000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000111100000000000000000000000100100000000
000000000000001111000000000000001100000000000000000000
000000000000000000000110110000000000001111000100000000
000000000000000000000010100000001110001111000000000000
000000001110001101100000000000000000010110100100000000
000000000000000111000000000111000000101001010000000000
000000000000000000000111000000000001001111000100000000
000000000000000000000100000000001101001111000000000000

.logic_tile 2 7
100000000000000000000110011101001001000100100010000001
000000000000000000000010001101101001010010000000010000
001000000000000000000000000011101001011010010000000000
100000000000000000000010110000011100011010010000000000
010010000000101000000111100001001010100001110000000000
110000000001001001000011010000101111100001110000000000
000000000000000001000110000000000000000000100110000000
000000000000000101000000000000001100000000000000000000
000001000000000011100000010101101110101101000000000000
000000100000000000000010010000011101101101000000000001
000000000000001001000110100000000000001111000000000000
000000000000000101000000000000001110001111000000000000
000000000000000101000110100011100001110000110000000000
000000000000000101000010110111101010001111000000000000
000000000000010000000000000101101111000111100000000000
000000000000000000000000000000001101000111100000000000

.logic_tile 3 7
000001000000000000000000000000000000000000001000000000
000000100000000000000000000000001100000000000000001000
000000000001010000000000000000001101001100111000000000
000010000000000000000000000000001111110011000000000000
000000000000000001100010100000001000001100111000000000
000000000100100000100100000000001010110011000000000000
000000000000000111000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000101000000011100000001001001100111000000000
000000000001000101000010100000001110110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000010000000000000000100000110011000000000000
000000001100000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000001000000000101000000010101101000101010100000000000
000000000000000000000010100000000000101010100000000000

.logic_tile 4 7
100000000000000000000110100000000001001111000000000000
000000000000000000000100000000001000001111000000000000
001000000000000101000000000101011011101101000000000000
100000000000000101000000000000101100101101000000000000
110000100000000111000011101101111111010111100000000000
110000001010000000100100001011001111000111110000000000
000000000000000101100000000000000000000000100100000000
000000000000001001000000000000001001000000000000000010
000000000000000000000010000011000000000000000110000000
000010000000000000000100000000100000000001000010000000
000000000000000101000000010000000001000000100100000000
000000000100000000100010010000001111000000000000000010
000000000000000000000010000000011000000011110000000000
000000000010000000000000000000000000000011110000000000
000000000000000000000010100101000000000000000100000000
000000001100001101000011100000000000000001000000000010

.logic_tile 5 7
000000000000000011100000001000011101111000010000000000
000000000000000101100010110011011001110100100000000101
001000000000000111000110100111000000110000110100000000
100000000000000000000010101111001110001111000010000100
110000000001000101000010110001011001100101100110000000
100000000000000000000010100000001010100101100010000000
000000000000000101100000010001001110010010110000000000
000000000010100000000010010000111011010010110000000000
000000000000001001000000000001100000001111000100000000
000010100000001001000000000101101011110000110010000000
000100000000001000000011101101001010000011110000000000
000000000000001101010100001001100000101001010000000000
000000000000001101000111111111101101110101000110000001
000000000000000111100111100111001111001010110000000000
000000000000001001100111001001001100000011110000000100
000000000000001001100000001101000000101001010000000000

.logic_tile 6 7
000000001100001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
001000000000010000000000000011011010101001010000000000
100000000000100000000010101011000000000011110010000000
110100000000000000000010000000000000000000000000000000
100000001011000000000000000000000000000000000000000000
000000000000001101100000000111111000011010010110000000
000000000000000011000000000000011110011010010000000001
000010101100011001100111000101101100111100000100000000
000001000000000111000000000001000000000011110010000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000001101011010010100000000
000000001000001001000000000011011010100101100000000101
000000000000100001100000011101001110111100000100000000
000000000011010000100010011111100000000011110001000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000111101111010100000000000000
100000000000000000000000000101011101001001000011000000
010011101000001001000011100000000000000000000000000000
110010000000001111000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000001100000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100000000000001000000000101000000000000000100000000
000100000000000000000000000000000000000001000010100000

.ramb_tile 8 7
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001011000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100001000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100100000000000000000000000000000
000000000001010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000111100000000000011100000100000100000000
000000000001011001000000000000000000000000000000000000
001010000000000000000111110000011000000100000100000000
100001100010000000000111110000010000000000000000000000
110000000100100000000111100000000000000000000100000000
110000000000010000000100000001000000000010000000000000
000000000000000111100000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000100100000000111000000000001000000100100000000
000011100001010000000000000000001010000000000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000011100001000000000000000100000100
000000000000010000000100000000000000000001000000000000
000000100000000000000000000000000000000000100100000000
000000000000100000000000000000001101000000000000000000

.logic_tile 10 7
000000000000001011100000001011001010111001110000000000
000000001100011111100011100101001110101000000000000000
001000000000001000000010111101101011111001100000000000
100000000000000001000011000111001011110000100000000000
010000001110100111100010100001101111011010010100000000
010000000000000011000010110000111001011010010000000000
000000000000000111000111010000011110011010010000000000
000000000000001111100111110001011011100101100010000100
000000001000000001100011111101100001001111000100000000
000000000000010000000010010001001011110000110000000000
000000000000001000000000011001011010000011100000000000
000000000000101001000010111101001101000010000000000000
000010100000101111100000011000011110011010010100000000
000011100000000111100010001011011011100101100000000000
110000001000001111100111010011101100010110100000000000
110000000010000011100110000111010000111100000000000000

.logic_tile 11 7
000000000010000000000011000001000001010110100000000000
000000000000001111000011001001101101001001000000000000
001000000000000111100111111101011011101001010000000000
100000001010000000100010010111101101000010000000000000
110000000000001111000111110011011011001011010000000000
010000000000000101100011110000111011001011010000000000
000000000000001101100011110000000000000000100100000000
000000000000001001000010100000001111000000000000000000
000010100000000001100110000101101011110000010010100000
000001000000000001000111111101001111100000000010000100
000000000000000011100110000001101011001011110000000001
000000000010000000100011100011101000010111110011000000
000000000000100000000000000011100000000000000100000001
000000000000000000000011100000000000000001000000000000
000000000000000000000011101001001100001000000000000000
000000000000001111000100001001001011000110100000000000

.logic_tile 12 7
000000000000001000000000010101111110101000000000000000
000000000000000101000010100000010000101000000000000000
001000000001011111100000010011011000010000110011000010
100000000000100001000011110111111111000000110011000000
110000000000001000000111101101001100000010100000000000
110000000000000001000010000011111100000001100000000000
000000000000100111000110001001001010000001000000000000
000000000000011001000010000001011010001001000000000000
000001100000000001100111111000011100010010110000000000
000011100000001011100010000101001001100001110000000000
000000000000000001100000000101101001011010010100000000
000000000000011101000000000000011100011010010000000000
000000000000101000000010011011011011011101110100000000
000000000000000101000011000001011011010001000001000000
110000000000000001000000001101111000000011110100000000
110000000000000000000011111101100000111100000000000000

.logic_tile 13 7
100001000001000011100000000001001010000000100000000000
000000000000101111000011100001011100010000110000000000
001000000000000101000010101011111100000110000000000000
100000000000000000000100000011011111000010000000000000
000000001011010000000111110000001100101000000000000000
000000000000100101000011101101010000010100000000000000
000000000000000000000010000000001001110000000001000000
000000000000000001000000000000011010110000000000000000
000000000000001001100010001101011110000011110000000010
000000000000001111000010111101000000101001010000000001
000010100000001101000000011111001101111111110101000000
000000000000000101100011000001111111110111110000000000
000000000000100000000010110101011111011010010000000110
000000000000000000000010000000001011011010010000000000
000010000000000000000000010000000001011111100100000000
000000000000000001000010100011001001101111010010000000

.logic_tile 14 7
000000000000000001100000001111001010000001010000000000
000000000000000111000010100101101100000110000001000000
001000000000000101000010110001111010011010010100000000
100000000000000101000010010000011000011010010000000000
010000000000001000000111001001100001001111000000000000
110000000101001011000000001111101001101001010000000000
000000000001010111000110010001001111010010110000000000
000000000000001101100111010000111000010010110000000000
000000000000001000000000000101100000100000010000000000
000000000000000101000000000000001110100000010000000000
000000000000000000000000001001001100100000010000000000
000000000000000000000000001101001010010100000000000000
000000000001010101100010001000000000000000000000000000
000000000000000000000010000111000000000010000000000000
010000000000000101000110000001111111011010010100000000
000000000000000000000000000000111001011010010000000000

.logic_tile 15 7
000000000100000000000000010111000000001111000000000000
000000000000000000000010011001101100110000110000000000
001000100000000101000000001111000001001111000000000000
100011100000000000000000001111001101110000110001000000
110000000000000000000000000111111100011110000000000000
110000000000000000000010110000111110011110000000000000
000000100000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110010000011100000100000100000000
000000001000101111000010110000010000000000000000100000
000000000000000101000111100101011000010101010000000000
000000000000010000000111110000100000010101010000000000
110000000000000000000010100011001000011110000000000000
010000000000000000000010000000011111011110000000000000

.logic_tile 16 7
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000111011110001100111000000000
000000000000000000000000000000110000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000011000000000000000000000111001000001100111000000000
000011000000000000000000000000100000110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000010110000001111110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000010100000001101110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000101000010100000001001110011000000000000

.logic_tile 17 7
000000000000000101100010101101011100000110000000000000
000000000000000101000010100001101110000011000000000000
000000000000000101100000000101011010101000000000000000
000000001010010101000010100000100000101000000000000000
000000000000000101000110111101111000010111100000000000
000000000000000101100010101101001000001011100000000000
000000000000001101000010110101101011111001010000000000
000000000000000101000010100101011010110100010000000000
000000000000000000000000001111001110000001010000000000
000000000000000000000000001011011111010010100000000000
000000000001000001100000010001101010101000010000000000
000000000000100000000010000001101001110000100000000000
000000000000001001100110010101111001101000010000000000
000000000000000001000010001001101011111100110000000000
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 18 7
000000000000000011100110000111100000000000000100000000
000000000000000000100000000000100000000001000000000000
001000000000000011000000010001100000101001010000000000
100000000000000000000010000111101000100110010000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000011100000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000001000000000010000011110111000100000000000
000000000000000111000011110001011001110100010000000000
000000000000001000000010000000000001000000100100000000
000000000000000001000000000000001100000000000000000000
000000000000000000000110000000011100000100000100000000
000000000000000000000011110000010000000000000000000000

.logic_tile 19 7
000000000000001101000000000001011011111001000000000000
000000000000001011100010100000011010111001000000000000
001000000000000101000000000111001010101001010100000000
100000000000000000000000000101100000101010100000000000
110000000000000111100010000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
000000001110000011100000000101001010110100010100000000
000000000000000000100010110000011101110100010000000000
000000000000000001100110100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110000001100000001111000000000000
000000000000000000000000001001001110010110100000000000
000000000000000000000000000001001010101001010100000000
000000000000000000000000000011000000010101010000000001

.logic_tile 20 7
000001000000000101000111011000001000101100010100000000
000000100000000000100011010111011110011100100000000000
001010100000000000000000000111101010010111100000000000
100000000000000000000000000111011000001011110000000000
010000000000001000000010100000000000000000000000000000
010000000000000011000100000000000000000000000000000000
000000000000001000000000001111000000111001110100000000
000000000000000001000000000101001001010000100000000000
000000000000000000000000000101011110101000000100000000
000000001010000000000000000111010000111101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000111001010101100010100000000
000000001010000001100000000000001110101100010000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000101000000010000000000000000100110000000
000000000000000111100011100000001011000000000000000010
001000000000000000000000001000000000001001000000000001
100000000000000101000000000101001110000110000010000000
010000000000000000000110000001011101100101100000100000
010000000000000000000010100000001110100101100000000000
000000000000000101000000000000000000010110100000000000
000000000000001001000000000111000000101001010010000000
000000010000000001100000001011111111001110100000000000
000000010010000001000000000001101101001101100000100000
000000010000000101000110110000001100111100110000000000
000000110000000000000010000000001100111100110010000000
000000010000001000000000001111101010111001100000000000
000000010000000001000000000101011000110000100000000000
000000010000001001000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000010111000011011000111100000000000
000000000000000000000110100011001101001011010000000000
001000000000001000000000000011011110000011110000100000
100000000000000001000000001101100000111100000000000010
010000000000001000000011101011001000111100000000000000
110000000000000011000010110001110000101001010000000000
000010000000000000000010000000001000010101010010000000
000000000000000101000000000101010000101010100000000000
000010010000100000000010110000001011001011010000000000
000000010001000101000010101011011110000111100000000000
000000010000000000000000011000001110011010010000000000
000000010000001101000010110111011001100101100000100000
000000010000101000000010101111100000000000000000000000
000000010000000101000000001101101100011001100000000000
000000010000001101000000010000000000000000000100000000
000000010000000001000011010111000000000010000000000000

.logic_tile 3 8
000000100000000000000011100111011101011010010000000000
000000000000000000000011100000001010011010010000000000
001000000000000111100000001101011000010110100000000000
100000000000001111000010100001010000000011110000000000
010000000100000001100000010001011110010110100000000000
010010000000000000100011000111110000000011110000000000
000000000000000101000011100000000001001111000000000000
000000000000000101000111110000001110001111000000000000
000100010000000101100000001101011011110001100100000000
000000010000100000000000000111111100001101100000000100
000000010000001001100000000101100001010110100000000000
000000011010000001000010001111101010001111000000000000
000000011100000101000000010000001100000011110000000000
000000010000001001100010010000000000000011110000000000
010000110000011001000000000000011100000011110000000000
010001010000000101000010000000010000000011110000000000

.logic_tile 4 8
100010100000100111000110010000000001000000100100000000
000000000000000000000111100000001011000000000000000000
001000000000000011100000000000000000000000100100000000
100000000000000000100000000000001010000000000000000000
010000000000101001100000000000000001001111000000000000
010000000101001111000000000000001111001111000000000000
000000000000000000000011100011100001001111000000000000
000000000000000000000111101001001000010110100000000001
000000010000101000000000000111100000000000000100000000
000000010000010001000000000000100000000001000000000000
000000010000001000000000000011000000010110100000000000
000000010000000101000000000000000000010110100000000000
000000010101010000000111000000000000000000100100000000
000000010000110000000100000000001111000000000000000000
000000010000000000000110101101000000101001010000000000
000000010000000000000110001101001000110000110000000000

.logic_tile 5 8
000000000000001000000010101000001010011010010100000000
000000000000001111000000001001001011100101100010000000
001000000000001001100000010000001111011010010100000000
100000000000000001000011110011001011100101100000000000
110000000000001000000110010101001110011010010100000000
110000000000000001000010000000111101011010010000000000
000000000000000000000111100111000001010110100000000000
000000000000000000000010110011001011110000110000000000
000010110000000011100000011000001001011010010100000000
000000010000000000000011100001011110100101100000000000
000000010000000000000110010001101010010110100000000000
000000010000001111000010000101110000111100000000000000
000000010000000001100010011000011001011010010100000000
000000010100000000000010011101001101100101100010000000
110000010000000001000000001001000000000000000110000000
010000010000100000000000001011000000111111110010000000

.logic_tile 6 8
000000000000001000000000000011011000010111100000000000
000000000000000001000010111001111110001111010000000000
001001000000000000000110000011100000000000000100000000
100010100000000000000000000000100000000001000000000000
010000000001010000000111101111111100010010100000000000
110000001010100000000010001101101000000000100000000000
000000000000000000000010100000000000000000100100000000
000000000000000000000110000000001110000000000000000000
000000010000000000000110100000000000000000100100000000
000000010000000001000010000000001100000000000000000000
000000010000000001100000000011000000000000000100000000
000000010000000000000010000000100000000001000000000000
000000010000100001100000000000001010000100000100000000
000000010000010001000000000000010000000000000000000000
000000010000000000000000010000000001000000100100000000
000000010000000000000010100000001011000000000000000000

.logic_tile 7 8
000000000000001001100110100111011011111001010000000000
000000000000000001000011100111001011110100010000000000
001000000000001000000000010011000000000000000100000000
100000000000000101000010100000000000000001000010000000
010001000001010000000110111001011110111001010000000000
010000100000000000000010101001101111110100010000000000
000000000000001001100111111000000000000000000100000000
000000000001000101000110101111000000000010000010000000
000000010100000000000000001111001010010000110000000000
000000010000001111000000000101111000100000010000000000
000000011110101000000000000001101011000110100000000000
000000010001000001000000000111011110001111110000000000
000000010000000001100010110101100000101001010000000000
000010010001011101000110001111100000000000000000000000
000000010000000000000000010011111010010110100000000000
000000011110001101000011100001010000000010100010000000

.ramt_tile 8 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000110000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 8
000000000000000101000010101001011000000110100000000000
000000000000000101000010100001101000001111110000000000
000000000000000101000010100101101010101000000000000000
000000000000001101100010110000010000101000000000000000
000000000000000101000010101101011010000110000000000000
000000000000000000100110110011101110000011000000000000
000000000000000101000000001001011001101000010000000000
000000000000000101000000000001011001111100110000000000
000000010000001000000110010001011110101000010000000000
000000010000000001000010001001011010110000010000000000
000000010000001000000110001011001100000000110000000000
000000010000000001000000001011101101010000110000000000
000000010000100001100000000000011110000011110000000000
000000010001010000000010000000010000000011110000000000
000000010000000000000000000001111010101000010000000000
000000010000000000000011111001001111111100110000000000

.logic_tile 10 8
000000000000000000000011101111011100000011110000000000
000000000000000111000100001011110000101001010000000000
001000000000000011100000000001001110010010110010000000
100000000000000000100000000000011001010010110000000000
110000000000100000000000001111100001000110000000000000
010000100110000000000010001111101010001111000000000000
000000000000000101100000001000000000000000000100000000
000000001100000000000000000111000000000010000000000000
000000010000000000000000010000000000010110100000000000
000000010000000000000011111111000000101001010000000000
000010110000000000000010110001001110011010010000000001
000000010000000000000111100000011001011010010000000000
000001010000100000000110010101000000010110100000000000
000000010000000000000010000000100000010110100000000000
000000010010000000000110001000000000000000000100000000
000000010000001111000110110001000000000010000010000000

.logic_tile 11 8
000000000000110000000010100011011100011110000000000000
000000000000110000000000000000111101011110000000000100
001000000000000000000110111101111000000011110000000000
100000000100000000000011011101110000101001010000000000
110100000001001101100000001000000000000000000100000000
110010000001010101000000001011000000000010000000000000
000000000110101000000110011101000000010000100000000000
000000000001001111000011111001001001010110100000000000
000000010010000000000010001000011011011010010000000000
000000010000000000000110001101011001100101100000000000
000000010001011000000110010011100000000000000100000000
000000010000001001000110010000000000000001000000000000
000000010000000000000111100101011011011010010000000000
000010010001000000000000000000001110011010010000000000
000010010000000001100000000000011111001011010000000000
000000010000000000000000000101001010000111100000000000

.logic_tile 12 8
000001000000000000000111100011011110101000000000000000
000000100000000000000011100000110000101000000000000000
001000000000001000000110010111101011011010010100100000
100000000000001111000010100000001110011010010000000000
010000001100001001100110111111001000010100000000000000
010000000000001111000011111001111101000100000000000000
000000000000000111000000010001111000000010000000000000
000000000000000000000011101101011010000111000000000000
000000010000001000000110000011011110010101010000000000
000000010000000001000110100000110000010101010000000000
000000010000000111000000010000011101011010010000000001
000000010000000000100010010111011001100101100000000000
000000010000100000000110010011111011010100000010000001
000000010000010111000010101111011111011100000010000100
010000010000100101100111010011001010000010100000000000
110000010001000001100111100000010000000010100000000000

.logic_tile 13 8
000000000000000000000000010111101011010111100000000000
000000000000000111000011101001001111001011100000000000
001000000000001111100011100001111010101000000000000000
100000000000000101000100000111010000000010100000000000
110000100000000111100010110000000001100000010000000000
110000000000000001100111100111001110010000100000000000
000000000000001011100011101000011100000111000000000000
000000000000001101100100000101011100001011000000000000
000000011000000001100000000001100000000000000110000001
000000011010000000000011100101000000111111110010000000
000000010000000000000011101111111001111011010000000000
000000011010000000000110011011001001100001000000000000
000000010000000001000010000101011101111100010000000000
000000010000000001100010111011011111101000100000000000
010000010000001111100110100001001010010000000000000000
110000010000000101100000001101011111110000000000000000

.logic_tile 14 8
000000000000000011100010100000000000000000000100000000
000000000110000000000011100101000000000010000000000000
001010000000000101000010110000000000000000100100000000
100001000000001111000011110000001100000000000000000010
010010000000011101000110110001011100000011110000000000
010000000000000111000010010011100000111100000000000100
000000000000001101100111100101101011011100000000000000
000000000000000111000000000101111000111100000000000000
000000010000001101100010001001001011000000000000000000
000000010000000001000000001101001001010000000000100001
000000010000100001000110100101101111000101010000000000
000000010001010000000000001011011101001001010000000100
000000010000000000000011100000011000000100000100000100
000000010000000000000000000000010000000000000000000000
000000110000000000000000001001100000001111000000000000
000000010000000000000000000101001011110000110000000000

.logic_tile 15 8
000000000000000111000000001111000000010110100000000000
000000000000000000100010101001101001110000110000000000
001000000000000000000111010011101100011010010100000000
100000000000000111000111110000111100011010010000000000
010000000000000111000011100101101101011101110100100000
110000000000000000100011111011101101010001000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000011010000001100000010000000000000000000000000000
000000011100000000000010010000000000000000000000000000
000000010000000000000000001111001010001000010000000000
000000010000000000000011001001101011010010000000000000
000000011010000000000010110000011110000011110000000000
000000010000000000000010100000000000000011110000000000
010000010000000000000000000001101110000100100000000000
000000010000000101000000000001011011010010000000000000

.logic_tile 16 8
000000000000000000000000010001101000001100111000000000
000000000000001101000011110000100000110011000000010000
001000000000000000000010100001001000001100111000000000
100000000000001001000100000000000000110011000000000000
010000000000000111100000000101101000001100111000000000
010000000000000000100010110000100000110011000001000000
000000000000000011100000000000001000001100111000000000
000000000000000000000010110000001011110011000000000000
000000010000000111000000000011001000001100111010000000
000000010000000000000000000000000000110011000000000000
000000010000000011100000000000001001001100111000000001
000000010000000000100000000000001100110011000000000000
000000010000000000000000001000001001011010010000000001
000000010000000000000000000001001010100101100000000000
000100010000000000000000000101000000000000000100000000
000000010000000000000000000000000000000001000000000000

.logic_tile 17 8
000000000000000000000000001000001111011010010000000000
000000000000000000000000001101001111100101100000000100
001000000000100101000000000000000000000000000100000000
100000000001000000100010110101000000000010000000000000
110000001010001101000010100000011010000011110000000000
010000000000000111100100000000000000000011110000000000
000010100000000000000110100000000001001111000000000000
000000001010001101000000000000001000001111000000000000
000000010000110000000000010000000001001111000000000000
000000010000100000000011100000001001001111000000000000
000000010000000000000000000111111010000011110010000000
000000010000000000000000000111110000010110100000000000
000000010000000000000000000000000000010110100000000000
000000010000000101000000000101000000101001010000000000
000000011100100000000110100000001010000011110000000000
000000010001000000000000000000010000000011110000000000

.logic_tile 18 8
000000000000000000000000010000000000000000100100000000
000000000000000000000011100000001001000000000000000000
001000000000000001100000010101001101101000010000000000
100000000000000000000011011011001100110000100000000000
110000000000000101100000000000001010000100000100000001
010010000000000000000011110000010000000000000001100000
000000000010001000000000010000000001000000100100000000
000000000000000111000011100000001011000000000000000000
000000010000001001100110010001101101000110100000000000
000000010000000001000011101111001001000010000000000000
000010110000100101000000001000011100101000000000000000
000001010001000000100010111111010000010100000000000000
000000010000000000000010100111100000000000000100000000
000000010000000000000100000000000000000001000000000000
000000010000101000000000011000000000000000000100000000
000000010000000011000010000101000000000010000000000000

.logic_tile 19 8
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000100100000000
100000000000000000000011100000001010000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000001000000100100000001
000000010000010000000000000000001001000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000110000000000000000000000000000000
000000000000010101000011110000000000000000000000000000
001000000000000001100110000101100000000000000100000000
100000000000000000000010110011000000111111110001000000
010000000000000101000000011111101010000011110100000000
010000000000000000100010001111110000111100000001000000
000000000000000001100000010001011010110001100100000000
000000000000000000100010000011001001001101100001000000
000000010000000001100000000111111010000011110110000000
000000010100000000000000000101010000111100000000000000
000000010000000000000000001000011001011010010110000000
000000010000000000000000001001011000100101100000000000
000000010000000000000000001001111000000011110000000000
000000011010000000000000001001100000101001010000000000
010000011110001000000110010000011111010010110000000000
100000010000000001000110011101011111100001110000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000010011001101111000010000000000
000000000000000000000010010000011110111000010000000000
001000000000000000000000001000001001111000010000000000
100000000000000000000000000101011110110100100000000000
110000000000000000000000000101111110100101100000100000
110000000000000000000000000000001001100101100000000000
000000000000000000000000001000000000000000000100000000
000000000000001111000000001011000000000010000000000100
000000010000000001100111101111011110111100000000000000
000000010000000101000100000011010000000011110000100000
000000110000000000000010001011100000101001010000000000
000001011100000001000000001111001110110000110000000000
000000010000001000000010000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000001101100000010000001100000100000100000000
000000010000000101000010100000000000000000000000000001

.logic_tile 2 9
000001000000000000000000000000000001000000001000000000
000000001000000000000000000000001011000000000000001000
000000000000000000000000000000011011001100111000000000
000000000000000000000000000000011011110011000000000010
000000000100000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000010110010011101000001100111000000000
000000000000000000000110010000000000110011000000000000
000000010001000000000000000111101000001100111000000000
000000010000000000000010100000000000110011000000000000
000001010000001000000000000111001000001100111000000000
000010010000000101000000000000000000110011000000000000
000000010000000101000000000000001000001100111000000000
000000010000000000000000000000001101110011000000000000
000000010000010001000110100111101000101010100000000000
000000010000000101000000000000000000101010100000000000

.logic_tile 3 9
100000000000001000000000010011101110101001010000000000
000000000010101011000011110001000000000011110000000000
001000100000000000000000000001000001110000110000000000
100001000000000000000000000111001100001111000000000000
010000000000000000000000010011101010111100000000000000
010000000110000000000011010011110000000011110000000000
000000000000000111000010010000011010000100000100000000
000000000000000000100010010000010000000000000000000000
000100010100001000000000000000000001001111000000000000
000000011010000001000000000000001110001111000000000000
000000010000000101000010101000000000000000000100000000
000000010000000000100100001111000000000010000000000000
000100010010001000000000000000000001000000100110000010
000000010000001001000000000000001010000000000000000001
000000010000000111000000001000000000010110100000000000
000000010000000000000010001101000000101001010000000000

.logic_tile 4 9
000000000000000000000111100111000001110000110100000000
000000000000000000000000001111001101001111000010000000
001010000000000101100010100011011110100101100100000001
100000000000000101000010100000001100100101100000000001
110100000000000000000110100111111011110100100000000000
100000000000000101000000000000101000110100100000000000
000000000000000000000000001000011001100101100110000000
000000000000001001000000001001011000011010010000000000
000000010000000001000000010001111001111000010000000000
000000010010000001000010000000011001111000010000000000
000000010000000001000000010000001100100101100110000000
000000010000000000100011001001011010011010010000000000
000000010000000000000111000111111100100101100100000000
000000011010001101000100000000001011100101100010000000
000000010000001101100000001000011001011010010100000000
000000010000000001000010000101001111100101100010000000

.logic_tile 5 9
100000000000000000000111111000000000000000000100000101
000000000000000000000010101101000000000010000001000000
001000000001010001100000010000000000000000000100100000
100000000000100000000011111001000000000010000000000010
010000100000000011100111000101111101010010110000000000
110001000000001101100000000000101010010010110000100000
000000000000000101000111100001011000101001010000000000
000000000000000000000010100111110000111100000000000100
000010110000000001000010100001101100111000010000000000
000000010000000000000100000000001010111000010010000001
000000010110000101000000000111100000000000000110000000
000000010000000000100000000000000000000001000000000000
000000111100001000000110000011001010010010110000000000
000001010000101001000100000000101111010010110000000000
000000010000000111000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000

.logic_tile 6 9
000001000001010000000000000000000000000000100100000000
000000000100000000000000000000001110000000000000000000
001000001000000000000000001000000000010110100000000000
100000000000000000000000001011000000101001010010000000
110000001100000000000000000000000000000000000100000000
010000000000000000000000001111000000000010000000000000
000001000000000000000000001000000000000000000100000000
000000100000000000000000000111000000000010000000000000
000010110110000000000000010111000000000000000100000000
000001010000000111000011110000000000000001000000000000
000000011110000000000110000000001100000011110000000000
000000010000000000000000000000000000000011110000100000
000000011011100001100010010000000000000000000000000000
000000010001111101100010010000000000000000000000000000
000000010000001000000000000000000000000000100100000000
000000010000001001000000000000001111000000000000000000

.logic_tile 7 9
000000000110001000000110111000000000010110100010000000
000000001100000101000011110001000000101001010000000000
001010000000001111000110000101011110000111000000000000
100001000000000101000000000101001100000010000000000000
010000000000001011100011110001000000010110100000000000
010000000000001011000110100000100000010110100010000000
000000000000000000000000000001000000010110100000000000
000000000001001101000000000000000000010110100010000000
000000010001000111000000001001111010001000000000000000
000000010100100001000000000111101111101000000010000000
000000010000000000000000000000000000010110100000000000
000000010000000000000000001101000000101001010010000000
000000010000000000000010000000000000000000100110000100
000000010001010111000100000000001100000000000000000010
000000010000000111100000000101001011010111100000000000
000000010000100000000000000111101000000111010000000000

.ramb_tile 8 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001010000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000001000000001000000000
000010100000000000000000000000001001000000000000001000
000000000000000000000000000011011000001100111000000000
000000000000000000000010100000110000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000010000001001001100111000000000
000000000000001001000010010000001110110011000000000010
000000010000001000000000010000001000001100111000000000
000010110000001111000011100000001100110011000000000000
000000010000000000000111100011101000001100111000000000
000000010000000000000011110000100000110011000000000000
000000010000000000000000000101101000001100111000000000
000000010000000000000000000000100000110011000000000000
000000010000100000000000000000001001001100111000000000
000000010000011111000000000000001010110011000000000010

.logic_tile 10 9
000010000000101001100111101101001101010100000000000000
000011100000010111000111101111011100011000000000000000
000000001010000111000010100011111101010110000000000000
000000000000000011000000001011101111000001000000000000
000001000000000111100011101111111100010111100010000000
000000000110001111000111111111111011001011100000000000
000000000000001000000110001000000000010110100000000000
000000000000000001000000001001000000101001010000000000
000000010010101001000111000101011000000110100000000000
000000010000000111000100001101101010001111110000000000
000000010000001000000111010001101110101000000010000000
000000010000000111000111010111011000101001000000000000
000000010000001000000111000101111101000000010000000000
000010010000000001000000000001011011100000010000100000
000000010000000000000010010001001100010111100000000000
000000011000000000000011110011101001000111010000000000

.logic_tile 11 9
000000000000000101000000011111011000101000000010000010
000000000000000000000011111011111111011000000001100001
001001000000000000000011001001100000010110100000000000
100000000000000000000010111111101010110000110000000000
110000001010000000000011100000011110000100000100000000
000000000000000101000010100000010000000000000000000000
000001000000100000000111000000011011011010010000000000
000010100001000000000000000001011110100101100000000000
000000010000000000000000000011101010000011110000000000
000000010000000000000000001001110000101001010000000000
000000010000000000000110011000001000011010010000000000
000000010000000000000010101011011011100101100000000000
000010010100000000000111000000000000000000000100000000
000010110000000000000110111101000000000010000000000000
110000010000000000000000010000011011001011010000000000
100000010000000001000010000001011110000111100000000000

.logic_tile 12 9
000000000000010000000110100111100000000000000100000000
000000001010100000000000000000100000000001000000000100
001000000000001000000000010000000001000000100100000001
100000000000000101000010010000001011000000000000000100
010001000000000111100111000111011111001000000000000000
110000100000000101100100000101101100010100000000000000
000000000000001011100010001001100001001111000000000000
000000000000001011000111100101001101101001010000000000
000000010000000000000110000101111101011010010000000000
000000011010000000000100000000011000011010010000000000
000001010000101001000010000000000000100000010000000000
000000111101001001100000001001001111010000100000000000
000000010000000000000000011011101001100100010000000000
000000010110000000000010101101011001111000110000000000
000000010000001011100000000101111110000110100000000000
000000010000001111000010110101001101000011100000000001

.logic_tile 13 9
100010000000000111000000000000000000000000000000000000
000001000000000101100010110000000000000000000000000000
001000000000001111000111101011011101100000010000000000
100000000000000101000000001011111000111101010000000000
000010000000000000000010011001001010000000000000100000
000000000000001111000110000011001100000000100000000000
000000000000000101100000011111000001010000100000000000
000000000000001001000011010101001001110000110000000000
000000110000000101100000010011101100000001000000000000
000001010000000111000011100001001011000010100000000000
000000010000000011100111011001011010111111100110000000
000000010000001001100010100111101110111111110000000000
000000010000000001000000001011111010101011110000000000
000000010000001101100000001111111110000110000000000010
000000010000001011000110100111111001010111100000000000
000000010000000001000010011101001111001011100000000000

.logic_tile 14 9
000001000000000000000011100000011011011010010000000000
000000000000000101000000000101001110100101100000000000
000000000000001000000000001000000000100000010000000000
000000000000000011000000001111001101010000100000000000
000000000001000011100000010000001010000011000000000000
000000000000100001000010000000001000000011000000000000
000000000000000000000000000001000000100000010000000000
000000000000000001000000000000001010100000010000000000
000000010000001000000010000101101011000001010000000000
000000010000001111000000000101011110000011000000000000
000000010001011011100110110111001100000110100010000000
000000010000001111100011001001101111001111110000000000
000000010000000000000010011011111100000011110000000000
000000010100000000000110100001010000111100000000000000
001000010000000101100000000011111100011100000000000000
000000010000000000100010101111101001011101010000000000

.logic_tile 15 9
000000000001000011100011100101101010000011110000000000
000000000000100000000100001101100000111100000000100000
000000000000001000000110001001100000001111000000000000
000000000000001001000000001001001000010110100000000000
000000000000100000000110001001011110100100110000000000
000000000000010101000100000111111110100111000000000000
000000000000100000000111100000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000010000000000000000000111101001000110100000000000
000100010000000000000000000111111110000011010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000010101100110101000000000100000010000000000
000001010000000000000000001101001111010000100000000000
000000010000000101100000011101000000010110100000000000
000000010000000000000010001101101010110000110000000000

.logic_tile 16 9
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001110001111000000000000
001000000000000001100000001000000000000000000100000000
100000000000000000100000000011000000000010000000000000
110000000000000111100110000011100000010110100000000000
010000000000000000000000000000100000010110100000000000
000000000000001000000000000101000000000000000100000000
000001000000000111000000000000000000000001000000000000
000000010000000000000000000000011110000100000100000000
000000010000000000000010010000010000000000000010000000
000000011000000001000010101101000001001001000000000000
000000010000000000100000000101101000001111000000000000
000000010000000001100000001000000000010110100000000000
000000010000000000000000000111000000101001010000000000
000000010000000101000000000101000000010110100000000000
000000010000000000000010100000100000010110100000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001001001100000000000000000000000000000000100100000000
100000100000000000000010010000001011000000000000000000
110000000000000111100000000000000000000000000000000000
010000001110000000100010010000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000010000000000000000010000000001000000100100000000
000000010000000000000011010000001001000000000000000000
000000010000000000000000000000001000000100000100000000
000000010000000000000000000000010000000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001010000000000000000010
000000010000000000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000

.logic_tile 18 9
000000000000000001100000001001011100001011010000000000
000000000000000000000011100111011100001111110000000000
001000000001001011100000001011100000110000110000000000
100000000000110101100010100101001111010000100000000000
010000000000000101100000001111011110000110100000000000
010000000000000000000000000001001010001111110000000000
000000000001000000000000000000000000000000100100000000
000000000000000101000010110000001101000000000001000000
000000010000001000000011101111011001111001010000000000
000000010000000111000000001001001000111000100000000000
000000010000001000000110100101000001000110000000000000
000000010000000001000000000000001110000110000000000000
000000010000001000000000010000011010000100000100000000
000000010000000101000010000000010000000000000000000000
000000010000001001100000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000

.logic_tile 19 9
000000000000000000000000000000000000000000000100000000
000000000000000000000010011101000000000010000000000000
001000000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000010000000011100000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000010000000001101000000000000000000
000000010000000000000000000000000000000010000000000000
000000010000000000000000000000000000000000000001000011
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000101100000000000000100000000
000000010000000000000000000000100000000001000000000000

.logic_tile 20 9
000000000001010001100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000001000000000000000000100000000
100000000000000101000010101101000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001100000000000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001111000011110000000000000
000000010000000000000000000000011000011110000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001101000000000010000000000000
010001010000000000000000000000000000000000100100000000
100010110000000000000000000000001000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001010000000000000001000
001000000000000000000000000111011010001100111100000000
100000000000001111000000000000000000110011000000000000
110000000000000000000000000000001000001100111100000000
010000000000000000000000000000001001110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000111101000001100110100000000
000000000000000000000011110000000000110011000000000000
000000000000000000000000000000011010000011110100000000
000000000000000000000000000000000000000011110000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000

.logic_tile 2 10
100000000000000000000011100000001000000100000100000000
000000000010000000000100000000010000000000000000000000
001000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000001011001100000000000
110010000100000000000000001011001100100110010010000000
000000000000000001000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000001000000101100000010000001110000100000100000000
000000000000000000100010110000000000000000000000000000
000000001111011000000000000101111111100101100000000001
000000000100001001000000000000001001100101100000000000
000000000001010000000000000000000000000000000000000000
000000000110000111000000000000000000000000000000000000
000100000000000001100000001101111110101001010000000000
000000000000000000100000001001000000000011110000100000

.logic_tile 3 10
100001000000000000000010100000011000000100000100000000
000000100000000000000011110000000000000000000000000010
001000000000001011100000000000000000010110100000000000
100000000001011001100000000101000000101001010000000000
010100100000001000000111100011000000010110100000000000
110001000000101111000100000000000000010110100000000000
000000000000001000000000000000000000001111000000100000
000000000000000111000000000000001101001111000000000000
000100000000001001000010000101100000010110100000000000
000000000000101011100100000000000000010110100000000000
000000000000000000000000000011011000101001010000000010
000000000000000000000000001001000000111100000000000000
000010001111010000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000011
000000000000000000000010000111100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 4 10
000000000000000000000000000101011001101101110100000000
000000000000000000000011101101111100000100100000000010
001000000000001000000111100111000000111001110100000000
100000000000000001000110011101101110110000110000000000
010000000000001001100110001111001010101001010100000000
010000000000000001000010010001010000111101010010000000
000000000000000001100110001111111000101010010100000000
000000001010000001000000000101011101101001100000000000
000000100010000000000010010101001110111101010100000000
000001000000000000000110010101100000111100000000000000
000000000000000000000000000101101100111101010100000000
000000000000001111000000001101110000101000000000000100
000000000000000001100010101101001110111101010100000000
000000000000100001100100000101100000111100000000000001
000000000000000011100000000111011000110010100100000000
000000000000000000100000000000011010110010100000000100

.logic_tile 5 10
000001000000000101100000010001101010000011110100000000
000010100000000000000011111101100000111100000000000000
001000100000001000000111010101000000110000110100000000
100001001010001101000110101111001000001111000010000000
110001000001001001100110101111111011011101110110000000
010000000000100001000010100011001101010001000000000000
000000001000001011100011100001001110011010010100000000
000000000000000101000000000000111101011010010010000000
000000000000000000000110110001001110000111100000000000
000000000000000000000011110000011010000111100000000000
000000000000001000000000010101111000010010110000000100
000000000000000001000010000000011011010010110000000000
000000000000000000000110011101100001001111000100000000
000000000000000101000010100011001101110000110000000010
010000000000001000000110000101111110011010010100000000
010000000000000101000000000000111110011010010010000000

.logic_tile 6 10
100000000000000000000110011000000000000000000100100000
000010000000001101000011100011000000000010000000000000
001000001100000000000110110000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010000000000000000000110110000001001100001110000000000
010000000000000000000010101101011111010010110000000000
000000000001100000000111000001011111001011010000000000
000000000001111101000100000000001001001011010000000000
000000000100000000000000000101011110010101010000000000
000000000000000000000000000000100000010101010000000000
000001000000100000000010000101111001111000010000000000
000010100001010001000000000000111010111000010000000000
000000001001000000000000000000011100000100000100000000
000000000000100000000000000000010000000000000000100000
000000001110000001000011100000000000000000000000000000
000000000000001111000100000000000000000000000000000000

.logic_tile 7 10
000000000000000000000010100001111000101100000000000000
000000001010000000000110110101101001101000000010000000
001000000000000011100011110000000000000000000000000000
100000000001000000100011010000000000000000000000000000
110000000000000101000011110000000000000000000000000000
010000000000001101000111000000000000000000000000000000
000000000000100000000000000111011111000110100000000000
000000000101000000000000001101111111001111110000000000
000010100000000000000110000001001110001001010000000000
000001000110000000000011100000111011001001010000000000
000000000000101000000000010001100000100000010000000001
000010100001001111000011100101101101000000000000000000
000000000000000000000111000000000001000000100100000000
000001000000000000000110000000001100000000000010000010
000000000000000000000011100011100000000000000100000001
000000000000000000000011100000100000000001000010000000

.ramt_tile 8 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 9 10
000000000000000000000110000001001000001100111000000000
000000100000000000000100000000100000110011000000010001
000000000000000000000010100111001000001100111000000000
000000000000000000000100000000100000110011000000000001
000000000000000011100000000011101000001100111010000000
000000000000000000100000000000100000110011000000000000
000000001000000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000000000001
000001000000000000000000000111101000001100111000000000
000010000000000000000000000000000000110011000010000000
000000000000001000000110000000001001001100111001000000
000000000010000111000000000000001001110011000010000000
000001000000001000000110100000001001011010010000000000
000010000000000101000000000101001100100101100010000000
000000000000001000000000010000000001001111000000000000
000000000000001011000011100000001111001111000000000000

.logic_tile 10 10
000000000000000000000111100101100000010110100000000000
000000000000001001000100000000000000010110100000000000
001000000000001000000000010111111011010111100000000000
100000000000001111000011010011101111001011100000000000
010000000000000101000010001101101011101001110000000000
110000000000000111100100000011101111101000100000000000
000000000001011111100011100000000000001111000000000000
000000000000000001000110110000001101001111000000000000
000010100000000111000010100000000001000000100110000000
000001001100000000000100000000001000000000000000000000
000000000000000000000110000101001110101000000000000000
000000000000001001000000000000000000101000000010000000
000000000000000001100011001011101111101101010010000001
000000000001010000000110111101111001111101010001100010
000000000000000000000011110001001111000001000000000000
000000000000000011000011011001011110000001010000000000

.logic_tile 11 10
000000000000001101000011101001001010000011110000000000
000000000000001011000111100001010000101001010000000000
001000000000101111100000000011101110000000010000000000
100000000001010001000011101011101100000001110000000000
010001000000001001100110000101011100011101110100000000
010010000000000001000010101101001111100010000000000000
000001000000010000000000000011100000011001100000000000
000000100000000000000010100000001111011001100000000000
000000000000000001000111001001001010000011110100000000
000000000000000000100100000001010000111100000000000000
000000000000001001100000000000001111011010010100000000
000000000000000101000011110101011100100101100000000000
000000000001010001000110110111111010000011110100000000
000010000100000000000010000001110000111100000000000000
110000000110000000000000011001101010111100100000000001
100000000000000000000010000001101001111100110001100000

.logic_tile 12 10
000000000001011001100110001111111100000000010000000000
000000000000001111100000001011111101100000010000000000
001000000000000101000010101011011101010100010000000000
100000000000000101100000000001001100010110110000000000
110000000110001011000010100101011010110011000000000000
000000000000001011000000001101001010101010100000000100
000000000001000000000000000000000000000000100100000000
000000000000001111000010000000001111000000000000000000
000000000000000111000011010000001000000100000100000000
000000000000001001100011100000010000000000000000000000
000000000000000001100110000111111000100100010000000000
000000000000001001100010010011101000110100110000000000
000010000000100000000111111011001110000110100000000000
000001000001010001000010010111101000000100000000000000
110000000000000001100010001000001111011010010000000000
100000000000000000100010111101011001100101100000000000

.logic_tile 13 10
000000000001011111000011101001100001000110000000000000
000000000000100001000010100111001011101111010000000000
000000100000000011100010011001011100101001000000000000
000001000000000000100111110011001011010000000000000000
000000000000001101100000000001101011010111100000000000
000000000000001001000011100111101110001011100000000000
000000001100000001000110100111000001001111000000000000
000000000000000001100011110011101011110000110000000000
000000000000000001000000000011011010001000010000000000
000010100000000000000010011001011111010010000000000000
000000000001001001000010010101011101001001010000000000
000000000000100101000011001111011110010110100000000000
000000000000000101000110001011111010111100000000000000
000000000000000000000110001001100000000011110000000000
000000000000000001000000000101101100011101010000000000
000000000000000101000000000001011001011100000000000000

.logic_tile 14 10
100000000000000111100010101111101111110110100100000000
000000000000000101100000000101111011101001010010000000
001001001110000111110010111111101111111111100100000001
100000000000000101100111111101101001011111100000000000
000000000000001001100000000001101011110011000000000000
000000000000001111100000000101001001101010100000000000
000000000000000101100110101001101010000011110000000000
000000000000000111000010100001100000111100000000000000
000000000000000000000000000000011111010111000000000000
000000000000000000000000000001001101101011000000000000
000000000010000000000000010001111111100101100000000100
000000000000000000000010101001001010110011000000000000
000000000000000001000000011101101001010110100000000000
000000000000000000000010100111011000000011000000000000
000000000000001111000110011111001010001000010000000000
000000000000001111000111000001001000100001000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000101000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000111111100111001000000000000
000000000000000000000000000001001100110101000000000000
000000000000100001100111000000011010000100000000000000
000000000000000101000000000000010000000000000000000000
000000000000000000000000001000001111011010010000000000
000000000000001111000000001001001010100101100000000000
000000001100000011100000001000001001001011010000000000
000000000000000000000000000101011111000111100000000000
000000000000001000000000000111111010000011110000000000
000000000000000101000000001001100000111100000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010100000000000000000000000000000

.logic_tile 16 10
000000000000001000000000001000000000000000000100000000
000000000000000001000011100001000000000010000000000000
001000000000001001100000010000000001000000100100000000
100000000000001101000010000000001010000000000000000000
010000000000001000000000000101100000000000000100000000
010000000000001111000000000000100000000001000000000100
000000000000001000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000000000000000011100110000000000000000
000000000000000000000000000000011000110000000000000000
000000000000001101100110101001000000010110100000000000
000000000000001001000000001011000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111001010100100000000000
000000000000000000000000000001011100100000000000000000

.logic_tile 17 10
000000000000000000000000000101101010010101010000000001
000000000000001001000000000000110000010101010000000000
001001000000000111100010101001111001001001100000100000
100000100100001101100110111001011010001001010000000000
010000000000000000000011110000011000000100000100100000
110000000000000000000010000000000000000000000000000000
000000000010101000000000010000000000000000000000000000
000000000000001011000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000110000000
000000000000010000000000000000000000000001000000000000
000000000000000001000000000111100000000000000000000000
000000000000000000100000000000100000000001000000000000
000000000000100000000000000000001110000100000110000000
000000000000000000000010100000000000000000000000000000

.logic_tile 18 10
000000000000000000000000011101011110000011110101000000
000000000000000000000011011111000000111100000000000000
001000000000000000000000000000011100001100110000000000
100000000000000000000000000000011111001100110000000000
010000000000001000000000011101000000001111000100000000
010000000000000001000010000101101111110000110001000000
000000000000001001100000000000001111011010010100000000
000000000000000001000000001011001010100101100001000000
000010100000000001100110000111101011010010110000000000
000001001010000000000000000000001111010010110000000000
000000000000000000000000011111000000001111000000000000
000000000000000000000010000101001101010110100000000000
000010000000000101100110111101001100001100110100000000
000000000010000000000010100101101111010101010000000000
010000000000001000000110100000000000000000000000000000
100000000000000101000000000000000000000000000000000000

.logic_tile 19 10
000000000000000001100000001011000001000000000011100001
000000000000000000000000001001001100001001000000000001
001000000000000000000110000000000001000000100100000000
100000000000000000000111100000001010000000000000000000
110000000000000000000000000011000000000000000100000000
010000000000000000000000000000100000000001000000000000
000000000000001001100000000000000000000000100100000000
000000000001010001100000000000001000000000000000000000
000000000000000101100110000000011000000100000100000000
000000000000000000000010010000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000101100001001111000000000000
100000000000000000000000001111001001101001010000000000

.logic_tile 20 10
000000000000001000000000010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
001000000000010000000010100001000001111001110000000001
100000000000100000000000000000001010111001110010100100
010000000000000000000011001001100000001111000110000000
110000000000000000000000000101101001110000110000000000
000000000000000101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000101000010101001011100111111000000000000
000000000000000000000010101001001001110110000000000000
001000000000000101000000010000001010000100000100000000
100000000000000101000011010000010000000000000000000000
110000000000000000000110001001001101010010100000000000
010000000000000000000100000001111011000000000000000000
000000000000001101000110001011111110111000100000000000
000000000000001001000000000001111110110110100000000000
000000000000000000000110010000011100110100010000000000
000000000000000000000011101001001110111000100000000000
000000000000001001100000010000000001000000100100000000
000000000000000001000010000000001010000000000000000000
000000000000001001100000001001000000000110000000000000
000000000000000001000000000101001001000000000000000000
000000000000000000000010000011111001000000100000000000
000000000000000000000000000001011000010000110000000000

.logic_tile 2 11
100000000000000000000010100000000000000000000100000000
000000000000000000000100001101000000000010000010000000
001000000000001111000000000000000000000000000000000000
100000000000000001100011110000000000000000000000000000
110000000000100101100010010000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000111000000011111011101000000000010000001
000000000000000000100010101101101000010000000000000000
000000000000000000000110001011011010110110110000000000
000000000000000000000110000011111010100000110000000000
000000000000001000000000000000011000000100000100000000
000000000110001001000000000000010000000000000000000001
000000000000000000000110001001000000101001010000000000
000000000000000000000100000111100000111111110000000100
000000000000000101000000001001111010001001010001000000
000000000000001001100000000111001011001010100000000100

.logic_tile 3 11
000000100000001001100000000101100000111001110100000000
000000000000000101000011100111101001110000110010000001
001000000000000101000010100001001110101001010100000000
100000000000000000000000000101100000111101010011000000
110000000000101111100000010111111000101000000000000000
010001001010000001100010000000110000101000000000000100
000000000000001101100000010001001110111001010100000000
000000000000000001000010010000101000111001010000000001
000000000000000000000000011101000001101001010001000000
000000000000000000000010110101101100110000110000000000
000000000000001101100000001001000001101001010000000000
000000000000000101000000000011001010110000110000000010
000000000010000001000000000000011001111000010000000000
000000000110000000000000000101001110110100100010000000
000000001110000001000000010000000001001111000000000000
000000000110000000000010100000001100001111000000000000

.logic_tile 4 11
100100000000000000000111100001101110101001010000000000
000100000100000000000100001101000000111100000000000010
001000000000000101100000010101000000010110100000000000
100000000000000000000010100000100000010110100000000000
110000000100000111100110010000000001000000100100000000
110000000000100000100011010000001110000000000000000100
000000100000000111100000011000000000000000000100100000
000001000000000000100010111101000000000010000000000000
000000000000100101000000000000000001000000100100000100
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000001000000111100000001010000100000100000000
000000000000001001000000000000010000000000000000000000
000000000000000001000000000001101010111000010000000000
000000000000000000000000000000101100111000010000000001

.logic_tile 5 11
000000000000101101000110100011011000111100000100000000
000010000000011001100110000001000000000011110000100000
001000000000001001100000010000011000100101100100000000
100000000000001101100011011001011010011010010000100000
110001000000101000000010101011100001110000110100000000
100000000001011111000100000101001000001111000010000000
000000000000001101100000000000001000100101100100000001
000000001010000001000000000111011111011010010010000000
000000000010000101100011110001001011111000010000000000
000000000000000000000011010000101001111000010000000000
000000000000001111100010100111001011100101100100000000
000000000000000111000000000000111010100101100000000001
000001000000000001000010111001011100111100000100000000
000000001100000001000010100011010000000011110000000010
000000000000000000000000000111001100111100000100000000
000000000000000000000000001011010000000011110000000010

.logic_tile 6 11
100001000000000000000000001011100001001111000000000000
000000100000000101000011100111001000010110100000000000
001000000000001000000000010000001010000100000100000100
100000000000001111000011110000000000000000000000000000
010000000001010001000000011011000000101001010000000000
010000000000000000000010110101001000110000110000000000
000000001100000101000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000010
000000000000000001100000000000001010000100000100000000
000000000000000000000000000000010000000000000000100000
000000000000000111100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001100000000000000001000000000000000000100000000
000000000000010000000000001111000000000010000000100000
000000000000100001100010000000000000000000000000000000
000000000001010000100000000000000000000000000000000000

.logic_tile 7 11
100000100000001111000000000001111111000001000000000000
000001001000100111100000000001101110000110000000000000
001000000000001101100011110000000000000000000000000000
100000000000000011100111110000000000000000000000000000
010000100001000111000111000011111011001001000000000000
110000000001100000000110000101001000000010100000000000
000000001110001000000000001001101100010111100000000000
000000100000000111000000000101001100001011100000000000
000000000001010011100111000001000000000000000100000000
000010100000100001000100000000000000000001000001000010
000001001010000011100000000000000000100000010000000000
000010000001011111000000001101001100010000100000000000
000000000001000000000000000001100000000000000100000001
000000001100100000000000000000000000000001000000100000
000000000000000001100000000001111101010000000000000000
000000000000001111000000001011101100010110000010000000

.ramb_tile 8 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001110100000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000010100111000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 11
000000000010000011100111000011011011010111100000000000
000000100000001111000111111001001001000111010001000000
001010000000001111100111010011101110010111100000000000
100000000000000001100011101101001000001011100001000000
010010000000000011100111001001111101101001010000000000
110011100101001111100010000001101101101000010000000000
000000000000001001000000011000000000000000000110000000
000000000000000111000010000001000000000010000000000000
000010101110000111100000000111101010101000010000000000
000001001011010000000000000101101001000000010000000000
000000000000000111000000010001011010000011100000000000
000001000000000101100011101001001100000001000000000000
000000001010000101000000000000000001000000100100000000
000010000000000000000000000000001110000000000000000010
000000000000000111100000010000000001001111000000000000
000000000001000000000011110000001011001111000000000000

.logic_tile 10 11
100001000001100101000111001001001011000000010000000000
000000000000110000100111101101111010001001010000000000
001000001010001101100000010011101110010111100000000000
100000000000001111000011101011011100001011100000000000
010000100101011001000111011000000000000000000101000000
010001000000101011100111110111000000000010000000000000
000000000000000111100111000011011001101100000000000001
000000000000001101000000000111001000101000000000000000
000000000010001001000011100000011101110000000000000000
000010100110001111100110100000001111110000000000000000
000000000000000001100000000101011101010111100000000000
000010000000001111000010010101011010000111010000000000
000010001100011000000010001111101010101001000000000000
000000000000100001000000000101101011110110010000000000
000000000000000101100110000001101101010111100000000000
000000000000000000000010010001111111000111010000000000

.logic_tile 11 11
000000001010000111100000000000000000011001100000000000
000000000000000000100010101111001101100110010000000000
001001000110100101000110000111101011000000010000000000
100000000000010000000011101101001001000001110000000000
010000000000000111000111100000000000000000000100000000
110000000000000000100111101001000000000010000000000000
000001000000001001110111000000000001000000100100000000
000000000000000101100100000000001000000000000000000000
000001000000100111100000011111101111111111110000000000
000010100000010000000010001001001111110101110000100000
000000001110000111000011000101101010100000010000000000
000001000000000000100000000001001100100000100011000000
000001000001010000000111100000011010000100000000000000
000110100000100001000100000000000000000000000000000000
000011100000000101000111101000011011010111000000000000
000010100001010001100100000011011101101011000000000000

.logic_tile 12 11
000000000000001101100000010000001110000010100000000000
000000000000001011000011010001000000000001010000000000
001000001110001000000000000011100000000000000100000000
100000000000010101000010100000000000000001000000000001
110000100001011001100000000000001110101000000000000000
010000001110100001100000000001000000010100000000000000
000001000000001111100000000001111011010000110011000000
000000100000001011100000001011101101000000110000100000
000000000000000000000110111101011010010100100000000000
000000000000000000000011101111001001010000000000000000
000000000000001000000010100001000001001111000000000000
000000000000001001000100000111001111110000110000000000
000000000001010000000000000000011011010010110000000000
000000000000000111000000001001001111100001110000000000
000010000000001000000010010101011001010011110000100001
000000000000001111000010000001001110000011110011100100

.logic_tile 13 11
000010000010001001100110011011111010101000010000000000
000001000000000111000110011001101001000000010000000001
000000000000100111000110001000000001100000010000000000
000000000000010101000110101111001110010000100000000000
000001001011000111000010101001011001000010000000000000
000010100110100000100000000001011100000000000000000000
000000000000000001000000011011101011100000110000000000
000000000000001111000011011011101010000000010000000000
000000000000000000000010010111001100101000000000000000
000010101111011111000010010000110000101000000000000000
000000000000000000000111111011011111110010110000000000
000000000000001001000010111101101000010001100000000000
000001001000011000000000001111011110001100000000000000
000000000110001101000010010101011100110000000000100000
000000000000001101000000000001001011000100000000000000
000000000000001101100010001001011101010100100000000100

.logic_tile 14 11
100010000000000011100011101011001010101111110100000000
000001000000000111000010100111111110001111110000000010
001000000000001111000011101001011010000000000000000001
100000000000001001000010100001011001100000000001000100
000010000000000011100011111000011011011010010000000000
000000001010000111000010101001011101100101100000000000
000000000000001101000011111001001010000100000000000000
000000000001010101000011101001111010001100000000000000
000010000000010001100010000111011000100011010000000000
000000001100000000000100000101011000010011010000000000
000000000000000011000000001011111001100110010000000001
000000000000000000000010001101111100001100110000000000
000000000001010101000010100001011111010111000000000000
000000000000000011100100000000011000010111000000000010
000000000000000101100000000111011011000001000000000000
000000000000000000000010000011101010001001000000000000

.logic_tile 15 11
100000000000000111100111000000000000000000000000000000
000000000001010000100011110000000000000000000000000000
001001000000000111000000000000011010101000000010000000
100000000000000000100000001101000000010100000000000000
110000000000000001100000010001000000000000000100000000
110000000001010000100010000000100000000001000000000000
000000000000000101000000000000001000000100000100000000
000000000000000000100000000000010000000000000010000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000000000000000001111101010000011110000000000
000000000100000000000000001111100000111100000000000000
000000000010000000000011101001011110100010000000000100
000000000000000000000000001111011010101110110000000000
000000000001000000000110100000000000000000000000000000
000000000000100000000010100000000000000000000000000000

.logic_tile 16 11
100000000010000000000000000101100000010110100000100000
000000000000000000000000000000100000010110100000000000
001000000000000000000010110000001100000100000100000000
100000000000000101000110000000000000000000000001000000
110000000000000101100110100000011000000011110000100000
110010000000000000000010100000010000000011110000000000
000000000000001000000010100001111101111000010000000000
000000000000000101000010110000111010111000010010000000
000000000000000000000000000000000000000000000000000000
000000001000000001000000000000000000000000000000000000
000000000000000000000010100101111000000010100000000000
000000000000000000000110110000100000000010100000000000
000000000000000000000110000000011100111000010000000000
000000000000000000000100001101011010110100100010000000
000000000000000000000000001101111000000110100000000000
000000000000000000000000001001101011001011000000000000

.logic_tile 17 11
000000000000000000000110001000000000000000000100000100
000000000000000000000010001101000000000010000000000000
001000000000000000000000010011000000000000000100000000
100000000000000000000011010000000000000001000000000000
010000000000001111000000000011011010010100110000000000
010000000000000001000000001111011010100100110000000000
000000000000000001100011110000000000000000000100000000
000000000000000000000111011011000000000010000000000000
000010000010000001100010111111101000110010110000000000
000001000000001101000110001001011101010001100000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000010100000001111000000000000000000
000000000000000000000010101101101010101001000000000000
000000101100000101000000001011101010100000000000000000
000000000000100000000000000101101011001001000000000000
000000000000010101000011100111001011001010000000000000

.logic_tile 18 11
000000000000000001000000001000001011011010010100000001
000000000000000000100000001111001110100101100000000000
001000000000001000000110000000001111011010010100100000
100000000000001111000000001011001111100101100000000000
010000000000001000000111101111000000001111000100000000
110000000000000001000100000101101101110000110000100000
001000100100000101000000001000001110011010010100100000
000000000000000000100000001011011000100101100000000000
000000000000000000000011101000001011001011010010000000
000000000000000000000010100111001111000111100000000000
000000000000000011100110111000011101010010110000000000
000000000000000000100010000011011001100001110000000000
000000000110000001100110011011111000000011110100000000
000000000000000000000010001011010000111100000000000000
010000000000000001100111011111000000001111000000000000
010000100000000000000110101111001101010110100000000000

.logic_tile 19 11
000000000000000111100111111001011010111100000100000000
000000000000001101000010100011100000000011110001000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000110000000000110100101101110111100000110000000
100000000000000000000010111111100000000011110000000000
000000000000000000000111100001011110010110100000000000
000000000000001111000111111101100000111100000000000000
000000000000000000000110000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000001000000110011000011010100101100100000000
000000000000000111000010101111011000011010010000100000
000001000001110000000111110111011100011110000000000000
000010000000010001000111010000111011011110000000000000
000000000000000101000000010001011100010010110000000000
000000000000000000100011100000011101010010110000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000100000000000011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000001111011000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010100000000000000000000111100000001111000100000000
000000000000000000000000000011101011110000110000000100
110000000000000000000000010000000000000000000000000000
010000000000000000000010000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000101100000000000000000000000
000000000000000000100000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000000000110000001100000000000001000000000
000000001000000000000000000000100000000000000000001000
001000000000000000000110010101011010001100111100000000
100000000000000000000010000000010000110011000000000000
010000000000000001100011110101001000001100111100000000
110000000000000000000010000000100000110011000000000000
000000000000001000000110000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000001110000000000000000101101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000001001111110001000000001000001
000000000000001101000000000101101001000000000000000010
000000000000000000000000000101011000000010100000000000
000000000000000000000000000101110000000000000000000000
110000000000010111000000001000000000010110100100000000
010000000000100000100000001001000000101001010000000000

.logic_tile 2 12
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
010000000000000000000010100000000001111001110000000000
010000000000000000000010001101001100110110110000000100
000000000000000000000000000000000000010000100010000000
000000000000000000000000001101001100100000010000000000
000000100000000001000010000111001100010100000000000010
000001000000000000100000000000000000010100000000000001
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000000111001100101011110000000000
000000000000000111000010000000110000101011110010000000
000000000001010000000000000000011000000100000100000010
000000000000000000000000000000010000000000000000000000

.logic_tile 3 12
000000000000000000000000000111000000001111000000000000
000000000000100000000010101011001111110000110010000000
001000000000000001100111100000000001001111000000000000
100000000000000011000000000000001010001111000000000000
010000001110000000000011100000001010000011110000100010
110000000000010001000000000000000000000011110001000011
000000000000101011100000010001001111000111100000000000
000000000000011001100010010000101100000111100000000000
000000000010000000000000010101100000010110100000000000
000000000000100000000010100000100000010110100000000000
000000100000000001100000001000011001011010010100000110
000001000000000000100000000001001001100101100000000000
000000000100001101100110000000001110001011010000000000
000000000000001001000000001111001101000111100000000000
010010000000000000000000001001001110111100000000000101
110000000000000000000000000011100000000011110000000000

.logic_tile 4 12
000011100000000101100000000000000001000000001000000000
000000000000010000000000000000001000000000000000001000
000000000000001000000111000000011000001100111000000000
000000001000000101000100000000001000110011000000000000
000000000000000101000000000000001001001100111000000000
000010000100000000000010110000001111110011000000000000
000000000000010000000000000101001000001100111000000000
000000000000101001000000000000000000110011000000000000
000000000000000101000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000001000000000000000000001000001100111000000000
000000000000100000000000000000001011110011000000000001
000000000000000000000000000011001000001100111000000000
000001001000100000000000000000000000110011000000000001
000000000000000000000110001000001000101010100010000000
000000000000000000000100000101000000010101010000000001

.logic_tile 5 12
100000000011011111000110000000000000000000000100100000
000010000000000111100000001101000000000010000001000000
001000000001010000000000000000000001000000100100000000
100000000000100101000011100000001010000000000000000001
110001000000100000000111100000011110000100000110000000
010000000001000000000100000000000000000000000000000101
000000000000000111100000001000000000000000000110000000
000000000000001111000000001111000000000010000000000000
000010001100000000000000000000000000000000100100000001
000000000000100000000010010000001000000000000000000001
000000000000000000000000000001111010000000000000000000
000000000000000000000000000001100000010100000001100010
000000000010000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101110111000010000000100
000000000000000001000010100000011001111000010000000000

.logic_tile 6 12
100001000000000111100000000101000001101001010000000001
000000100000000000100000000101101010110000110000000000
001000000000100000000000000111111101000001000000000001
100000000000010111000010110000101010000001000011000101
010000000000010101000010000000000000000000000000000000
110000000001010000100010100000000000000000000000000000
000000000000001011100000000000011000000100000100100100
000000000000000111000000000000010000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000000000000001000000000000000011000000100000100000001
000000000110001011000000000000000000000000000000000100
000000001100000000000000001000011011000010000000000110
000000100000000000000000001111001100000001000001100001
000000000001000000000111000000000000000000100100000000
000000000000000000000100000000001000000000000000100001

.logic_tile 7 12
100000000110000000000111101000000000000000000100000000
000000000000000111000000001101000000000010000000000100
001000000000001111100000000000000000000000000000000000
100001000000011101000000000000000000000000000000000000
010010100000000000000011101001001111000110100000000000
110011101110100000000000001111111000001111110010000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000110100000000000000000000001000000100100000000
000000001100010000000000000000001100000000000001100000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000001010000000011100001000001000110000000000000
000000000000100000000100001111001000101111010010000000

.ramt_tile 8 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001101100000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000001100111010011100000000000000100000000
000000000000000001000010000000100000000001000010000000
001000000000000001100000000111101010000010100000000000
100100000000000000000000000111010000010111110000000000
110011000000000111000111000011001111110101010000000000
110011000001000000100000000101001111110100000000000000
000000001110000111100000001011011100100000000000000000
000000000000000000000000000001101101000000000000000001
000000001000001111000110110011011110111001110000000000
000010000000000001100010101001001000010100000000000001
000000000000000001000111010101111110010111100000000000
000000000001001111100011101111001001001011100000000000
000000000000001111000011100000000000001111000000000000
000000000000000111100110100000001100001111000000100000
000000000000000111100111100111011101001101000010000000
000000000000000111100100000001011100000100000000000000

.logic_tile 10 12
100001000000001000000111100000000001000000100100000000
000000100001001111000011100000001010000000000001000001
001000000000000000000111111101101011000001000000100001
100000000000001101000011101101111001000000000000000000
010010000000011000000011111101001001000110100000000000
010000000001110111000111110001011111001111110000000000
000000000000000001100111111001011100010111100000000000
000000000100000000100111111111001100000111010000000000
000000000000000001100011111101111000000000010000000000
000010000011010000000011101101111011000000000001100000
000000000000001111100000010011011001000110110000000000
000000000000000001100011010000111100000110110000000000
000000000000100000000000001101001101001000000000000000
000000000000000000000000000111111101001101000000000000
000010000000000111100010101101011011000000100000000000
000001000000010000100010011001111011000000000001100000

.logic_tile 11 12
100000001001011111000000001111111100000101010000000000
000000000001111111100011111111111001001001010001100100
001000000000000000000000010011111111101001000000000000
100000000000000000000011100001101110010000000000000000
110011000000100001100011101111001100000000000011000101
010001000111000000000100001001111110000010000001000100
000000000000000101000000010000000000000000000000000000
000000001010000000000010100000000000000000000000000000
000000001000000111100111101000000000000000000100000001
000000001110000000100011100101000000000010000010000000
000000100000000000000111000111001010011010100000000000
000000000000000000000111100000111100011010100000000000
000000000001110111100111110011000000001001000000000000
000000000000010000000111101111001011101001010000000000
000010000001001111000110111001001011110000010000000000
000000000000100011100011111101001101110000110000000000

.logic_tile 12 12
100000000000001000000110001000001010000010100000000000
000000001110000001000000000001010000000001010000000000
001001000001000101000000011000001100011010010000000000
100010100010100101000011111111001101100101100000000000
110000000001010101000010100000000000000000000100000000
110000000000100000000010101101000000000010000010000100
000001000000001111100111101101111001000000100000000000
000000000000000111000100000101111000101000010000000000
000000001100100000000110000011111100001000010001000000
000100000000011111000100000101101000100001000000000000
000000000000000111100110110011101100100010000000000000
000000000000000000000010000111101101011101110000000000
000010000000101000000111101011101010000110100000000000
000001000000011001000100000001011010000111000000000000
000010000000000111000000010111111011000000000000000000
000001000000000000100010001001001010101001000000000000

.logic_tile 13 12
100010000000001001000110100000000001000000100110000001
000000000000000111100100000000001111000000000000000000
001000001101011111100000000011111001010000110000000000
100000000001110111100010110000111010010000110000000000
110000100001000011100000010000001100000100000110000000
110000000100001111000011100000010000000000000010000000
000010100001000001000111000101111000000000000000000000
000000000000000111000100000001101001000001000000000000
000000000000000000000110010000000000000000000000000000
000001000000100000000110100000000000000000000000000000
000000000000000000000000011011001011000001000000000000
000000000000000000000010100001101111000010100000000000
000000000000000000000111100000001110000011110011000100
000000000000000111000100000000000000000011110000000110
000001001000100000000110000001011010000000100000000000
000010000000010000000110111101001010000000000000100010

.logic_tile 14 12
100000000001010000000010100000000000000000000000000000
000000000110000000000010100000000000000000000000000000
001000100000000101100111110011111001010011100000000000
100001000000001101000110010000111111010011100000000000
000000000001010000000111100001111111001001000000000000
000001000110000000000110101101101101101011110000000000
000001000000000001100111101001011010111101010000000000
000010100000001001100000001111100000101000000000000000
000000100001000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000001001111110110110100100000000
000000000000000000000010000001001001111111110010000000
000000000000000000000000000001101011001000000000000000
000000000010100000000000001101111011000110000000000000
000000000000001001100011110000011111111100110000000001
000000000000000011100011110000011010111100110010000111

.logic_tile 15 12
100000001010000000000000000101100000010110100000000000
000010100000000000000000000000100000010110100000000000
001001000000000000000000000101111101011010010000000000
100000000010000000000000000000001101011010010000000000
110000000000010111000000001011111101001000010000000000
110000000000000000100000000101011100100001000001000000
000000000000000001100110010000011110000011110000000000
000000000000000000100010000000000000000011110000000000
000000001000000000000000000000000001001111000000000000
000000000000000000000000000000001011001111000000000000
000000000000000101000110100000011100000100000100000000
000000000000000001100010000000010000000000000000000000
000000000000010000000011110000001110000100000100000000
000000000000100000000011110000010000000000000000000001
000000001110000001100000000000001010000100000100000000
000000000000000000000000000000000000000000000000000001

.logic_tile 16 12
000000000000001111000000010000011111011010010000000000
000000000000000111000011111011001100100101100000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010110001000000101001010000000000
010000000001000000000010111101001000110000110000000101
000000000000000000000000000111001110100101100000000000
000000001000000000000000000000101100100101100000000000
000000000000100001100000000011000000010110100000000000
000000000000010000100010111111001110001111000000000000
000000000000001000000000001011011100010110100000000000
000000000000000001000000000111100000111100000000000000
000000000000000101000110000101000000000000000100000000
000000000000000000100110000000100000000001000000000000
000100000000001000000000000000000000000000000100000000
000001000000101001000000001111000000000010000000000000

.logic_tile 17 12
000000000101010000000000001111000000001111000100100000
000000000000000000000010111111001010110000110000000000
001001000000100000000000010000000000011001100000000000
100010100001010011000011100101001111100110010010000000
110000000000001111000000011000001110001011010000000000
110000000000000101100010001111001010000111100000000000
000000000000001001100000000101111110010010110000000000
000000000000000001000000000000001011010010110000000000
000000000000000000000000000000011010010101010100000000
000000000000000000000000001001000000101010100000100000
000001000000100000000000000111111010000011110100000000
000000100001000000000000001101000000111100000000000010
000000000001001000000010010101111111100101100100000000
000000000101110001000011001001011001001100110000000100
010000101110000111000110110000000000000000000000000000
010000000000000000000010000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
001000000000000000000000010000000000000000000000000000
100000000000000101000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000001000000101000000000000000000000000000100100000000
000010100001000101000011110000001110000000000000000000
000000000001000000000000011000000000000000000100000000
000000000000100000000010110011000000000010000000000000
000000000000000000000010001001101110010111100000000000
000000000000000001000110000101111111000111110000000000
000000000000000000000110100111100000000000000100000000
000000001100000001000010110000100000000001000000000000
000000000000100000000000001001100001001111000000000000
000000000001000000000010001101001101101001010000000000

.logic_tile 19 12
000000000001010000000000010011111111101001100100000000
000000100000000000000010001001111100010101100000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001000000110000111011111100101010100000000
110000000000001111000000001101101101010101100000000000
000000000000000000000000000111101101100101010100000000
000000000000000000000000000101011111010101100001000000
000010000100000000000111000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000111100000000000000000000000000000
000000000000001000000111100011001110010101010000000000
000000000000000101000010000000100000010101010000000000
000000000000000001000000000000000000000000000000000000
000000000000001101000011100000000000000000000000000000

.logic_tile 20 12
000000000000000001100000010001011111001100110100000000
000000000000000000000011110011011001011001100000000100
001000000000000000000000010000001101011010010101000000
100000000000000000000010100001001111100101100000000000
010000000000010000000110000000000000000000000000000000
110000000100100000000100000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100001101000000000000000000000000000000000000
000010000000000011100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001001000001001111000110000000
110000000000000000000010110011101101110000110000100000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000000101000010101001011011110110110000000000
000000000000000000000010110001111001100000110000000000
001000000000000000000010100001101000000010100000000000
100000000000000101000010111101110000010111110000000000
010000000000000001100110000001011001101100000000000000
110000000000001101000110100101011101000100000000000000
000000000000000000000111000011101001111000110000000000
000000000000000000000010101101011001111101110000000000
000000000000000000000000000001001011110100010000000000
000000000000000000000000000000001101110100010000000000
000000000000001001000000010111011000111100110000000000
000000000000000001000010001111101001111101110000000000
000000000000001101100110010000000000000000100100000000
000000000000000001100010000000001110000000000000000000
000000000000000001100000001111111010100001010011000000
000000000000000000000000000011011110100010100000000010

.logic_tile 2 13
000011000000000000000000000111000000000000001000000000
000010100000000000000000000000100000000000000000001000
001000000000000000000000000111000000000000001000000000
100000000000000000000000000000000000000000000000000000
010000000001010000000010000000001000001100111100000000
110000000000000000000000000000001101110011000000000000
000000000000000111000000000111001000001100111100000000
000000000000000000100000000000100000110011000000000000
000000000000000000000000010111101000001100110100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
010000000000011000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000110001000000000000000000100000000
000000000000000000000110111101000000000010000000000000
001000000000000000000000001000001110011010010010000000
100000000000000000000000001101001001100101100000000000
110000000000110001100000010000001010000100000100000000
110001001010000101000010100000000000000000000000000000
000000000000000001100010101111000000110000110000000000
000000000000000000000010101101001001101001010000000000
000010000101010000000000001111001011010000000000000000
000011000100000000000000000101111101010010100000000000
000000000000001000000011000000001010000100000100000000
000000000000000001000010010000000000000000000000000000
000000000010000001000111000000011110000100000100000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000001011101000000000000000000000
000000000000000101000000001011010000000010100000000000

.logic_tile 4 13
000000000000000000000110100111000001001111000100000000
000000000000000000000000000101001011110000110000000101
001000000000000000000000000000000001001111000000100000
100000001110000101000000000000001010001111000000000000
010000000000001011100111100000011110000011110000000000
110000000000001011100100000000000000000011110000000000
000010000000001000000010000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000000000000000001001011100101100000000000
000000000010000001000000000000101000100101100000000010
000000000000001001000110000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000010001000000000000101001001111000010000000000
000000000000000001000000000000011000111000010000000000
110010100000000000000000001011000001001111000110000000
010001000000000001000000000011001101110000110000000010

.logic_tile 5 13
100000000000001000000000000011100001100000010000100101
000000000000000111000011100001001011000000000010000000
001000000000000000000000000000001100000011110000000000
100000000000000000000000000000000000000011110000000000
110000000100000000000010110000000000000000000000000000
010000000000010000000111000000000000000000000000000000
000000000000000000000111101000000000000000000100100000
000000000000000000000100001011000000000010000000000000
000000000010000000000000011000001010111000010010000000
000000000000010101000010100111011011110100100000000000
000010100000000111000111000000001000000100000100000000
000001000000000000000100000000010000000000000000100000
000000000001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 13
100010100000000111100110110000000000000000000000000000
000001100000000000000110110000000000000000000000000000
001000100000000000000111100000000001000000100100100100
100000000000000000000011110000001011000000000000000000
110000000000000000000011110011100000000000000000000000
010000000000000000000111110000000000000001000000000000
000000000000100000000000010000001000000100000100000001
000000000000010000000010000000010000000000000000000000
000010101110001000000000000001000000000000000100000000
000000000000001111000011100000100000000001000000100010
000000000000000001100000000000000000000000100110000000
000000000000000001100000000000001000000000000000000000
000000000100000000000000011001101110100000110000000001
000001000000000000000011011001111011110000110010000000
000000000000000000000000010011011101000111000000000000
000000000000000000000011001101001111000001000010000000

.logic_tile 7 13
100000000000000111000000010000011000000100000100000000
000000001000100000100011110000010000000000000000100000
001010000000001111100011100101111010010111100000000000
100000000000001011100111110011101000000111010000000000
010000001100011000000111100111111110000000000000000000
010000000000100111000010110111101111010000000000000001
000000000001000111000010100001111100010111100000000000
000000100000000000100110000101011101001011100000000000
000000000000000111100010001011101010010111100000000000
000010101100000000000000000011011011001011100000000000
000000000000000001000000001000000000000000000100000000
000000000000001001000011101101000000000010000001000100
000001001000000001100110000001100001100000010000000000
000000100010000000000000000000001111100000010000000000
000000000000001000000011110101111000010110100000000000
000000000000000001000110001101110000101010100001000000

.ramb_tile 8 13
000000000000100000000000000000000000000000
000000001000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000001001100000000011011101101101000100000000
000010100000001111100010110000011100101101000001000000
001000000000100001100010101101001011100000110000000000
100000000000010000000110111111011110100000010010000000
110010000000000001000111000011101101100101100100000000
100001000001001001100000000000101100100101100000000000
000000000000001111100110010111011001110000010000000000
000000000000001001000111110101111110110000110001000000
000000000000001111100000001001111000100000000000000000
000000000000000001000010101111101101000000000010000000
000000100000000001000111111101111010010111100000000000
000000000000001111000111000011011000001011100000000000
000000000010001000000110110111001110011100000000000000
000010100000001011000011100001101100001000000000000000
001000000000001000000110011001011101000110100000000000
000000000000000011000010001101111010001111110000000000

.logic_tile 10 13
100000000000000111100000010001101011000110100000000000
000000100000001101100011110101001011001111110000000000
001000000000100101100000000111000000000000000100000001
100000000001000101110000000000000000000001000010100000
110000000000101101000111110001011100000001000000100000
010000000000001111000110101101011001000000000001000000
000000000000001101100010100111011010100000010000000000
000000000000001111100000000011101011010100000000000000
000000000001001011100010100001011100000010000000000000
000100001010000001100110011001011011000000000001000010
000000000000000001100011100111111000010111100000000000
000010100000010000000000001101101101001011100000000000
000000000000000101000111100000011010000100000110000000
000100000000000000100110100000000000000000000000000010
000001000000000000000110100001001101100000000000000000
000010000000000000000000001111001100000000000010000000

.logic_tile 11 13
100000000110000001100000000001011111000001110000000000
000000000110000101000000001111011111000000010000000000
001000000000101000000000000011011011010011100000000000
100000000000011111000000000000011011010011100000000000
110000000000000000000000011111011111000001010001000001
010000000000000111000010000111111000001001010001000000
000001000000000000000010100001000000000000000110000001
000000100000000000000111110000000000000001000000000000
000000000010000111000110110101000000000000000100000000
000010100000001111100011010000000000000001000010000001
000000001010000000000000000000000000000000100100000000
000000000000001111000011110000001101000000000010000000
000000000000000000000011100000001010000100000100000001
000000001100000111000011110000010000000000000010000010
000000000000000101100111110011111100000001000000000001
000000000000010000000011000111011100000000000001100000

.logic_tile 12 13
100000000000000011100000000000000000000000100100000000
000000000000100101000010000000001100000000000010000100
001001000000001000000010001001011001111000000000000000
100010000000000111000100000011101110010000000001000000
110000000000001001000011101000000000000000000110000000
010000001110000101000110011101000000000010000000100000
000000000000100000000110001011101010000001000011000001
000000000001000001000000001001111010101011010000000100
000000000110001000000010000011001110000011110000000001
000000000000001001000010000001100000111100000000000000
000000000100001001000010110111111000000000100000000000
000000000000000101000110011101101000101000010000000000
000000000000000000000010000011111010010000000000000000
000000000110001001000000001111101010100001000000000000
000000100000000001100010101011111111010011100010000100
000000000000000101100010111111001001000011000000100010

.logic_tile 13 13
000000000001010001100011110111011111010111000000000000
000000001000100000100111110000111110010111000000000000
001000001010000001100000001011101110111100000101000000
100000000000001001000000000111000000000011110000000000
110000000000000111000110000011011010111100000110000000
100000000010000000100110011001100000000011110000000100
000000000110000000000010001001101110100101100100000000
000000000000000111000110010011011011001100110001000000
000000001100000001100010111001111010001000000000000000
000000000000000101100111001101011011000110100000000000
000001001010001001000000000000001101111001000000000000
000010000000000111000000000011001111110110000000000000
000010100000001101000010100001001100100100010000000000
000001001100000001100010100011101010110100110000000000
000000000000000001100000000101101100000001000000000000
000000000000011101100011110001111110101001000010000000

.logic_tile 14 13
100000000000000000000111100001000000010110100000000000
000000100001000000000011110000100000010110100000000000
001000000000001000000111010011100000010110100000000000
100000000000000111000011100000100000010110100000000000
010001000000001001100111010001111110111000000000000000
110010000000001111100111111111111010100000000000000000
000000000000000001100010100000001000000011110000000000
000000000000000000000100000000010000000011110000000000
000000000000000000000000001111111101111111000000000000
000000000000000000000010110101011011101001000000000000
000000000000000000000010110001111000000001000010000000
000000000000000000000110000101101110000000000000000010
000000001111010000000111100101000000000000000110000001
000000000001100111000100000000100000000001000000000000
000001000000000000000000010011000000010110100000000000
000000000000000001000011000000100000010110100000000000

.logic_tile 15 13
000000000000101101100110110000000000000000001000000000
000000000001000101000011100000001011000000000000001000
000000000000000000000000000001101010001100111000000000
000000000000000101000000000000010000110011000000000000
000000000000000000000010100101001000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000010001000000000000000000000001000001100111000000000
000001000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000100000000000000000001001110011000000000000
000000001000000000000000000000001001001100111000000000
000000100000000000000000000000001011110011000000000000
000000000000000000000000000001001000101010100000000000
000000000000000000000000000000100000101010100000000000

.logic_tile 16 13
000000000000000000000010111011111010111100000010000000
000000000000000000000011110001010000000011110010000000
000000000000001101100000010101011010101001010000000000
000000000000001111000011001111100000000011110000000000
000000000000000000000110101101101100101001010000000000
000000001100000000000000001001000000111100000000000000
000000000000001101000000010001100001110000110010000000
000000000000000101000010100011101010001111000010000000
000010100000000001100000010000001000110000000000000000
000001000000000000000010000000011111110000000010000000
000000000000000001100000001001001100101001010000000000
000000000000000000000000000001110000111100000000000000
000000000000000000000010110000011000100101100000000000
000000000000000000000111101011001001011010010010000000
000000000000000000000000000101011010000011110000000000
000000000000000000000000001111100000111100000010000000

.logic_tile 17 13
000000100000001101000110100011011000001011010000000000
000001000100000101100010110000101000001011010000000000
001000001100000101000110100000001101111000010010000000
100000000000001101100010110001001010110100100000000000
110000000000001001100010100000011110001100110100000000
010000000000000001000100000000011111001100110000000001
000001000000101000000000010001111111011110000000000000
000010100001010101000010100000001011011110000000000000
000000000000001000000110000011101011100101100000000000
000000001000001001000011110000001001100101100000000000
000000000000001101000000010011101010010110100000000000
000000000000001101100010001001110000000011110010000000
000000000000000000000110000001100000101001010000000000
000000000000000000000100000101101001110000110010000000
110000000000100001100000000000011001001011010000000000
010000000001000000000010000101011100000111100000000000

.logic_tile 18 13
000000000000000000000000011000000000011001100000000000
000000000000000000000010000111001100100110010000000000
001000000000000000000000010001111000000011110110000000
100000000000001101000010000011010000111100000000000000
010000000010000000000111100101101100011010010100100000
110000000000000000000000000000011001011010010000000000
000000000000000011100000001011100000000000000000000000
000000000000001111000000000111000000111111110000000000
000010100000000001100110001000000000011001100000000000
000001000000001111000110111011001101100110010000000000
000000000000001000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000000010100101101100010110100000000000
000000000001010000000100001001010000111100000000000000
010000000000000101000000000111000001011001100000000000
110000000000001101100011110000101111011001100000000000

.logic_tile 19 13
000000000000000101100110101001000001001111000000000000
000000001100000101000011101001001100010110100000000000
001010100000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010010000000010000000000000000000000000000000000000000
010001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000001001110101010010100000000
000000000000001101000000001001011111101001100000100000
000000000000010000000111010000000000000000100000000000
000000000000100000000111100000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000001110000100000100000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111000000011110000100000100000000
000000000000000101000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 2 14
100010100000100000000111101000000000000000000100000000
000000000111000000000111101001000000000010000000000000
001000000000000000000000011101000000000000000000000000
100000000000000000000010000101101011000110000000000000
010000000000001000000010100101100000000110000000000000
010000000100011011000010100000001011000110000000000000
000000000000000000000111000000011110000100000100000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000010000000000000000001011000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001001000000101001010000100101
000000000000000000000000000101000000010110100000000110
000000000000000000000000000000000000010110100000000000
000000000001010001100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 3 14
000000000010000101100111110001000000110000110100000001
000001000000000000000110101011101111001111000000000001
001000000000001000000010100011111110111000000000000000
100000000000000001000010101111111011100000000000000000
110010100000000011100000001111011111100000000000000000
100000000000000101000010101001101111110000100000000000
000000000000000001000110011001011011111110110010000000
000000000000000000000011000111111001101000010000000000
000000000000000001100000011101001110010000000000000000
000000000000000000000010111111011110100001010000000000
000000000000000000000000000111111100000000000000000000
000000000000000011000010100001100000000010100010000000
000000100000000101000110111101100000110000110100000000
000001000000000000000110010101101010001111000010000000
000000000000000000000111000001111100000010100000000000
000000000000000101000000000011000000000000000000000000

.logic_tile 4 14
000000001110000011100000001001100000110000110110000000
000000000000000000000000000011001101001111000000000000
001000000000000111100000010111011000111000010001000000
100000000000000000100011010000011000111000010000000000
110010100000000001100011110111111111100101100100000000
100000000000000011000010110000101110100101100010000001
000000000000001111100111111111100001110000110100000000
000000000000001101000011101111001110101001010000000001
000000000100000000000000000111011011110100100100000000
000000000000000000000010000000111010110100100000000001
000000000000000000000000001101100000110000110100000001
000000000000000001000000000101101011001111000000000000
000000000000000001000000010000001010100101100100000001
000000000000000000000010101101001010011010010000000000
000000000000001011100000000001101110100101100100000001
000000000000001011000010000000101000100101100000000010

.logic_tile 5 14
100001000000001000000011110000000000000000100110000100
000000000000000001000010110000001011000000000000000000
001000000000000001100000011101100000101001010000000000
100000000000000000100011111111001001110000110000000000
110010001110000000000111110001111010111000010010000000
110000000010000000000111100000001000111000010000000000
000000000000000111100000010001000000000000000100100100
000000000000000101000010010000100000000001000000000000
000000000000000000000000000101000000000000000110000000
000000001000000000000000000000100000000001000000000010
000000000000000000000000000000011011100101100000000001
000010000000000000000000001001001111011010010000000000
000000000000000000000011100000011010000100000100000001
000001000000000000000000000000010000000000000000000000
000000000000000000000000010001100000000000000100000000
000000000000000000000010010000100000000001000000000001

.logic_tile 6 14
100000100000000000000000010101000000000000000100000000
000001000000000000000011000000000000000001000000000000
001000000000000011100000000001001011111000010000000000
100000000000000000100011000000101000111000010000000000
110001000000001111100000011000000000000000000111000000
010010100000001111100010000101000000000010000000000000
000000000000000101100111100000011010000100000110000000
000000000000000000100100000000010000000000000000000000
000001000001000000000111101101001110101001010000000000
000000101111100000000010111001110000111100000000000000
000000000001000000000000000000000000000000000000000000
000010000010100000000000000000000000000000000000000000
000000000000000000000000000000001100000100000101000000
000000000000000000000010100000010000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 7 14
000000001010001000000110100011011011100101100110000000
000000000010001011000000000000111100100101100001000000
001010100000100011100000000001100001101001010000000000
100000000000010000000010110101101010110000110000000000
110000000110001101100010100001000000110000110100000000
100000000000000101000100000111101011101001010000000000
000000100000001000000000011001001010111100000110000000
000010000000000101000011100001000000000011110010000000
000000000000001000000110000101101011100101100101000000
000000000000001111000100000000001001100101100000000000
000000000000001000000000000011011110111100000110000000
000000000000011111000000000111000000000011110010000000
000000000000000001100000000001000000110000110100000000
000010100000000111000000000111101011001111000010000000
000000000000000001100000001001001010101001010100000000
000000001000000000100000000001000000000011110000000000

.ramt_tile 8 14
000000100001000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000101000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001000000000000000000000000000000
000010000000100000000000000000000000000000
000000000110000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000001010010000000000000000000000000000

.logic_tile 9 14
000000000000000111100011010111001001101101000100000000
000000100000001111100010110000011010101101000001000000
001000000000001101000000011001001011010111000001100000
100000000000001101100011110011101000000011000000100100
110000001010100111000010111000001010100101100100000000
100000000000011101000110011001001011011010010000100000
000000000000100001100111000101100000110000110100000000
000000000000010000000100001001001110001111000000000000
000000000000000001000110010111000001000000000011000101
000000000000000000100011100001101111001001000010000011
000000000010000101100000000101011000101001010000000000
000000000000001111000000000101110000111100000000000000
000001000000000000000000001001001101010000000000000000
000000000000000001000010001101011100101001000000000000
000000001000000000000010000011011000000110100000000000
000000000000000000000000001101101100001111110000000000

.logic_tile 10 14
100010100000100111100000001101011000000110100000000000
000001000000010000000010100001101001001111110000000000
001000000000000111000110110000001111010011100000000000
100000000000000101100111010001011110100011010000000000
010001000110001101100110101101101101010111100000000000
110010100001001111000111110001111100000111010000000000
000000000000011011100000010000001010000100000101000000
000000000000000001100011110000000000000000000010000001
000000001100000000000110100011001010111001000000000000
000000000000000000000000000000101110111001000000000000
000000000000001000000000001001111011000011100000000000
000000000000000111000000001111101010000001000000000000
000000000000100111100111100111111001111000100000000000
000010100000010001100100000000011100111000100000000000
000000000001011000000000010000000000000000100100000001
000000000000001111000010000000001110000000000010000000

.logic_tile 11 14
000000000000000111100011101000001101001011100000000000
000000100000000000100000000101001100000111010000000000
001000000000001101000000011011000001110000110100000000
100000000000000111000011110001101110001111000000000000
110000000000001101100000010001001101000110100000000000
100000001101010001000010010011001111001111110000000000
000000000000000111000000001000011000100101100100000000
000000000000000101100000000011001011011010010000000000
000001000000001001100000010101011101111000010000000000
000010100000001101000010100000101000111000010000000000
000000000000000101100000000111000001001111000100000000
000000000000001111000000000111101010110000110000100000
000000000001001000000010000101001001000001010000000000
000000000000100101000000000101011001000010010000000000
000010000000001000000110101011000001101001010100000000
000000000000010001000000000001101110001111000000000000

.logic_tile 12 14
100000000110000011100010101000000000000000000100000001
000000000000000101000010000001000000000010000000000000
001000000000010000000000010000001100000100000100000001
100000000000100111000010000000010000000000000010000000
110001000000000000000110000001000000000000000100000000
110010100000000000000000000000100000000001000010000000
000001100000000000000000001111000000101001010000000000
000001000000000000000000000011001000110000110000000000
000000000000001001000110010111100001101001010000000000
000001000000000011100110011101101100110000110010000000
000010101100110101000011101011111000101001010000000000
000000000000100111100111111011110000111100000000000000
000000000000000011100011100011000001101001010000100000
000000000000000000000100000001101111110000110000000000
000010100000001000000010011011001000000000000000000000
000000000000000111000011100111011100000001000001100100

.logic_tile 13 14
100000000100100111000000010111111101001100000000000000
000000000001010000100010010011111010110000000000000010
001010000110100000000000000000001001000001000001000000
100001000000000000000000001111011011000010000000000000
010010100000000101000111001000000000000000000100000000
110001000000000000100000001111000000000010000001000000
000000000000001001100111010101011111011010010000000000
000000000000001011000110000000001110011010010000000010
000000000000000000000000000111100001001111000000000000
000001000000001101000000000011101010110000110000000000
000000000000001111000110101111101010010110100000000000
000000000000000101100000000111000000111100000000000000
000010100000100000000000001101111101001001000000000000
000001000000010000000010000011001011000101000000000000
000000000100000111000110000101101101100010000000000000
000000000000001101000110010001001111011101110000000000

.logic_tile 14 14
100001100100000101000010101001111100000011110000000000
000010100000000000100110000001010000111100000000000000
001000000000000101000111100001101110010110100000000000
100000000000000111100111110001101101001111110000000000
010000000000000111000011001001111100110011000000100000
110000000000000000100000000001011010011001100000000000
000000000000000000000111100101100000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000000011100010110001001110011010010000000000
000000000000000000000011000000111001011010010000000000
000000000000000000000111000001001101000000110000000000
000000000000000000000100001001111111110000000000100000
000000000000000101100111011001101100000000000000000000
000000000000000000000011000111101111000000010000100100
000000000000000011100000010111101111000000000010000000
000000000000000000000010000011011001100000000000100000

.logic_tile 15 14
100000000000000000000110100000000000001111000000000000
000000000000000000000000000000001010001111000000000000
001000000000000000000000000001100000000000000110000000
100000000000000000000011100000100000000001000000000000
110000000000000111100010100000000000000000000000000000
110000000110000000000111100000000000000000000000000000
000000000000000000000000000111001010110001100010000000
000000000000000000000000001001011100001110010000000000
000010101100000101000000000101000000000000000110000000
000001000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001100111100011001000101000010000000000
000010000000000000000000000111011011111000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000110100000001000000011110000000001
000000000000000000000000000000010000000011110000000000
000000000000001101000110000001100001010110100000000000
000000000000000101000100001101001011001111000000000000
000000001000000000000111100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000110011011101010101001010000000000
000000000000001111000010100001110000111100000000000000
000000000000000000000000001001100001011001100000000000
000000000000000000000000001101101111000000000000000000
000000000000000000000110011000001111100101100000000000
000000000000000000000110011011011010011010010000000010
000000000000000000000110000101101011011010010000000000
000010100001010000000000000000111000011010010010000000
000000000000000000000110101000001111100001110000000000
000000000000000000000000001011011010010010110010000010

.logic_tile 17 14
000010100000001000000010100000000000000000001000000000
000000000000000101000100000000001000000000000000001000
000000000000000000000000000000001011001100111000100000
000000000000000000000000000000001011110011000000000000
000000000000000111000000000111001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101000000010000001000001100111000000000
000000000000000000100010100000001001110011000000000000
000000000000000101000111000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000001000000000000000000000000001000001100111000000000
000010100000000000000000000000001101110011000000000000
000000000000000000000010100000001000001100111000000000
000000000000000101000000000000001111110011000000000000
000010101110000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000

.logic_tile 18 14
000000000000000000000110001001000000100110010100100000
000000000000000101000000000011101111101001010000000000
001000000000001001100000010111011000110100010100100000
100000000000000001100010000000111010110100010000000000
010001000000001000000011100111000001101001010100000000
110010001000000001000100001111001000111001110000000000
000000000000000000000110101001001110101010010100100000
000000000000000000000000000001011101010110010000000000
000000000000000101000110000111001100101001010100000000
000000000000000000100100001111000000111101010000000000
000000000000001000000000000000001110111001010100000000
000000000000001001000000000111011111110110100000000010
000000100000010001100010011000011111011010010000000000
000000000001101101000010001111011011100101100000000000
000000000000000000000110010111001110101001010100000001
000000000000000000000111100111010000111110100000000010

.logic_tile 19 14
000000000000000000000000010111101100111101010000000000
000000000000001101000011110000100000111101010001000000
001000000000001000000000011001100000000000000010000001
100000000000000111000011110111000000010110100000000000
010000000000000111100000000000000000001111000100000000
010000000000000000000000000000001110001111000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000001100000000000000000010110100100000000
000000001100000000000000000101000000101001010000000000
000000000000001001100000000111011100000010100000000000
000000000000000101000000000000100000000010100000000000
000000000000000101000110110000000000000000000000000000
000010100000000000100010000000000000000000000000000000
000000000000001000000000011001011000000100000000000000
000000000000001111000010100011001111011100000000100000

.logic_tile 20 14
000000000000000000000110010000000001000000001000000000
000000000000000000000011000000001111000000000000001000
001000000000000000000000000111011110001100111100000000
100000000000000000000000000000010000110011000000000000
010010100000000000000000000111001000001100111100000000
010001000000000000000000000000100000110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000000000000000000000010101101000001100110100000000
000000000000000000000010100000000000110011000000000000
000000000000000000000000000111101110000010000000000000
000000000000000000000000001001101111000000000000000000
000000000000000001100000010000011011100000000010000000
000000000000000000000010001011001110010000000000100100
010000000000000001100110000111100000010110100100000000
100000000000000000000000000000100000010110100000000000

.logic_tile 21 14
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100001000000000000000100100001
110000000000000000000000000000100000000001000001000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001111000000101001010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000000010111011000001100111100000000
100000000000000000000010000000010000110011000000000000
110000000000000101000000000000001000001100111100000000
110000000000000000100000000000001101110011000000000000
000000000000001111100010100000001000001100111100000000
000000000000000001000100000000001101110011000000000000
000000000000000000000110010101101000001100110100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000011001111000010000000000000
000000000000000000000000000000101111000010000000000000
000000000000000001100011100000011110000011110100000000
000000000000000000000100000000010000000011110000000000
010000000000000000000000010101011011000010000000000000
110000000000000000000010001011011010001001000000000000

.logic_tile 2 15
000000000000000000000000000111100000000000001000000000
000000000000000000000010010000100000000000000000001000
001000000000000101000000000000000000000000001000000000
100000000000000000100000000000001101000000000000000000
010000000000000000000110110101001000001100110100000000
010000000000100000000010000000100000110011000010100010
000000000000001101100110110000000001001100110110000101
000000000000000101000011011011001111110011000010000100
000000001110000000000110000101111101001000000000000101
000000000000000000000000001111101011011110100000000100
000000000000000001100000001101101011101011000000000000
000000000000000000000000000001011010010111100000000000
000000000000000000000010000000011110000011110101000001
000000000000000000000100000000010000000011110010000011
110000000000000001000000011101011011000000000000000001
110000000000000000000010001101101010010000000010000010

.logic_tile 3 15
000000000001000000000010100000000001000000001000000000
000000001010001001000110110000001100000000000000001000
001000000000000000000110000000000001000000001000000000
100000000000000000000000000000001010000000000000000000
110010100000100000010011100011001001010010100000000000
010001000001010000000000000001101110100000000000000000
000000000000000000000010000000001100101100010000000000
000010000000001101000100001011001001011100100000000000
000001101100001000000110110000000000000000100100000000
000000100000000101000010110000001011000000000000000100
000000000000001000000000000011011101000111100000000000
000000000000001011000000001001001001011110000000000000
000000000000000000000110010111101110001110000000000001
000000000000000000000011011111111001001111010010000010
000000000000000001100000000101101000101000000000000000
000010100000000000000011101011110000111110100000100000

.logic_tile 4 15
000000000000000000000000011101011110000010100000000000
000000001010000000000010100111100000010111110000000000
001001000000000000000000000101100000000000000100000000
100000000000000000000000000000000000000001000000000000
010000000000001000000111100101001100111101010000000001
110000000000000001000110111001010000010110100010000001
000000000000000001100000001011100001011111100000000000
000000000000000000100010110011001011000110000000000000
000000100000001000000111000000000000000000100100000000
000000000000000101000100000000001100000000000000000000
000000000000001101000000000011101110101001110010000001
000000000000000111100010110000111101101001110010000000
000000000000000101100110000000000000000000000100000000
000000000000000101000000000111000000000010000000000000
000000000000000101000000000000000000000000000100000000
000000000000001111100000000111000000000010000000100000

.logic_tile 5 15
000000000000100111100000010001100001110000110000000000
000000000000010000000011011001001001010110100000000001
001000000000000001100000010101000001110000110000000000
100000000000000000000011100101001010001111000000000000
110010000000001101000000011101011110000001010000000001
010001000000001011000010100101100000000000000010000010
000000000000001101100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000010001000000000000000111000000
000000001110000000000011110000000000000001000011000000
000000000000000000000000000000001011111000010000000000
000000000000000000000000000101001010110100100000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 6 15
100000001000010101000000010001011100010101010000000000
000010101100100000100010100000000000010101010000000001
001000000000000000000000000000001011111000010000000000
100000000000000000000000000001011100110100100010000000
010001000110001000000011100000001100000000110000000001
010000000000001111000100000000001100000000110001000000
000000000000000000000000000011111110010000100000000000
000000000000001111000000000011111110100010110010000100
000010000110100011100000010000000000000000000000000000
000001000000010111000011100000000000000000000000000000
000000000001010001000000000000000000000000000100000000
000000000000101111000011100101000000000010000000000100
000001001010000000000000000000011011000000100000000100
000010001110000111000000001011001100000000010001100000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 7 15
100000000000000000000000000000000001000000100110000000
000000000000000000000010000000001011000000000010000000
001010000000000000000000000000001010000100000100000000
100001000000000000000000000000000000000000000010000010
010011100000100001000111000000011100000100000100000000
110011000001000000000010000000010000000000000001000001
000000000000000011100010000011100000000000000100000001
000000000000100000000100000000100000000001000001000000
000000000000000000000000000000011110110000000011000101
000000000000000000000000000000011001110000000010000000
000000000000000000000011100000011010000100000100000100
000000001000000000000110000000000000000000000000000001
000010000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000001000000
000000000000000000000000010000000000000000000110000100
000000000000000001000011011101000000000010000000000000

.ramb_tile 8 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 15
100000000110010000000000010111001100111000010000000000
000010000001100000000011010000101110111000010000000000
001000000000000000000111110000000000000000000100000000
100000000000000000000111011101000000000010000000000000
010000000000000111100000010000000000000000000000000000
010000001110000000100011110000000000000000000000000000
000000000001000000000000000000000001000000100100000000
000000000000010000000000000000001111000000000000000000
000000000001010001100000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000100001001000000000001100001101111010000000000
000000000000000111000000000111101100110000110000000000
000000000000100101100000000000011001010000000010000101
000000001110010001000011110101011100100000000010100000
000000000000000000000000010000000000000000000000000000
000000100000000000000011000000000000000000000000000000

.logic_tile 10 15
000011000000000101000010100000000000000000000000000000
000011001110000000100100000000000000000000000000000000
001000000000000000000010100000011101111000010000000000
100000000000000000000100001101001001110100100000000000
110010101010010101100111110001001000110100100000000000
100001000000100000000110000000011011110100100000000000
000000000000000000000000000111101010111100000100100000
000000000000000000000000000011100000000011110000100000
000000001000000001100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001101000000000000000000000000000000000000
000010000000000000000000001101011000111100000100000001
000001001100100000000000000011110000000011110000000000
000000000001000000000111100101000000001111000110000000
000000000000000000000000001001101000110000110000100000

.logic_tile 11 15
000000000001010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000001011100000001000000000000000000100000000
100000000000001111100000000001000000000010000000000000
010010100010011001000111100000001011101101000000000000
110000100000101001000000000111001000011110000000000100
000000000000000000000000001000000000000000000100000000
000000000000001111000000000101000000000010000000000000
000000000110000000000010000000001100000100000100000000
000000001000000000000000000000010000000000000000000000
000000000000000011100000001000001010111000010000000100
000000000000000000100000000111001111110100100000000000
000000000001110001000000010011100000000000000100000000
000000001110011111000010000000000000000001000000000000
000010000000000000000000000000000000000000100100000000
000000000000000001000000000000001110000000000000000000

.logic_tile 12 15
000000000000001101100110100101000000000000000100000000
000110000000000111000010000000100000000001000000000000
001000000000000000000000010001011000011110000000000000
100000000100001101000010100000101000011110000000000000
010000000000100001100011000000000000000000100100000000
110000000001001111000011100000001000000000000000000000
000000000000000000000110101101000000001111000000000000
000000000110001001000000000101001001101001010000000000
000000100000000101000000000101000000000000000100000000
000000000000010000000000000000000000000001000000000000
000010000000000000000010000001011000011010010000000000
000001000000000000000100000000101000011010010000000010
000000000000010000000000000001011010011010010000000000
000010100000000000000000000000101010011010010000000010
000000000000000000000000001001111010101000010000000000
000000000000000000000000001011111100110000010000000000

.logic_tile 13 15
000000000000110000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000011101010010110100000000000
100000000000000000000000001101110000111100000000000000
110000000001010001100110110000000000000000000000000000
100000000000100000100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000001010011010010000000000
000000101110000000000000001011011011100101100000100000
000000000000000011100000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000001110000000000000000011111110010010110000000000
000000000011000000000000000000011010010010110011000000
000001000000000000000000011000001011011010010100000000
000000000000000000000010101111001100100101100001000000

.logic_tile 14 15
100000000000000111100000010001001110000011110000000101
000000000000000000000010001001010000111100000000000000
001000000000000011100111100000000001000000100100100000
100000000000000000100000000000001000000000000000000000
110000000010000000000000001101101010010110100000000000
010000000010000000000010110011010000111100000000000000
000000000000000101000010000101111110000010100000000000
000000000000001111100000000000010000000010100000000000
000010100000000101000000010101011011011010010000000000
000001001100000000000011110000101100011010010000100000
000000000000000000000000001111111010000110100000000000
000000000000000101000000001001101100001011000000000000
000011100000000000000000001000000000000000000100000000
000000001110000000000010101101000000000010000000000000
000000000000000000000110000000000000100000010000000000
000000000000000000000000000001001111010000100000000000

.logic_tile 15 15
100000000000000000000111000101100000010110100000000000
000000000000000000000100000000100000010110100000000000
001000000000001000000000000111000000010110100000000000
100000000000001011000000000000000000010110100000000000
010000000000000101100010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000110000000
000000000000000000000010101001000000000010000000000000
000011100000001000000000000000000000010110100000000000
000011000000001011000000001111000000101001010000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000000000000011110000000000
000000001100000001000110000000000001001111000000000000
000000000001010000000000000000001000001111000000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 16 15
000000001010000101100000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000001000000110100101111000001100111000000000
000000000000000101000000000000000000110011000000000000
000010100000001111000000000101001000001100111000000000
000001000000000101100000000000000000110011000000000000
000000000000000101100000010000001001001100111000000000
000000000000000000000010100000001001110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000010000000000000000000000000001011110011000000000000
000000000000001000000000000111001000001100111000000000
000000000000001001000000000000000000110011000000000000
000000000000000000000000000101001000101010100000000000
000000000000000000000000000000000000101010100010000000

.logic_tile 17 15
000000000000100000000110110101001001000100100000000000
000100000000010000000010000111101100010010000000010000
001000000000001000000110000011011011111001010100000000
100000000000000101000111110000011110111001010000000001
110000000000000000000000001011001000111100000000000000
010000000000000000000011111001010000010110100000000000
000000000000000000000011101001011000000011110000000000
000000000000010111000100000101100000111100000000000000
000000001010001001100000010111100001101001010100000000
000010100000000001100011100011101011110110110000100000
000000000000001000000000000000011110000011110000000000
000000000000001001000000000000000000000011110000000000
000001000000000101100000001000011000111000110100000000
000010000000000000000000001101011100110100110000100000
000000000000001101000000010000011000011010010000000000
000000000000000001100010001001011100100101100000000000

.logic_tile 18 15
000000000000000000000110100001100000010110100000000000
000000000000000000000000000000100000010110100000000000
001000000000000000000110101000011111000111100000000000
100000000000000000000000000101011111001011010000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001111000000001111100001110000110000000000
000000000000001111000000000101101111001111000000000000
000000000000000000000000000000001000000011110100000000
000000000000000000000000000000010000000011110000000000
000000100000000000000000000000011100000011110100000000
000001000000000001000000000000000000000011110000000000
000000000000000000000111100000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000010110000000001000000100100000000
000000000000000000000111100000001001000000000000000000

.logic_tile 19 15
000000000000000001100010111001111100010000100000000000
000000000000000000100010010011111110010001110000000000
001000000000001101100110010101011000110000010000000000
100000000000000101000110101001011101110110010000000000
110000000000000001100110100000000000000000000000000000
110000000000000000100010100000000000000000000000000000
000000000000000000000110100001011011100000010000000000
000000000000000101000000000001111111111101010000000000
000010000000000000000110000101011000000001000000000000
000001000000000000000000001001101010010010100000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000010001100111100000000000001111000100000000
000000000000100000000100000000001011001111000000000000
000000000000000000000000011001101000000010100000000000
000000000000000000000010000101011000000001100000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000101000000001000001011110001010000000000
000000000000000000000000001011011110110010100000000000
001000000000000000000000011011001100000000010000000000
100000000000000000000010001101101000000110100000000000
010000000000000000000110000000000000000000000100000000
110000000000000000000010101111000000000010000000000000
000000000000000101000000000000000001000000100000000000
000000000000000000000010100000001110000000000000000000
000000000000001000000110110000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110101001001010101010110000000000
000000000000000000000100001011011101010110110000000000
000000000000001101100000001101111000110100010000000000
000000000000000101000000001101011101110110100000000000

.logic_tile 2 16
000000000000000000000010100001111010111101010000100000
000000000000000000000110110000100000111101010000000000
001000000000000101000010110000000000000000000000000000
100000000000000000100011110000000000000000000000000000
110000000000000011000010101101011010010110100000000000
110001000000000000000010101001111011001001010000000001
000000000001001000000000000000000000000000100100000000
000000000000100001000010100000001001000000000000000000
000001000000000000000000000111100000000000000000000000
000010100000000000000000000101100000101001010000000100
000000000000000000000000000001000000000000000100000000
000000000110000000000000000000100000000001000000000000
000000000000000000000111000001100000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000000000101100000000101011111010000000000000000
000000000000000000000010010000101011100001010000000000

.logic_tile 3 16
000000000000000000000010100011100000000000001000000000
000000000000000000000100000000000000000000000000001000
001000000000000101000110100000000001000000001000000000
100000000000000000100000000000001100000000000000000000
000000000000001000000111000001101000110010100000000000
000000000000001001000000000000101111110000000000000000
000000000001010101000010100000011101001100110000000000
000000000000000000100100001001011101110011000000000000
000000000001010000000000000000011100000011110000000000
000000001010000000000000000000010000000011110000000000
000000000000000001100110001000011110110001110100000000
000000000000000000000010000011011110110010110000000110
000000000000000000000110101001101010000010100000000000
000000000000001101000000001101001011000110000000000000
000000000000000000000110100000011010101010100000000000
000000000000000000000000001001000000010101010000000000

.logic_tile 4 16
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
001000000000000000000000010000000001000000001000000000
100000000000000000000010000000001100000000000000000000
010000000000000000000111000111001000001100110101000000
110000000010000000000100000000100000110011000011000000
000000000000000101100000001000011010010111000000000000
000000000000000000000000000011001111101011000000000000
000000000000100000000000000000011100000100000000000000
000000000001000000000000000000010000000000000000000000
000000000000001001100110000000011001001100110110000001
000000000000000001000000000000011100110011000000100000
000000000000000000000000011000000000010110100110000000
000000000000000000000010001001000000101001010010000000
110000000000000000000000000001100001100000010000000000
010000000000000000000000001111101100000000000001000000

.logic_tile 5 16
000000000000000101000000000011011011100101100000000000
000000000000000000000000000000111010100101100000000000
001000000000010111100010100000000001011001100000000000
100000000000100000100100001111001100100110010010000000
110000000000000001100010001001000000000000000000000000
110000000000000000100000000111000000111111110000000000
000000000000000101000000011000000000000000000111100100
000000000000000000000011100001000000000010000001000000
000000000000000000000010001001011100101001010000000000
000000000000000000000000000111010000000011110000000000
000000000000001001000110000101000001010110100000000000
000000000000000101000000001111001100001111000000000100
000000000000000000000111111000000000011001100000000000
000010100000000000000110100011001011100110010000000000
000000000000000101100000001101011100010110100000000000
000000000000000000000000001001100000000011110000000000

.logic_tile 6 16
000000000000100000000000000000000001000000001000000000
000010100001010000000000000000001011000000000000001000
000000000000000101000000000000011011001100111000000000
000000000000000000100010110000011000110011000000000000
000000000000100000000010100000001001001100111000000000
000000000000010000000100000000001110110011000000000000
000000000000000000000010100101001000001100111000000000
000000000000001001000100000000100000110011000000000000
000000001110000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000010000000001001001100111000000000
000000000000000000000100000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000101100010000000001001001100111000000000
000000000000000000000100000000001101110011000000000000

.logic_tile 7 16
100000000000100101000010111011011001010111100000000000
000000000001010000100111110001011110001011110010000000
001000000000001011100011101000000000000000000100000000
100000001110000001100100000001000000000010000000100000
010000000000000111100000001000000000010110100000000000
010000000000000000100000000111000000101001010000000000
000000000000000000000010101000000000000000000100000000
000000000000000000000000001111000000000010000010000000
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000010011100000010110100000000000
000000000000001101000010000000100000010110100000000000
000000000000000000000000001000001001011010010000000000
000010100000000000000000001101011100100101100010000000
000000000000000001100000010111111000111000010000000000
000000000000000000100010110011001000110000000000000000

.ramt_tile 8 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100100000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 16
100000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111100000001010000011110000000001
100000000000000000000000000000000000000011110000000000
110010100000000101000000000001000000010110100000000001
010001000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001100000000000000100000001
000000000000000111000011110000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110111101010000000010
000000000000000000000011110011010000111110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
100010000000000000000000010000000000000000000000000000
000101000000000000000011100000000000000000000000000000
001000000000000000000000000111100000001111000000000000
100000001000000000000000001011001011101001010000000000
010000000000010000000000011000000000000000000100000000
010000000000100000000010000101000000000010000000000001
000000000100001011000000001000000000000000000100000000
000000000000000011100000000011000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000000000000101000000000010000001000000
000000001010000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000111100000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 11 16
100010001110000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000001111000010110000000000000000000000000000
010010100011000011100111000000000000000000100100000000
110001000000000000100100000000001010000000000000100001
000000000001000000000000001001100000010110100000000000
000000000100000101000011111101001111110000110000000000
000000000000000000000000001000011010011010010000000010
000000000000000000000000001111001111100101100000100000
000000000000000000000000000001100000000000000110000000
000001000000000000000000000000100000000001000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010000001100001001111000000000000
000000000000000000000000001111001011110000110000000010

.logic_tile 12 16
000000000000000000000010101000011000000010100000000000
000001000000001101000100000111000000000001010000000000
000000100000100101000010100101101101000110000000000000
000001000000000000100100001001111101000011000000000000
000000000000001101000110101101011110011111000000000000
000000000000000001100000001011011000101101010000000000
000001000010000001100010100101011101101000010000000000
000000000000000000000000001011001001111100110000000000
000000000000000001100110110111101110000011110000000000
000000001010000000000010101101000000010110100000000000
000000000000001000000110011011111111010111100000000000
000100000000000101000010100001001001001011100000000000
000000000000000000000110000011000001110000110000000000
000000000000000101000000001111001010100000010000000000
000000000000001101100000010000001010110000000000000000
000000000000001001000010000000001101110000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000000001100001100111000000000
000000000000000000000000000000011111110011000000000000
000000000000000000000000000000001001001100111000000000
000000001000000000000000000000001100110011000000000000
000000000000000000000010100111001000001100111000000000
000000000000000000000100000000100000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000010110000000000110011000000000000
000000100000001000000000000000001000001100111000000000
000001000010001011000000000000001110110011000000000000
000000000000000000000010100000001001001100111000000000
000001000000000101000010100000001111110011000000000000
000000000000000000000010100101101000001100111010000000
000000000000000101000000000000100000110011000000000000

.logic_tile 14 16
000001000001010000000000010111011110000010100000000000
000000001000001111000010000000100000000010100000000000
000000000000000000000011110000011001000011000000000000
000000000000000000000110000000011101000011000000000000
000000000000000001100000000001111101010110100000000000
000001000000100000000000001011111001000011000000000000
000000000000000000000000000001011110011010010000100000
000000000001000000000000000000011101011010010000000000
000000000010000000000110100000011000011010010000000000
000000000000000000000010101011011010100101100000100000
000000000000001000000110001001011100001100000000000000
000000000000000101000000001111101110000110000000000000
000000000000001000000000010011000001010000100000000000
000001000000000001000010100001101111010110100000000000
000000000000000000000110100001011110101000000000000000
000000000000000111000011100000010000101000000000000000

.logic_tile 15 16
000000001000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000001100000000000000001000000100100100000
100000100000000000000000000000001100000000000000000000
010000000001000000000000000000000001000000100100000000
010000000000000000000000000000001111000000000000000000
000000000000000000000000001000011111010010110000000000
000000000000000000000010110001001011100001110000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000001000110110000000001000000100100000000
000000000000000000100010100000001101000000000000000000
000000000000000000000010000101111001011010010010000000
000000000000000000000100000000101110011010010000000000
000000000000000101000010000000011100000100000100000000
000000000000000000100100000000010000000000000000000000

.logic_tile 16 16
000000000000000000000010010000011000101101000000000000
000000000000000000000110001101001001011110000000000000
001001000000000101000000001011011000000011110010000000
100010000000000101000010100101010000111100000000000010
110000000000000011100111010101000001010110100000000000
010000000000000000100110010101101000001111000000000000
000000000000001101000000000000001110011010010100000000
000000000000000111100000001011011110100101100000000000
000000000000001000000110011011101000000011110000000000
000000000000000001000011000101110000010110100000000000
000000000000000000000110010001001011011010010010000000
000000000000000000000011010000111000011010010000000000
000000000000000000000111001111111110000011110100000000
000000000000001001000000001011010000111100000000000000
110000000000001000000000010101100001001111000100000000
000000000000000001000010001001001101110000110000000000

.logic_tile 17 16
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000000000000000000011100000000000001000000000
100000000000000000000000000000100000000000000000000000
110000000000001000000000000000001000001100111110100000
110000000000000101000000000000001101110011000001100010
000000000000001101000000000000001000001100110100100000
000000000000000001100000000000001101110011000011100000
000000000000000000000110010000011010000011110110000000
000000000000000000000010000000000000000011110001100110
000000000000000000000000010011011101100000000000000000
000000000000000000000010001011111010000000000000100010
000000000000000111000011001101100000001100110100000000
000000000000000000100000001011000000110011000001100100
010001000000000000000000010111000001010110100000000000
110010000000000000000010010101001111001111000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 16
100000000000001001000000000101011010001100110100000000
000000001110000001100000000000111000110011000000000000
001000000000000011100000001000000000010110100000000000
100000000000001001100000000111000000101001010000000000
110000000000000000000000011000000000000000000100000000
110000000000000000000010000111000000000010000000000000
000000000000000000000000001111011100000010000000100001
000000000000000000000010000001001000000010100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000001101000000000000001011001111000000000000
000000000000000011100111000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000001001100000000001000000010110100000000000
010000000000000101000000000000000000010110100000000000

.logic_tile 20 16
100000000000001000000000010101000000000000001000000000
000000000000000101000010000000100000000000000000001000
001000000000001000000000010001000001000000001000000000
100000000000000111000011000000001011000000000000000000
110000000000000000000110010101101000001100111100000000
010000000000000000000010100000101001110011000000000000
000000000000000001000000010101001001001100111100000000
000000000000000000100011000000101011110011000000000000
000000000000000000000000010111101001001100111100000000
000000000000000000000011000000001001110011001000000000
000000000000000001100000001000001001001100110100000000
000000000000000000000000000011001011110011001000000000
000000000000000000000000010000001111001111110000000000
000000000000000000000011010000011010001111110010000100
010000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000000011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001100000000000000001000
001000000000001000000110000111011100001100111100000000
100000000000000001000000000000000000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000001001000000000000000000110011000000000000
000000000000000001100000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000010000001001001100111100000000
000000000000000000000010000000001001110011000000000000

.logic_tile 2 17
100000000000000011100110101011111001100000000000000000
000000000000000000100010111111111101000000000000000000
001000000000000101100110010000000000100000010000000000
100000000000000000000010101101001111010000100000000000
010000000000000101100111000000000000000000000100000000
110000000000000000000110101011000000000010000000000000
000000000001011001100110101000000000000000000100000000
000000000000100101100010001101000000000010000000000000
000000000000000001100000001000001100010000110000000000
000000000000000000000011000101001001100000110000000010
000000000000000000000010110000000000000000100100000000
000000000000000000000110000000001000000000000000000000
000000000000000000000000011001011110000010000000000000
000000000000000000000011010101101010000000000000000000
000000000000001000000111001101111001000010000000000000
000000000000001011000100000001111010000000000000000000

.logic_tile 3 17
000000000000000000000010100111100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000000000001100000000000001000000000
100000000000000101000000000000001100000000000000000000
110000000000000000000110010000001000111100001000000000
110000000000000000000010000000000000111100000000000000
000000000000000001100000001000000000000000000110000100
000000000000000000000000001111000000000010000000100010
000000000000000001000000000001011110001100110000000000
000000000000000000000000000000110000110011000000000000
000000000000000000000000000000011000000100000100000010
000000000000000000000000000000000000000000000000100110
000000000000000000000110100000000000001111000000000000
000000000000000000000100000000001011001111000000100000
110000000000001111100000010101011011001011000000000000
110000000000000001100010001101101110000110000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000011100111101001011011110100010100000000
000000000000000000100000001111111000100010110000000001
001000000000000000000110010101000000000000000000000000
100000000000001101000110010001100000111111110000000000
110000000000000000000110000001001011111011010100000000
010000000000010101000110100011111011010010000000000001
000000000000000101000010101111100000001111000000000000
000000000000000101000010101001001100110000110000000000
000000000000001001000000011101101010111100000000000000
000000000000000001000011001001000000000011110000000000
000000000000000000000000000001100001010110100000000000
000000000000000000000000000101101010001111000000000000
000000000000100000000000000001101101010001000000000000
000000000000000000000000000000101110010001000000000000
000000000000000001100110000101101010110100100000000000
000000000000000000000000000000011000110100100000000000

.logic_tile 6 17
000000000000000001100011100101101001001100000000000000
000000001000000000100010001001101001000011000000010000
001000000000001000000110010001101110110101000000000001
100000000000001001000111110001001011000101110000000001
110000000000000001100110011101011011110101000100000100
100000000000000000000111000011101011001010110000000000
000000000000001000000010011000001110011010010000000000
000000000000001001000010100111011001100101100000000100
000000000000000101000000000001101110000111100000000000
000000000000000000000000000000111011000111100000000000
000000000000000000000000001101000000001111000000000001
000000000000001001000000001001101111110000110000000000
000000000000000101100010110000001100000011110000000000
000000000000000000000010100000000000000011110000000000
000000000000001000000000000000001010000011110000000000
000000000000000101000000000000000000000011110000000000

.logic_tile 7 17
000000000000001000000000000000000000000000001000000000
000000000000001011000010100000001001000000000000001000
000000000000000000000000010001101000001100111000000000
000000000000001111000011100000010000110011000000000000
000000000000000000000111110101101000001100111000000000
000000000000000000000111100000100000110011000000000000
000000000000000111100000010001101000001100111000000000
000000000000000000100011110000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000010000000000000000000000001001000101010100000000001
000000000000000000000000000000000000101010100000000000

.ramb_tile 8 17
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000001100110000000000001001111000000000000
100000000000000000100100000000001001001111000001000000
110000000000000000000110001000000000000000000110000001
110000000000000000000100001011000000000010000001000001
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000100000010110100001000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011000000011000000011110010000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000100000010110100001000000

.logic_tile 10 17
000000000001010000000000000011000000000000000100000000
000000000000000000000011110000000000000001000000000000
001000000000000000000000000111000000101001010000000000
100000000000000000000000001101100000111111110011000010
010000000000001000000000010101011111000111100000000000
010000000000000001000010100111011100001111110000100000
000000000000000111000000001000000000000000000000000000
000000000000000000000000001111000000000010000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
110000000000000000000010100000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000111000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111100000111001110100000000
000000000000000000000000000011101110100000010000000000
000000100000001000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000000000000000111000000001000001010111000100100000000
000000000000000000000000000011001110110100010000000000
000000000000001000000000011011101110111101010100000000
000000000000000001000010000111000000010100000000000001

.logic_tile 12 17
000000000000000000000000010101100000000000000100000000
000000000000000000000011100000100000000001000000000000
001000000000000000000000000101100000000000000100000000
100000000000000000000000000000100000000001000000000000
010000000001000000000000000000001100000011110000000000
010000000000101101000000000000000000000011110000000000
000000000000000101000010100000000000000000100100000000
000000000000001101100110110000001010000000000000000000
000000000000000101000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000001001000000000000000000000000000000001000000000000

.logic_tile 13 17
000000000000000000000000000000001001001100111010000000
000000000000001101000000000000001010110011000000010000
000000000000001000000000000001001000001100111000100000
000000000000000101000000000000000000110011000000000000
000000001010000000000010100101001000001100111000100000
000000000000000000000110110000100000110011000000000000
000000000000000101000010100000001001001100111000100000
000000000000001101100100000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000100000
000000000000001000000000000011101000001100111000000000
000000000000000011000000000000000000110011000000000010
000000000000000000000000001111101000000011110000000000
000000000000000000000000000001100000111100000000100000
000000000000000000000000010000001010000011110000000000
000000000000000000000011000000010000000011110000000000

.logic_tile 14 17
000000000000000000000010100000001000000011110000000000
000000000000000000000110110000010000000011110000000000
001000000000000000000000010000011000000100000100100000
100000000000000000000011110000010000000000000000000000
110000000000000000000000000101000000010110100000000000
110000000000001101000000000000000000010110100000000000
000000000000000000000010100001000000010110100000000000
000000000000000000000110110000100000010110100000000000
000000000000000000000010100000000001001111000000000000
000000000000000000000100000000001011001111000000000000
000000000000000000000011100000000000000000100000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000011000111111100010101010000000000
000000000000000000000000000000010000010101010000100000
000000000000000000000000001000000000010110100000000000
000000000000000101000000001101000000101001010000000000

.logic_tile 15 17
000000000000000000000110000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
001000000000000000000010101101011010000000110000000000
100000000000000000000100000101111001010000110000000000
110000000000000000000010100011000000000000000100000000
110000000000000000000100000000000000000001000000000000
000000000000001001100110000011101101111001010000000000
000000000000000001000000001011101101111000100000000000
000000000000001001000010111111011001111001010000000000
000000001010000001000111000101111111110100010000000000
000000000000001000000110100011000000000000000100000000
000000000000000011000010110000100000000001000000000000
000000000000001001100010000011100001010110100000000000
000000000000000001000010110111101101001001000000000000
000000000000000000000010100101111110010111100000000000
000000000000000000000100000111011101000111010000000000

.logic_tile 16 17
000000000000000000000010101000011001001011010000000000
000000000000000000000000000001011001000111100000000100
001000000000000000000010100000000000000000000000000000
100000000000000101000110100000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000001111000000000000
000000000000000000000000001001001110101001010000000000
000000100000000101000000000000000000000000000000000000
000001000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000

.logic_tile 17 17
000000000000000000000110000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000001000000110000111011010010100000100000000
100000000000000011000000000000010000010100000000000000
110000000000000000000000001101001100111101000000000000
010000000010001111000000001101001110111111000000000000
000000000000000101000110000111000001000000000000000000
000000000000000000000000000101001001000110000000000000
000000000000000101100000010001001101001101010000000010
000000000000000000000010000000101010001101010000000000
000000000000000000000000000000001111110011110000000000
000000000000000000000000000000001001110011110000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100001100000000101111110000010100100000000
010000000001000000000000000000000000000010101000000000

.logic_tile 18 17
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000110101101111010000001010000000000
100000000000000000000010111111100000000000000000000000
010000000000000101100110100011100000000000000000000000
010000000000000000000010111101100000101001010000000000
000000000000000101100010101101000000111111110010000000
000000000000001101000100001001000000000000000000100000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011011000010000000000000
000000000000000000000000000000101001000010000000000000
000000000000000000000000010101000001010110100000000010
000000000000000000000010000001001001001001000000100000

.logic_tile 19 17
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000001000000000000101100000000000001000000000
000000000000001111000000000000100000000000000000000000
000000000000000101000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101000010110000000000000000001000000000
000000000000000000000010000000001110000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000000000001000111100001000000000
000000000000000101000010100000000000111100000000000000
000000000000000101000000001001111110011000000000000000
000000000000000000000000001101001111101000000000100010

.logic_tile 20 17
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000100000000001000000000000

.io_tile 33 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000110100
001001010000000000
000000001000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
001000000000000000000000010000001000001100111100000000
100000000000000000000010000000001100110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000001001100000000111101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000010000000
000000000000000000000110010000001001001100110100000000
000000000000000000000010000000001001110011000000000000
000000000000001000000000000011001110000010000000000000
000000000000000001000000000011011111000000000000000000

.logic_tile 2 18
000000000000000101000110011001011001000010100000000000
000000000000000000000110000111011000000000100010000000
001000000000001001100110011111111000110110100000000000
100000000000000001100010100001001001111010100000000000
010000000000000101000010000000011101101001000000000000
110000000010000000100010000111001010010110000000000000
000000000000001101000111101000000000000000000100000001
000000000000000101100110111101000000000010000000000010
000000000000000000000000010000000000100000010000000000
000000000000000000000010110101001101010000100000000000
000010100000000001000010101001111010000000100000000000
000001000000000000000100000101111111000000000000000100
000000000000000001100000010000011000000001010000000000
000000000000000000000010011001010000000010100001000000
000000000000000101000000001000011110000010000000000000
000000000000000000100000001011001011000001000000000000

.logic_tile 3 18
000000000000000000000010111001011001101001110000000100
000000000000000000000011101101101000110110110000000010
001000000000001101000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010010100000000000000000001001101001101001010000000000
010001000000000000000000001101011000010110110000000010
000000000000000000000110100011100000000000000111100101
000000000000000000000000000000100000000001000010100010
000000000000000101000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000010001101110000010000000000000
000000000000000000000010000000001101000010000010000000
000000000000000001100000000000001100000011110000000000
000000000000000000100000000000000000000011110000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000001100110000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
001000000000000000000000000000011010001100111100000000
100000000000000000000000000000001000110011000000000000
110000000000100000000110100000001000001100111100000000
110000000001000000000000000000001101110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000001110000000000000011000001000001100110100000000
000000000000000000000010000011000000110011000000000000
000000000000001000000000000000011010000011110100000000
000000001100000001000000000000000000000011110000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001010001000000000000001011111100110001000000
110000000000100000100010010000011111111100110010000111

.logic_tile 5 18
000000000000000101000010101111101010111101010100000000
000000000000000000000010101011100000111100000000000000
001000000000000000000110100011111010101000000100000000
100000000000000000000010111001100000111110100000000000
110000000000001000000000010000000000000000000000000000
110000000000001001000011000000000000000000000000000000
000000000000000001100000000000000001000000100000000000
000000000000000101000000000000001001000000000000000000
000000000000000000000110101001001011100010110100000000
000000000000000000000000001011011001111000100000000000
000000000000000000000000001001011100101001010100000000
000000000000000000000011100101110000101010100000000001
000000000000000000000011100011001011111100010100000000
000000000000000000000100000000101101111100010000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 6 18
000000000000000101000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000011000011000111000110100100000
100000000000000000000010000011011010110100110000000000
010001000001010101100000000011101010111100010100000000
010000100000100101000000000000001110111100010000000001
000000000000000000000000001011000000111001110100000000
000000000000000000000000000011101010110000110000000100
000000101100100000000000010000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000000111000000001000001010111000110100000000
000000000000000000000000000011001010110100110000000000
000000000000100001100000001011101010111101010100000100
000000000000000001000000000111000000111100000000000000
000000000000000001100000000000000000100000010000000000
000000000110000000000000000001001110010000100000100001

.logic_tile 7 18
000000000000001111100111010001001010000100010100000100
000000000000000011100111110001011101111011100000000000
001000000000000101000111101011111110000011110000000001
100000000000000101000100000001110000111100000000000000
010000000000100000000010101111111010000011110000100001
010000000001000000000011101101110000111100000000000000
000000000000001111100111000101011100101001010000000000
000000000000000111100010101001100000000011110000000000
000000000000000000000110001101111110010110100000000000
000000100000000001000010001101110000000011110000000000
000010000000001001100000001000001101011010010100000000
000000000000001001000010001001001100100101100000000010
000000000000000000000000001001100001101001010000000000
000000000000000000000000001011001111001111000000000000
010000000000000000000110011000011000000111100000000000
110000000000000000000010000101001101001011010000000000

.ramt_tile 8 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000000000000010101011111101010111100000000000
000000000000001101000110110001011001010101000000000000
001000000000000101000110000000000000011001100100000000
100000000000001101100010110101001100100110010000100000
110000000000001101000110000000000000000000000000000000
110000000000001001100100000000000000000000000000000000
000000000000000111000010100111011100101000000000000000
000000000000000000000100000111010000111110100000000000
000000000000000001100000010101001101110001100110000000
000000000000000000000010101101001100001110010000000000
000000000000001001100110111011011011100000010000000000
000000000000000001000010001011111000111101010000000000
000000000000001101100010000011111000010111010000000000
000000000000000001000000000001111010000011010000000000
010000000000000000000000000001001101101100010000000000
110000000000000000000000001001111101101100100000000000

.logic_tile 10 18
000000000000000000000110100001100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000100000000000110000000011010001100111100000000
100000000000000000000000000000011100110011000000000000
010000000010000000000011100000001000001100111100000000
110000000000000000000100000000001101110011000000000000
000000000010000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000001010000001100000011000001000001100110100000000
000000000000000000000010000011000000110011000000000000
000000000000001000000000000111011100010100100000000000
000000000000000001000000001111101001101001110010000000
000001000000000000000110000011000000000110000000000000
000000100001010000000010111111001101000000000000000000
110000000010000000000000000101100000010110100100000000
000000000000000000000000000000100000010110100000000000

.logic_tile 11 18
000010000000000011100000000000011010100101100100000100
000001000001010000100000001111011110011010010000000000
001000000000001011100110111011111110000011110100000000
100000000000000101100010100001100000111100000000100000
110000000000000011100010000111101101010010110000000000
100000000000001001000010000000011111010010110000000000
000000000000000000000111000011001010110100100100000000
000000000000000101000010000000011011110100100000000011
000010000000000001000110111000001010100101100100000000
000001000000000001000010010011001010011010010000100000
000000000000000000000000011011000000001111000000000000
000000000000000001000011000101101110101001010000000000
000000000000001001000010001000011001000000010000000000
000000000000000101000000000001011001000000100010000000
000000000000000011100010100101100000110000110100000000
000000000010000101000000000001101100001111000000100000

.logic_tile 12 18
000000000000001001100000000111101100011010010100000000
000000000000000001000000000000001000011010010000000000
001000000000001101000000001101111110000011110000000000
100000000000000001100010111011010000101001010000000000
110000000000000101000010101001000000001111000000000000
110000000000000000100100000111001011101001010000000000
000000000000000101100010110000011011011010010100000000
000000000000001101000110001011011010100101100000100000
000000000000000111100110000001101111011010010100000000
000000000000000000000000000000011000011010010000000000
000000000000000000000110000111101010011010010100000000
000000000000001111000000000000011000011010010000000000
000000000000000000000111111000011010011010010100000000
000000000000000000000010001001011010100101100000000000
110000000000001001100110001101111110000011110100000000
010000000000001001000100001011010000111100000000000000

.logic_tile 13 18
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
001000000000000111000010101000000000000000000100100000
100000000000000000000110110001000000000010000000000000
110000000000000101000000001000000000010110100000000000
110000000000000000100000000101000000101001010000000000
000000000000000101000000001000000000000000000100000000
000000000000001101100000001011000000000010000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000010000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000010000111000000010110100000000000
000000000000000000000010100000100000010110100000100000
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 14 18
000000001000000111000000001000000000000000000100000000
000000000000000111100011100111000000000010000000000000
001000000000000000000011101101001101010111100000000000
100000000000000000000011111111001100001011110000000000
110000000000000101100011100000011000000100000100000000
110010100000000000000100000000010000000000000000000000
000001000000001000000010000101000000000000000100000000
000010000000000001000000000000100000000001000000000000
000000000000001000000000000001000001100000010011000010
000010100000000001000000000000001011100000010000000001
000000000000000101100111101101111001010000100010000000
000000000000000000000000000101111101000001010001000001
000000000000000000000010000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000001000000010000001000000100000100000000
000000000000000000000010100000010000000000000000000000

.logic_tile 15 18
000000000000000000000010101000001010101000000000000000
000000000000000000000110111101010000010100000000000000
001000000000000101000000000001011100010010110000000000
100000000000001101100000000000101001010010110000000010
010000000000001101100110111000000000000000000100000000
110000000000000001000110100001000000000010000000000000
000000000000000000000110000101001100000010000000000000
000000000000000000000010110101011111001001010000000000
000000000001010000000000000000011110000100000100000000
000000000110100000000010110000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000001000001001000000000000000000000001000000000000
000000001010000000000000010000011010000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000011100000000000000001000000100100000000
000000000000000101100000000000001000000000000000000000

.logic_tile 16 18
000000000000110000000010100000000001000000100100000000
000000000001110000000111110000001111000000000000000000
001000000001010000000111100111101010011110000000000000
100000000000100000000100000000011001011110000000000000
010000000000000000000110000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000000010100000011010010010110000000000
000000000000000000000100000111011010100001110000000000
000010100000000000000000000000011000111100110011000000
000001000000000000000011100000011101111100110010100000
000000000000000000000000000000000000000000000100000000
000000000010000000000000000111000000000010000000000000
000000000100001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000001001100110000000000001000000100100000000
000000000000000101000000000000001110000000000000100000

.logic_tile 17 18
000000000000000000000000000001111100111000100100000000
000000000000000000000000000000101010111000100000100000
001000000000001000000111100000000000000000000000000000
100000000000000101000100000000000000000000000000000000
010000000000001011100110100000000001000000100000000000
110000000000000001100100000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101010111000100100000000
000000000000000000000000000000101111111000100000100000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000001100110000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
001000000000000000000000000000011000001100111100000000
100000000000001101000000000000001000110011000000000000
010000000000100000000111000000001000001100111100000000
110000000001010000000000000000001101110011000000000000
000000000000001111000000000000001000001100111100000000
000000000000000001100000000000001001110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100110100000000
000000000000000000000000000000100000110011000000000000
010000000000000001100000010111111000000010000000000000
110000000000000000000010001001001000000000000000000000

.logic_tile 19 18
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010000000000000000000010010001111110010100000000000000
110000000000000000000010000000100000010100000000000000
000000000000000000000000001011011111011101010000000000
000000000000000000000010101111101011001001010000000000
000000000000000000000110010011001011010110000001000000
000000000000000000000010100000111001010110000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110000000000001000110000000000000
000001000000000000000100001011001110001001000001000000
000000000000001101100000000000000000000000000100000000
000000000000001001000010001101000000000010000000000001

.logic_tile 20 18
100000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010100000000000000110101000000000000000000110000000
110001000000000000000100001111000000000010000000000010
000000000000000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000001000100000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000111100110000000001001000000110000000000
110000000000000000000000000000011000000000110000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000011101000011110100000110100000000
110000000000000000000100000001011100010000111000000000

.logic_tile 2 19
100000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000101100110101000000001001001000000000001
100000000000000000000000000001001001000110000010000000
010000000000000000000000000101000000000000000100000000
010000000000000111000000000000000000000001000000000000
000000000000000000000000001000000001100110010001000000
000000000000000000000000000001001001011001100000000000
000000000000000000000110100000001100000100000100000000
000000000000000000000100000000010000000000000000000000
000000000000000000000000001000000001010000100000000000
000000000000000000000000000001001001100000010000100000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000100000010110100000000010
000000000000000000000000010000000001000000100100000000
000000000000000000000010110000001111000000000000000000

.logic_tile 3 19
000000000000000001100000011001011001001000110000000000
000000000000000000100010011111001000011100110000000000
001000000000001001100110110001111111000001000000000000
100000000000000001100010000001111000010010100000000000
110000000000000000000000010000011000000100000100000000
010000000000000111000010100000010000000000000000000000
000000000000001001100000000101101001000001110000000000
000000000000000101000000000011011101000010100000000000
000000000000000001100000001001101110000110010000000000
000000000000000000000010011001011001010110110000000000
000000000010000000000110100000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000100000000000010101100000000000000100000000
000000000001000000000010000000000000000001000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 4 19
000000000000000000000110110000000001001001000000000000
000000000000001001000010100001001100000110000000000000
001000000000000001100000000001000000010000100000000000
100000000000000000000000000000001101010000100000000100
110000000000001101000010100111000000000000000111000100
010000000000000101000010100000100000000001000010000010
000000000000000101000000001000001010000010100000000000
000000000000000101000000000101010000000001010000000000
000000000000001001100110001101011010000000000000000000
000000000000000001000111101111101011000100000010000000
000000000000001000000000000111001000100010110000000000
000000000000000001000000000101111001101011110000000000
000000000000000000000110000001101100111100100001000000
000000000000000000000011110000001100111100100000000010
000000000000000000000110000101011010000010100000000000
000000000000000000000000000000000000000010100000000000

.logic_tile 5 19
000000000000000000000000010000001100000011110000000001
000000000000000000000011000000010000000011110010000110
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000101000000000011100000010110100000000000
010000000000000101100010110101001101110000110000000000
000000000000000101000111000000000001011001100000000000
000000000000001101000100000101001010100110010000000000
000000000000000000000111010000000000000000000000000000
000000000000000001000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011011011110111000100100000000
000000000000000000000010001101111100101110000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000010001101001111110000110000000000

.logic_tile 6 19
000000001100001011100000000000011000011010010100000000
000000000000000001100000000111001000100101100010000000
001000000000000101000000010101101010001011010000000000
100000000000001101000010000000111100001011010000000000
110000000000000000000110001001000001001111000000000000
110010000000010000000000001001001110010110100000000000
000000000000001111100110100101101010011010010100000000
000000000000000001000000000000111100011010010010000000
000000000000000001100000001000011011011010010100000000
000000000000000000100000000011001000100101100010000000
000000000000001000000000000001111110000011110100000000
000000000000001001000000000001100000111100000010000000
000000000000000001100010101101100001001111000000000000
000000000000000000000100000001001100010110100000000000
010000000000000001100000001001001110010110100000000000
110000000000000000000000000001000000111100000000000000

.logic_tile 7 19
000001000000000000000010100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
001000000000001000000000000000011011000111100000100000
100000000000000111000000000101011010001011010010000000
010000000000101000000011001011000000101001010010000000
110000000001010011000000000111100000000000000010000000
000000000000000000000010000111101110110101000100000000
000000000000000101000000001001111110001010110010000000
000000001010000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101100001110000110000000000
000000000000000000000000000101101010001111000010100000
000011000000000000000110000000000000000000000000000000
000011100000000111000000000000000000000000000000000000
010000000000000111100110000111100000011001100110000000
010000000000000000100000000000101110011001100000000000

.ramb_tile 8 19
000001000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 19
000000000000000000000000000000001110000011110100000000
000000000001010000000000000000010000000011110000000000
001000000000000000000111100000011100000100000100000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000001111000100000000
110000000000000000000100000000001101001111000000000000
000000000000000111100000001000000000010110100100000000
000000000000000000000000000111000000101001010000000000
000000000001000111100000000000000001000000100100000000
000000000000000000000011110000001110000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000001000000000000001001001111000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011100000001010000000000000000000
000000000000000111000000000000000000001111000100000000
000000000000000001100000000000001100001111000000000000

.logic_tile 10 19
000001000110000000000000001000001010011110000000000000
000110000001010000000000001011011111101101000000000000
001000000000000011100000000011000001001111000000000000
100000000000000000100000001111001100101001010000000000
010000001010000000000111010000000000000000000000000000
110000100001000000000110010000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000000100001010001000000000000000000000000000000000000
000000000000000001100000010000001101011010010100000000
000000000000000000000010001111001100100101100000000010
000000000000000000000010100101000001001111000100000000
000000100000000000000010101111101101110000110000000010
010000000000000000000000001000000000010110100000000100
110000000000000000000000000001000000101001010011100100

.logic_tile 11 19
000000000000000101100000000111011011011010010100000001
000010100001010000000000000000001000011010010000000000
001000000000000000000110010000001110011010010100000000
100000000000001101000010000001001010100101100000000010
010000000001010101000111111101101111001100110100000000
110010100000101101100110000001001001100110010000000010
000000000000001011100010100111001011011010010100000000
000000000000000001000100000000101001011010010000000010
000010100110001000000000000000011000011110000000000000
000001000000000101000000001111011010101101000000000000
000000000000000001100000001011000000001111000100000000
000000000000000000000000000011001111110000110000000000
000001000000001001100110010000001011001100110000000000
000000100000000001000010100000011011001100110000000000
010000000000000000000000000000001110001011010000000000
110000000000000000000000000001001010000111100000000000

.logic_tile 12 19
000000000000000000000110000011001111110100010100000000
000000000000000000000010100000011101110100010000000000
001000000000001000000000001111101000010110100000000000
100000000000001111000010100101010000111100000000000000
110000000000001001100000010111100001001111000000000000
010000000000000011000010000101101001010110100000000000
000000000000000101100011100101111000101100010100000000
000000000000000101000000000000101100101100010000000000
000000000000001011100000010011001010110100010100000000
000000000000000001100011010000001100110100010000000000
000000000000000000000000010001100000100000010100000000
000000100000000000000010000011001001111001110000000000
000000000000000000000010000011000001100000010100000000
000000000000000000000010001111001110110110110000000000
000000000000000001100000010011011010010010110000000000
000000000000000000000010000000001011010010110000000000

.logic_tile 13 19
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000010
001000000000000000000011101000000000000000000100100001
100000000000000000000000001101000000000010000000000000
010000000000000000000010000000000000001111000000100000
110000000000000000000000000000001100001111000000000000
000000000000000000000000011000000000000000000100100001
000000000000000000000011011001000000000010000000000000
000000000001011000000000000000000000000000100100000000
000000000000100001000000000000001110000000000000000010
000000000000000111100000010000001110000100000100000000
000000000000000000100011100000010000000000000000000010
000000000000000001000111000011100000000000000100000000
000000000000000000000100000000000000000001000000000010
000000000000000001000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000010

.logic_tile 14 19
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010100000010000000000000101000000000000000100000000
010001000000100000000011100000100000000001000000000000
000000000000000000000000001000000001111001110000000000
000000000000000101000000000101001101110110110000000000
000010100000000000000000010000000000000000000000000000
000001001110000000000011110000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000011101001100000010000000
000000000000000000000010010000011111001100000000000000

.logic_tile 15 19
000000000000000000000010101011111110000011110000000000
000000000000000000000100000111100000101001010000000000
001000000000000101000000010111001010011010010100100000
100000000000000000100010000000001010011010010000000000
110000000000001001100110010101011110011010010100100000
010000000000000001000010000000111011011010010000000000
000000000000000000000000000111001010010010110000000000
000000000000000000000000000000001010010010110000000000
000010100001010000000000001001100000001111000100000000
000001000000100101000011100011001100110000110000000000
000000000000001000000110001000011111011010010100000000
000000000000000001000010110111001101100101100000000000
000000000000000101000000001001001111100101100100000000
000000000000000000000010101011111001001100110000000000
110000000000000001100000000011011101010010110000000000
000000000000000101000010100000001000010010110000000000

.logic_tile 16 19
000000000000001001100010110000001110011010010100100000
000000000000001011000010001001001100100101100000000000
001000000000000101000000000011100001001111000100000000
100000000000000000000000000001101110110000110000000001
110000000000000101000110000111011100000011110000000000
010000000000000101000000000101100000010110100000000000
000000000000000000000000001000001010011010010100100000
000000000000000000000000000001011001100101100000000000
000000000000001000000000001001011111001100110100000000
000000000000000001000011101011001111011001100000000000
000000000000000001100110011000001010011010010100000000
000000000000000000000010000011001111100101100000100000
000000000000001000000000010111000000010110100000000000
000000000000000101000010100011001001110000110000000000
110000000000001000000110100001000001001111000100000000
000000000000000101000000000101001101110000110000000100

.logic_tile 17 19
000000000000001000000000000000000000000000100100000000
000000000000000001000010100000001101000000000000000000
001000000000001000000000000000000001000000100100000000
100000000000000101000000000000001010000000000000000000
010000000000000000000000000011100000000000000100000000
010000000000000000000000000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010000000001000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001101110010101010000000000
000000000000000000000000000000000000010101010000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000011000000001000001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 19 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 20
000000000000001000000000000000000000010110100100000000
000000000000000001000000000001000000101001010000000010
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000001000000001000000000010000000000001100110100000100
000010100000000001000010001001001000110011000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000001111000100100000
110000000000000000000000000000001001001111000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111100000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
110000000000000000000000001000001010000001010000000000
110000000000000101000000001001000000000010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000011000000100000101000000
000000000000000000000100000000000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000000000000010110000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000000000000001000011010010100000000
100000000000000000000000000101011100100101100000000001
010000000000000000000110000101000000001111000100000000
110000000000000001000010101111101101110000110000000001
000000000000001111000000001000000000000000000000000000
000000000000000011000000001111000000000010000000000000
000001000000000001100000011101101001010101010100000000
000010100000000000000010001111011110110011000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100110011111111110000011110100000000
110000000000000000000010010101100000111100000000000001

.logic_tile 6 20
000000000000000000000000010011011100010010110000000000
000000000000000000000010000000001010010010110000000000
001000000000001000000010111101000000001111000100000000
100000000000000011000010000011001100110000110010000000
010001000000000101000111100111111110011010010100000000
110000100000000000100100000000101001011010010010000000
000000000000000000000000011000001111011010010100000000
000000000000000111000011011001011010100101100010000000
000000000000001001100000000111111110000011110000000000
000000000000000001000000001001010000101001010000000000
000000000000000001000000000001101101011110000000000000
000000000001000000000000000000101011011110000000000000
000000000000000000000110001101100000001111000100000000
000000000000100000000000001001101100110000110010000000
010000000000001000000000011000001111001011010000000000
010000000000000101000010011001011010000111100000000000

.logic_tile 7 20
000000000000000000000010100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000001101000000000000000000000000000000000000
000000000000000000000010100111011001101101110110000000
000000000000000000000000000101001001000100100000000000
000000000000000000000110000001001101010111100000000000
000000000000000000000000000001111011000111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 20
000001000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
001000000000000001100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000010000000000000000001000000000000000000010
000010101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 20
000000000000000001100110000101000001101001010100000000
000000000000000111000000000001101010100110010000000000
001000000000000000000000000001011010101001010100000000
100000000000000000000000000101000000010101010000000000
010000000000001000000011111001000000111001110100000000
110000000000000001000010000101101000100000010000000000
000000000000001111100000001001011010101001010100000000
000000000000001001000000000101000000010101010000000000
000000000000000000000000001001000000111001110100000000
000000000000000000000000000101001000100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001011011110001010100000000
000000000000000001000000000000001110110001010000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
110000001110000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001010000000110100000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001011000000000000000100000000
000000000000000000000000001001100000111111110000000010
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010100000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001101010010111100000000000
000000000000000000000000001101111111001111100000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000110110011000000100000010100000000
000000000000000000000010001111001001111001110000000000
001000000000000000000000000111001111110100010100000000
100000000000000000000000000000101110110100010000000000
110000000000000001100000000000001000111000100100000000
010000000000000000010000001111011110110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000010110111001100101100010100000000
000000000000000000000111000000001111101100010000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001101100010100011000000100000010100000000
000000000000000001100100000111101010110110110000100010
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000011000000000000000110000001
000000000000000000000000000000000000000001000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010100101100001010110100000000000
100000000000000000000000001101101001110000110000000000
110000000000000000000000011101011000000011110110000000
110000000000000000000010001101110000111100000000000000
000000000000000111100011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000001000000000011001100100000000
000000000000000000000000000011001011100110010000100000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.ramb_tile 8 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000001
000000000000000000000000000000000000000000000000100011
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000010
000000000000000000000000001001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 8 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 8 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000000
000011110000000001
000000000000000010
000000000000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 2 CLK$SB_IO_IN_$glb_clk
.sym 3 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 4 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E_$glb_ce
.sym 5 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 6 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O_$glb_ce
.sym 7 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 8 fft_block.start_calc_$glb_ce
.sym 41 fft_block.reg_stage.w_cps_reg[8]
.sym 42 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 43 fft_block.reg_stage.w_c_reg[1]
.sym 50 fft_block.reg_stage.w_c_reg[25]
.sym 122 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 126 fft_block.reg_stage.w_cps_reg[8]
.sym 179 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 221 fft_block.reg_stage.w_cps_in[8]
.sym 223 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 298 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 436 fft_block.reg_stage.w_cps_in[7]
.sym 519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O[1]
.sym 525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0[0]
.sym 526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 663 fft_block.reg_stage.w_input_regs[10]
.sym 672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O[1]
.sym 676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 1031 fft_block.reg_stage.w_input_regs[5]
.sym 1089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 1090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 1091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 1092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[0]
.sym 1093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 1094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 1095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 1096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 1128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 1146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 1172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 1204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 1205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 1206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 1207 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 1208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 1209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[2]
.sym 1210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 1223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 1251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 1317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 1318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_1_O[1]
.sym 1319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 1320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 1321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 1322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 1323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 1324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 1326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 1346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 1350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 1357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 1400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 1431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 1433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 1437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 1458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 1474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 1546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 1547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 1548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 1549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 1550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 1551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 1552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 1553 fft_block.reg_stage.w_input_regs[85]
.sym 1565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 1658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 1659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 1660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 1661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 1664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 1665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[0]
.sym 1666 fft_block.counter_N[0]
.sym 1690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 1696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 1703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 1742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 1759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 1773 count[1]
.sym 1774 count[2]
.sym 1775 count[3]
.sym 1776 count[4]
.sym 1777 count[5]
.sym 1778 count[6]
.sym 1779 count[7]
.sym 1781 fft_block.w_fft_in[10]
.sym 1798 addr_count[2]
.sym 1799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 1856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 1877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 1886 count[8]
.sym 1887 count[9]
.sym 1888 count[10]
.sym 1889 count[11]
.sym 1890 count[12]
.sym 1891 count[13]
.sym 1892 count[14]
.sym 1893 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 1964 fft_block.stage_SB_DFFESR_Q_R
.sym 2005 fft_block.state[1]
.sym 2007 fft_block.state[0]
.sym 2031 fft_block.start_calc
.sym 2045 fft_block.fill_regs_SB_DFFE_Q_E
.sym 2114 count[0]
.sym 2124 fft_block.state_SB_DFFESR_Q_R[2]
.sym 2140 fft_block.sel_in
.sym 2156 fft_block.stage[1]
.sym 3334 CLK$SB_IO_IN
.sym 3339 CLK$SB_IO_IN
.sym 3704 fft_block.reg_stage.c_map.stage_data[0]
.sym 3705 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 3706 fft_block.reg_stage.w_c_in[1]
.sym 3722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 3729 fft_block.reg_stage.w_cps_reg[8]
.sym 3733 fft_block.reg_stage.w_c_reg[1]
.sym 3804 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 3812 fft_block.reg_stage.w_c_in[1]
.sym 3815 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 3822 fft_block.reg_stage.w_cps_in[8]
.sym 3840 fft_block.reg_stage.w_cps_in[8]
.sym 3845 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 3851 fft_block.reg_stage.w_c_in[1]
.sym 3872 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 3873 CLK$SB_IO_IN_$glb_clk
.sym 3887 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 3888 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 3889 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 3890 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 3891 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 3892 fft_block.reg_stage.w_cps_in[8]
.sym 3893 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 3894 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 3895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 3897 fft_block.reg_stage.w_c_reg[25]
.sym 3900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 3902 fft_block.reg_stage.w_c_in[1]
.sym 3905 fft_block.reg_stage.w_cps_reg[8]
.sym 3908 fft_block.reg_stage.c_map.stage_data[0]
.sym 3909 fft_block.reg_stage.w_c_reg[1]
.sym 3916 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 3924 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 3931 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 3932 fft_block.reg_stage.w_we_c_map
.sym 3940 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 3942 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 3965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 3967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 3987 fft_block.reg_stage.w_c_in[1]
.sym 4003 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 4030 fft_block.reg_stage.w_c_in[1]
.sym 4055 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 4056 CLK$SB_IO_IN_$glb_clk
.sym 4058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 4059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 4060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 4061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 4063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 4064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 4065 fft_block.reg_stage.w_c_in[7]
.sym 4066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 4069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 4074 fft_block.reg_stage.c_map.state[0]
.sym 4078 fft_block.reg_stage.w_c_reg[25]
.sym 4084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 4085 fft_block.reg_stage.w_c_reg[25]
.sym 4090 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 4092 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 4099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 4114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 4115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 4121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 4126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 4141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 4143 $nextpnr_ICESTORM_LC_12$O
.sym 4146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4149 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 4155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 4157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 4159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 4164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 4165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 4170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 4171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 4180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 4189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E_$glb_ce
.sym 4191 CLK$SB_IO_IN_$glb_clk
.sym 4192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 4193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 4194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 4196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 4197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 4198 fft_block.reg_stage.w_c_reg[17]
.sym 4199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 4200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 4201 fft_block.reg_stage.w_cps_reg[8]
.sym 4210 fft_block.reg_stage.w_c_in[7]
.sym 4212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 4217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 4218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 4219 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 4220 fft_block.reg_stage.w_c_reg[17]
.sym 4222 fft_block.reg_stage.w_cps_in[8]
.sym 4223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 4224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 4226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 4227 fft_block.reg_stage.w_c_in[7]
.sym 4229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 4234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 4237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 4250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 4252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 4256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 4269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 4278 $nextpnr_ICESTORM_LC_19$O
.sym 4281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4286 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 4288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4290 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 4292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 4294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 4299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 4300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 4303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 4306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 4309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 4310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 4315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 4323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 4324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 4325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O_$glb_ce
.sym 4326 CLK$SB_IO_IN_$glb_clk
.sym 4327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 4328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 4329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 4330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 4331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 4332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 4333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 4334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 4337 fft_block.reg_stage.w_c_reg[17]
.sym 4342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 4345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 4349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 4354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 4355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 4356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 4359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 4362 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 4366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 4369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 4370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 4373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 4385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 4386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 4388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 4389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 4392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 4393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 4397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 4398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 4399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 4401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 4402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 4404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 4408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 4409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 4410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 4412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 4414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 4415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 4416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 4417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 4421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 4426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 4427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 4428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 4429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 4434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 4439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 4444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 4445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 4446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 4447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 4452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 4453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 4459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 4460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 4461 CLK$SB_IO_IN_$glb_clk
.sym 4464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 4465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 4466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 4467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 4468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 4469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 4470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 4474 fft_block.reg_stage.w_c_reg[1]
.sym 4478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 4479 fft_block.reg_stage.w_input_regs[8]
.sym 4481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 4487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 4488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 4489 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 4490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 4494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 4496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 4498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 4501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 4503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 4504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 4508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 4516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 4520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 4524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 4525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 4526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 4528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 4531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 4532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 4533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 4535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 4538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 4539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 4541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 4543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 4544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 4545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 4546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0[0]
.sym 4550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 4555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 4557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 4561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 4562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 4564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 4568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 4575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 4579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0[0]
.sym 4580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 4581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 4582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 4585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 4586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 4587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 4591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 4593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 4594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 4595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 4596 CLK$SB_IO_IN_$glb_clk
.sym 4598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 4599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 4600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4601 fft_block.reg_stage.w_input_regs[11]
.sym 4602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 4603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 4604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 4605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 4614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 4616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 4622 fft_block.w_fft_in[11]
.sym 4629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 4631 fft_block.reg_stage.w_input_regs[5]
.sym 4632 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 4637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 4652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 4654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 4660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 4666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 4668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 4673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 4674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 4675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 4676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 4682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 4684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 4685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 4691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 4699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 4705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 4710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 4716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 4720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 4728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 4730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 4731 CLK$SB_IO_IN_$glb_clk
.sym 4733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 4734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 4735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 4736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 4737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 4738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 4739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 4740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 4747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 4748 fft_block.reg_stage.w_input_regs[11]
.sym 4752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 4757 fft_block.reg_stage.w_input_regs[6]
.sym 4758 fft_block.reg_stage.w_cps_in[8]
.sym 4759 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 4760 fft_block.reg_stage.w_c_reg[17]
.sym 4762 fft_block.start_calc
.sym 4763 fft_block.reg_stage.w_c_in[7]
.sym 4764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 4767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 4768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 4787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 4788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 4790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 4796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 4797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 4798 fft_block.start_calc
.sym 4799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 4802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 4803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 4807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 4808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 4809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 4810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 4814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4815 fft_block.reg_stage.w_input_regs[5]
.sym 4821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 4825 fft_block.start_calc
.sym 4827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 4832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 4833 fft_block.reg_stage.w_input_regs[5]
.sym 4834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 4837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 4843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 4844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 4845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 4846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 4852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 4855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 4856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 4858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 4865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 4866 CLK$SB_IO_IN_$glb_clk
.sym 4869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 4870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 4871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 4872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 4873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 4874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 4875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 4882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 4883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 4884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 4888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 4894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 4902 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 4904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 4906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 4923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 4933 fft_block.reg_stage.w_input_regs[4]
.sym 4937 fft_block.reg_stage.w_c_reg[16]
.sym 4938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 4940 fft_block.reg_stage.w_input_regs[5]
.sym 4941 fft_block.reg_stage.w_input_regs[6]
.sym 4944 fft_block.reg_stage.w_c_reg[17]
.sym 4945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 4948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 4949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 4950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 4951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 4955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 4956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 4957 fft_block.reg_stage.w_input_regs[5]
.sym 4960 fft_block.reg_stage.w_input_regs[4]
.sym 4962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 4963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 4967 fft_block.reg_stage.w_input_regs[4]
.sym 4968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 4969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 4972 fft_block.reg_stage.w_c_reg[17]
.sym 4978 fft_block.reg_stage.w_input_regs[6]
.sym 4979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 4981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 4984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 4985 fft_block.reg_stage.w_input_regs[6]
.sym 4986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 4999 fft_block.reg_stage.w_c_reg[16]
.sym 5000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 5001 CLK$SB_IO_IN_$glb_clk
.sym 5003 fft_block.reg_stage.w_c_reg[16]
.sym 5005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 5006 fft_block.reg_stage.w_c_reg[23]
.sym 5007 fft_block.reg_stage.w_c_reg[19]
.sym 5008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 5010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 5021 fft_block.reg_stage.w_input_regs[4]
.sym 5024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 5029 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 5034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 5037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 5038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 5045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 5046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 5058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 5075 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5088 $nextpnr_ICESTORM_LC_24$O
.sym 5091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 5109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 5122 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5135 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 5136 CLK$SB_IO_IN_$glb_clk
.sym 5137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5138 fft_block.reg_stage.w_input_regs[18]
.sym 5141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 5142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 5143 fft_block.reg_stage.w_input_regs[17]
.sym 5144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 5145 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5166 fft_block.reg_stage.w_c_in[3]
.sym 5167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 5169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5172 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 5192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5197 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 5202 fft_block.reg_stage.w_c_reg[23]
.sym 5203 fft_block.reg_stage.w_c_reg[19]
.sym 5204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 5209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 5210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[0]
.sym 5211 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 5212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 5213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 5215 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 5216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5222 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 5224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 5225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 5233 fft_block.reg_stage.w_c_reg[23]
.sym 5236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 5239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[0]
.sym 5242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 5244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 5245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 5248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 5256 fft_block.reg_stage.w_c_reg[19]
.sym 5260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 5268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 5270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 5271 CLK$SB_IO_IN_$glb_clk
.sym 5275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 5276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 5277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 5279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 5280 fft_block.w_calc_finish
.sym 5282 fft_block.w_fft_in[3]
.sym 5287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 5288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 5297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5298 fft_block.start_calc
.sym 5299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 5300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5302 fft_block.start_calc
.sym 5303 fft_block.reg_stage.w_c_in[7]
.sym 5306 fft_block.reg_stage.w_cps_in[8]
.sym 5308 fft_block.reg_stage.w_c_in[0]
.sym 5329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[2]
.sym 5333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 5338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 5358 $nextpnr_ICESTORM_LC_38$O
.sym 5360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 5379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 5389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[2]
.sym 5391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 5395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 5406 CLK$SB_IO_IN_$glb_clk
.sym 5407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 5411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 5412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 5421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 5423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 5429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 5432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 5436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 5438 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 5454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 5462 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 5464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 5470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_1_O[1]
.sym 5471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 5475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[2]
.sym 5476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 5481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 5482 fft_block.start_calc
.sym 5483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 5485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 5486 fft_block.reg_stage.w_c_reg[25]
.sym 5487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 5488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 5490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 5494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[2]
.sym 5500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 5506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_1_O[1]
.sym 5507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 5509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 5514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 5519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 5521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 5524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 5525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 5526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5532 fft_block.reg_stage.w_c_reg[25]
.sym 5536 fft_block.start_calc
.sym 5537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 5538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 5539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 5540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 5541 CLK$SB_IO_IN_$glb_clk
.sym 5543 fft_block.reg_stage.w_c_reg[27]
.sym 5544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 5545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5546 fft_block.reg_stage.w_c_reg[24]
.sym 5547 fft_block.reg_stage.w_c_reg[31]
.sym 5548 fft_block.reg_stage.w_c_in[0]
.sym 5549 fft_block.reg_stage.w_c_in[3]
.sym 5568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 5569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 5570 fft_block.reg_stage.w_c_in[0]
.sym 5575 fft_block.counter_N[2]
.sym 5577 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 5615 fft_block.reg_stage.w_c_reg[24]
.sym 5620 fft_block.reg_stage.w_c_reg[27]
.sym 5623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 5624 fft_block.reg_stage.w_c_reg[31]
.sym 5630 fft_block.reg_stage.w_c_reg[24]
.sym 5644 fft_block.reg_stage.w_c_reg[27]
.sym 5668 fft_block.reg_stage.w_c_reg[31]
.sym 5675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 5676 CLK$SB_IO_IN_$glb_clk
.sym 5680 fft_block.counter_N[2]
.sym 5681 fft_block.counter_N[1]
.sym 5682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 5684 fft_block.counter_N[0]
.sym 5685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 5698 fft_block.reg_stage.w_cps_in[7]
.sym 5703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5710 fft_block.reg_stage.w_c_in[3]
.sym 5712 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 5737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 5743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[0]
.sym 5749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 5761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5763 $nextpnr_ICESTORM_LC_22$O
.sym 5765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 5784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 5795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 5808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[0]
.sym 5810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 5811 CLK$SB_IO_IN_$glb_clk
.sym 5812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 5815 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 5816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 5817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 5818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 5820 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 5826 fft_block.counter_N[0]
.sym 5828 fft_block.counter_N[1]
.sym 5830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 5838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 5839 fft_block.counter_N[1]
.sym 5841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5842 fft_block.start_calc
.sym 5847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 5867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 5876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 5879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 5880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 5884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 5885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 5888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 5893 fft_block.reg_stage.w_c_reg[1]
.sym 5894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 5895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 5901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 5907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 5911 fft_block.reg_stage.w_c_reg[1]
.sym 5919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 5935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 5936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 5938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 5943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 5944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 5945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 5946 CLK$SB_IO_IN_$glb_clk
.sym 5948 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 5949 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 5950 fft_block.reg_stage.w_c_reg[7]
.sym 5951 fft_block.reg_stage.w_c_reg[0]
.sym 5952 fft_block.counter_N_SB_DFFESR_Q_E
.sym 5953 fft_block.reg_stage.w_c_reg[3]
.sym 5954 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 5955 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 5961 addr_count[2]
.sym 5963 addr_count_SB_DFFESR_Q_R[2]
.sym 5983 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 6003 count[2]
.sym 6005 count[4]
.sym 6008 count[7]
.sym 6020 count[3]
.sym 6021 count[0]
.sym 6026 count[1]
.sym 6030 count[5]
.sym 6031 count[6]
.sym 6033 $nextpnr_ICESTORM_LC_42$O
.sym 6036 count[0]
.sym 6039 count_SB_CARRY_CI_CO[2]
.sym 6041 count[1]
.sym 6043 count[0]
.sym 6045 count_SB_CARRY_CI_CO[3]
.sym 6048 count[2]
.sym 6049 count_SB_CARRY_CI_CO[2]
.sym 6051 count_SB_CARRY_CI_CO[4]
.sym 6054 count[3]
.sym 6055 count_SB_CARRY_CI_CO[3]
.sym 6057 count_SB_CARRY_CI_CO[5]
.sym 6060 count[4]
.sym 6061 count_SB_CARRY_CI_CO[4]
.sym 6063 count_SB_CARRY_CI_CO[6]
.sym 6065 count[5]
.sym 6067 count_SB_CARRY_CI_CO[5]
.sym 6069 count_SB_CARRY_CI_CO[7]
.sym 6071 count[6]
.sym 6073 count_SB_CARRY_CI_CO[6]
.sym 6075 count_SB_CARRY_CI_CO[8]
.sym 6078 count[7]
.sym 6079 count_SB_CARRY_CI_CO[7]
.sym 6081 CLK$SB_IO_IN_$glb_clk
.sym 6083 fft_block.state_SB_DFFESR_Q_E
.sym 6084 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 6085 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 6086 fft_block.fill_regs
.sym 6087 fft_block.state_SB_DFFESR_Q_R[1]
.sym 6088 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 6089 fft_block.fill_regs_SB_DFFE_Q_E
.sym 6090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[2]
.sym 6107 count[0]
.sym 6110 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 6111 fft_block.reg_stage.w_c_in[0]
.sym 6113 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 6131 count_SB_CARRY_CI_CO[8]
.sym 6142 count[14]
.sym 6149 count[13]
.sym 6152 count[8]
.sym 6153 count[9]
.sym 6162 count[10]
.sym 6163 count[11]
.sym 6164 count[12]
.sym 6168 count_SB_CARRY_CI_CO[9]
.sym 6171 count[8]
.sym 6172 count_SB_CARRY_CI_CO[8]
.sym 6174 count_SB_CARRY_CI_CO[10]
.sym 6177 count[9]
.sym 6178 count_SB_CARRY_CI_CO[9]
.sym 6180 count_SB_CARRY_CI_CO[11]
.sym 6182 count[10]
.sym 6184 count_SB_CARRY_CI_CO[10]
.sym 6186 count_SB_CARRY_CI_CO[12]
.sym 6188 count[11]
.sym 6190 count_SB_CARRY_CI_CO[11]
.sym 6192 count_SB_CARRY_CI_CO[13]
.sym 6194 count[12]
.sym 6196 count_SB_CARRY_CI_CO[12]
.sym 6198 count_SB_CARRY_CI_CO[14]
.sym 6200 count[13]
.sym 6202 count_SB_CARRY_CI_CO[13]
.sym 6207 count[14]
.sym 6208 count_SB_CARRY_CI_CO[14]
.sym 6211 count[9]
.sym 6212 count[8]
.sym 6213 count[10]
.sym 6214 count[11]
.sym 6216 CLK$SB_IO_IN_$glb_clk
.sym 6219 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 6220 fft_block.reg_stage.w_c_reg[8]
.sym 6221 fft_block.state_SB_DFFESR_Q_R[2]
.sym 6222 fft_block.reg_stage.w_c_reg[11]
.sym 6223 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 6224 fft_block.fill_regs_SB_DFFE_Q_D
.sym 6225 fft_block.reg_stage.w_c_reg[15]
.sym 6227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 6232 count[13]
.sym 6246 fft_block.stage[0]
.sym 6276 fft_block.stage[0]
.sym 6284 fft_block.state_SB_DFFESR_Q_R[2]
.sym 6288 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 6292 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 6298 fft_block.state_SB_DFFESR_Q_E
.sym 6302 fft_block.stage[1]
.sym 6336 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 6346 fft_block.stage[0]
.sym 6348 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 6349 fft_block.stage[1]
.sym 6350 fft_block.state_SB_DFFESR_Q_E
.sym 6351 CLK$SB_IO_IN_$glb_clk
.sym 6352 fft_block.state_SB_DFFESR_Q_R[2]
.sym 6384 fft_block.state_SB_DFFESR_Q_E
.sym 6406 count[0]
.sym 6439 count[0]
.sym 6486 CLK$SB_IO_IN_$glb_clk
.sym 8221 fft_block.reg_stage.w_c_map_addr[1]
.sym 8222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 8223 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 8224 fft_block.reg_stage.w_c_map_addr[0]
.sym 8225 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 8226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 8227 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 8228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 8239 fft_block.reg_stage.w_c_in[7]
.sym 8243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 8264 fft_block.reg_stage.c_map.stage_data[0]
.sym 8265 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 8267 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 8276 fft_block.reg_stage.w_cps_in[8]
.sym 8281 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 8282 fft_block.reg_stage.w_c_map_addr[0]
.sym 8303 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 8311 fft_block.reg_stage.w_c_map_addr[0]
.sym 8315 fft_block.reg_stage.w_cps_in[8]
.sym 8316 fft_block.reg_stage.c_map.stage_data[0]
.sym 8342 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 8343 CLK$SB_IO_IN_$glb_clk
.sym 8344 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 8351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 8352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 8353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 8354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 8355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 8356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 8362 fft_block.reg_stage.c_map.state[0]
.sym 8365 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 8366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 8370 fft_block.reg_stage.w_c_reg[25]
.sym 8372 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 8376 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 8377 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 8379 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 8380 fft_block.fill_regs
.sym 8392 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 8394 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 8398 fft_block.stage[0]
.sym 8400 fft_block.stage[1]
.sym 8402 fft_block.reg_stage.c_map.stage_data[0]
.sym 8403 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 8405 fft_block.reg_stage.w_cps_in[8]
.sym 8406 fft_block.reg_stage.w_c_in[1]
.sym 8409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 8410 fft_block.start_calc
.sym 8413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 8426 fft_block.reg_stage.w_c_map_addr[1]
.sym 8429 fft_block.reg_stage.w_c_map_addr[0]
.sym 8434 fft_block.reg_stage.w_c_map_addr[1]
.sym 8435 fft_block.reg_stage.w_we_c_map
.sym 8436 fft_block.fill_regs
.sym 8441 fft_block.reg_stage.c_map.state[0]
.sym 8443 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 8452 fft_block.stage[0]
.sym 8453 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 8454 fft_block.stage[1]
.sym 8455 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 8460 fft_block.reg_stage.w_c_map_addr[1]
.sym 8461 fft_block.reg_stage.w_we_c_map
.sym 8462 fft_block.reg_stage.w_c_map_addr[0]
.sym 8465 fft_block.stage[1]
.sym 8468 fft_block.reg_stage.c_map.state[0]
.sym 8472 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 8474 fft_block.stage[0]
.sym 8477 fft_block.reg_stage.w_c_map_addr[0]
.sym 8479 fft_block.reg_stage.w_c_map_addr[1]
.sym 8480 fft_block.reg_stage.w_we_c_map
.sym 8484 fft_block.reg_stage.w_c_map_addr[1]
.sym 8485 fft_block.reg_stage.w_we_c_map
.sym 8486 fft_block.reg_stage.w_c_map_addr[0]
.sym 8489 fft_block.stage[0]
.sym 8490 fft_block.reg_stage.w_c_map_addr[1]
.sym 8491 fft_block.reg_stage.w_c_map_addr[0]
.sym 8495 fft_block.reg_stage.c_map.state[0]
.sym 8496 fft_block.fill_regs
.sym 8497 fft_block.reg_stage.w_c_map_addr[1]
.sym 8498 fft_block.reg_stage.w_c_map_addr[0]
.sym 8501 fft_block.reg_stage.w_c_map_addr[0]
.sym 8503 fft_block.reg_stage.w_c_map_addr[1]
.sym 8504 fft_block.reg_stage.w_we_c_map
.sym 8505 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 8506 CLK$SB_IO_IN_$glb_clk
.sym 8507 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 8509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 8510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 8511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 8512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 8513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 8514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 8515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 8516 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 8520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 8521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 8522 fft_block.reg_stage.w_cps_in[8]
.sym 8526 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 8528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8535 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 8537 fft_block.reg_stage.w_input_regs[115]
.sym 8539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 8541 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 8543 fft_block.reg_stage.w_input_regs[116]
.sym 8550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 8551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 8556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 8559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 8560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 8561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 8562 fft_block.reg_stage.w_cps_in[8]
.sym 8563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 8564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 8567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 8568 fft_block.reg_stage.c_map.stage_data[0]
.sym 8578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 8579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 8582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 8588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 8589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 8590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 8595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 8600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 8601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 8602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 8612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 8613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 8619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 8620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 8624 fft_block.reg_stage.c_map.stage_data[0]
.sym 8627 fft_block.reg_stage.w_cps_in[8]
.sym 8628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 8629 CLK$SB_IO_IN_$glb_clk
.sym 8631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 8632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 8634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 8635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 8636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 8637 fft_block.reg_stage.w_input_regs[48]
.sym 8638 fft_block.reg_stage.w_input_regs[49]
.sym 8640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 8649 fft_block.reg_stage.w_we_c_map
.sym 8651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 8655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 8657 fft_block.w_fft_in[1]
.sym 8658 fft_block.fill_regs
.sym 8659 fft_block.start_calc
.sym 8662 fft_block.reg_stage.w_input_regs[119]
.sym 8663 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 8672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 8674 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 8677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 8680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 8682 fft_block.reg_stage.w_c_in[1]
.sym 8683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 8685 fft_block.start_calc
.sym 8687 fft_block.start_calc
.sym 8689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 8690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 8693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 8694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 8695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 8696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 8697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 8698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 8699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 8702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 8703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 8705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 8706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 8707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 8708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 8711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 8712 fft_block.start_calc
.sym 8713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 8717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 8719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 8723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 8724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 8725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 8726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 8729 fft_block.start_calc
.sym 8731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 8737 fft_block.reg_stage.w_c_in[1]
.sym 8741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 8742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 8743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 8744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 8747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 8748 fft_block.start_calc
.sym 8751 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 8752 CLK$SB_IO_IN_$glb_clk
.sym 8754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 8755 fft_block.reg_stage.w_input_regs[1]
.sym 8756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 8757 fft_block.reg_stage.w_input_regs[0]
.sym 8758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 8759 fft_block.reg_stage.w_input_regs[8]
.sym 8761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 8765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 8767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 8770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8774 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 8779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 8780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8782 fft_block.reg_stage.w_input_regs[15]
.sym 8783 fft_block.fill_regs
.sym 8784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 8785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 8786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 8787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 8789 fft_block.reg_stage.w_input_regs[1]
.sym 8796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 8797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 8798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 8803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 8804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 8806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 8808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 8812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 8814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 8815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 8817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 8818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 8820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 8821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 8825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 8826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 8828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 8829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 8834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 8835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 8840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 8841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 8842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 8846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 8847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 8848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 8849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 8852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 8853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 8854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 8855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 8858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 8861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 8864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 8870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 8871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 8872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 8874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 8875 CLK$SB_IO_IN_$glb_clk
.sym 8877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 8879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 8880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 8881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 8882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 8883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 8884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 8898 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 8899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 8902 fft_block.reg_stage.w_input_regs[12]
.sym 8903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 8904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 8906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 8907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 8908 fft_block.reg_stage.w_c_reg[10]
.sym 8910 fft_block.reg_stage.w_input_regs[79]
.sym 8911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 8912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 8919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 8924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 8925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 8931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 8932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 8936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 8941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 8950 $nextpnr_ICESTORM_LC_16$O
.sym 8953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 8956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 8959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 8962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 8965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 8966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 8968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 8971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 8972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 8974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 8977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 8978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 8980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 8982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 8984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 8986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 8988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 8990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 8992 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 8995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 8996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 9001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 9002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 9003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 9004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 9005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 9006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 9007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 9009 fft_block.counter_N[1]
.sym 9010 fft_block.counter_N[1]
.sym 9015 fft_block.reg_stage.w_input_regs[14]
.sym 9018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 9024 fft_block.reg_stage.w_input_regs[115]
.sym 9026 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 9027 fft_block.reg_stage.w_input_regs[116]
.sym 9029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 9030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 9032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 9033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 9035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 9036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 9043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9044 fft_block.reg_stage.w_input_regs[11]
.sym 9047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9051 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 9053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 9054 fft_block.reg_stage.w_input_regs[15]
.sym 9056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9058 fft_block.w_fft_in[11]
.sym 9059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 9062 fft_block.reg_stage.w_input_regs[12]
.sym 9064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 9065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 9066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 9067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 9068 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 9074 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 9081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 9082 fft_block.reg_stage.w_input_regs[12]
.sym 9083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9087 fft_block.reg_stage.w_input_regs[11]
.sym 9088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 9089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9094 fft_block.w_fft_in[11]
.sym 9099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 9100 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 9106 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 9110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 9111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 9112 fft_block.reg_stage.w_input_regs[15]
.sym 9117 fft_block.reg_stage.w_input_regs[15]
.sym 9118 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 9119 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 9120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 9121 CLK$SB_IO_IN_$glb_clk
.sym 9123 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 9124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 9125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 9128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9130 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9133 fft_block.w_calc_finish
.sym 9135 fft_block.reg_stage.w_input_regs[59]
.sym 9138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 9142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 9143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 9148 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 9149 fft_block.reg_stage.w_input_regs[119]
.sym 9151 fft_block.reg_stage.w_input_regs[7]
.sym 9152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 9155 fft_block.start_calc
.sym 9156 fft_block.reg_stage.w_input_regs[71]
.sym 9157 fft_block.fill_regs
.sym 9166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 9167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 9168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 9174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 9175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 9176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9179 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 9180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9183 fft_block.reg_stage.w_input_regs[3]
.sym 9184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 9186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 9188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 9191 fft_block.reg_stage.w_input_regs[3]
.sym 9192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9193 fft_block.reg_stage.w_input_regs[2]
.sym 9194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 9197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 9199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 9200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 9204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9206 fft_block.reg_stage.w_input_regs[2]
.sym 9209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9210 fft_block.reg_stage.w_input_regs[3]
.sym 9212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 9215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 9218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 9221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9223 fft_block.reg_stage.w_input_regs[2]
.sym 9224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 9227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 9230 fft_block.reg_stage.w_input_regs[3]
.sym 9233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 9234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 9235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 9243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 9244 CLK$SB_IO_IN_$glb_clk
.sym 9246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9249 fft_block.reg_stage.w_input_regs[3]
.sym 9250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9251 fft_block.reg_stage.w_input_regs[2]
.sym 9252 fft_block.reg_stage.w_input_regs[4]
.sym 9253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9257 fft_block.reg_stage.w_c_in[3]
.sym 9258 fft_block.reg_stage.w_input_regs[14]
.sym 9261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 9268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 9271 fft_block.w_fft_in[3]
.sym 9272 fft_block.w_fft_in[2]
.sym 9273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 9275 fft_block.fill_regs
.sym 9281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 9301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 9307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 9315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 9316 fft_block.reg_stage.w_input_regs[71]
.sym 9318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9319 $nextpnr_ICESTORM_LC_37$O
.sym 9322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 9328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 9334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 9337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 9339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 9343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 9345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 9347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 9349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 9351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 9353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 9355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 9358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 9359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 9363 fft_block.reg_stage.w_input_regs[71]
.sym 9365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 9369 fft_block.reg_stage.w_input_regs[19]
.sym 9370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 9371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 9372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 9373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 9374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9375 fft_block.reg_stage.w_input_regs[20]
.sym 9376 fft_block.reg_stage.w_input_regs[16]
.sym 9381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9382 fft_block.w_fft_in[11]
.sym 9385 w_fft_out[11]
.sym 9386 fft_block.reg_stage.w_input_regs[5]
.sym 9387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 9390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 9395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 9396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 9398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 9399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 9401 fft_block.reg_stage.w_c_reg[10]
.sym 9402 fft_block.reg_stage.w_input_regs[67]
.sym 9403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 9404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 9413 fft_block.reg_stage.w_c_in[0]
.sym 9417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 9421 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 9423 fft_block.reg_stage.w_input_regs[7]
.sym 9427 fft_block.reg_stage.w_c_in[7]
.sym 9428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 9430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 9434 fft_block.reg_stage.w_c_in[3]
.sym 9439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9446 fft_block.reg_stage.w_c_in[0]
.sym 9455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 9457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 9463 fft_block.reg_stage.w_c_in[7]
.sym 9470 fft_block.reg_stage.w_c_in[3]
.sym 9474 fft_block.reg_stage.w_input_regs[7]
.sym 9475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 9476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 9486 fft_block.reg_stage.w_input_regs[7]
.sym 9488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9489 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 9490 CLK$SB_IO_IN_$glb_clk
.sym 9492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 9493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 9494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 9495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 9496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9502 fft_block.reg_stage.w_c_in[7]
.sym 9505 fft_block.reg_stage.w_input_regs[68]
.sym 9506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 9509 fft_block.reg_stage.w_c_in[0]
.sym 9510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9511 fft_block.reg_stage.w_input_regs[69]
.sym 9512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 9513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9514 fft_block.reg_stage.w_input_regs[6]
.sym 9517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 9518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 9520 fft_block.counter_N[0]
.sym 9521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 9523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 9536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 9537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 9538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 9539 fft_block.w_fft_in[1]
.sym 9542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 9543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 9544 fft_block.w_fft_in[2]
.sym 9546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 9547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 9551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 9552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 9553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 9560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 9561 fft_block.start_calc
.sym 9562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 9566 fft_block.w_fft_in[2]
.sym 9584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 9585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 9586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 9587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 9590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 9591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 9592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 9593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 9599 fft_block.w_fft_in[1]
.sym 9602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 9603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 9608 fft_block.start_calc
.sym 9609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 9610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 9611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 9612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 9613 CLK$SB_IO_IN_$glb_clk
.sym 9615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 9616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 9618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 9621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 9627 fft_block.reg_stage.w_input_regs[18]
.sym 9628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 9633 fft_block.reg_stage.w_input_regs[68]
.sym 9634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 9635 fft_block.w_fft_in[1]
.sym 9639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 9640 fft_block.reg_stage.w_input_regs[119]
.sym 9641 fft_block.fill_regs
.sym 9646 fft_block.reg_stage.w_input_regs[17]
.sym 9647 fft_block.start_calc
.sym 9658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 9662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 9667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 9673 fft_block.start_calc
.sym 9675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 9676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 9680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 9682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 9701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 9703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 9707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 9709 fft_block.start_calc
.sym 9714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 9716 fft_block.start_calc
.sym 9726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 9728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 9734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 9735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 9736 CLK$SB_IO_IN_$glb_clk
.sym 9738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 9739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 9740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 9741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 9743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 9744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 9745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 9758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 9759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 9761 fft_block.counter_N[2]
.sym 9762 fft_block.fill_regs
.sym 9764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 9766 fft_block.counter_N[2]
.sym 9767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 9768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 9769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 9773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 9790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 9792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 9797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 9804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 9805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 9806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 9807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 9811 $nextpnr_ICESTORM_LC_8$O
.sym 9813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 9817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 9823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 9827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 9831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 9833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 9839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 9858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 9859 CLK$SB_IO_IN_$glb_clk
.sym 9860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 9861 w_fft_out[3]
.sym 9862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 9863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 9864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 9865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 9866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 9867 w_fft_out[16]
.sym 9868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 9873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 9881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 9882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 9886 fft_block.counter_N[0]
.sym 9887 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[1]
.sym 9888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 9890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 9891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 9892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 9893 fft_block.reg_stage.w_c_reg[10]
.sym 9894 fft_block.fill_regs_SB_DFFE_Q_D
.sym 9896 fft_block.counter_N[1]
.sym 9904 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 9905 fft_block.reg_stage.w_cps_in[7]
.sym 9908 fft_block.reg_stage.w_c_in[3]
.sym 9910 fft_block.reg_stage.w_cps_in[8]
.sym 9912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 9913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 9914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 9917 fft_block.reg_stage.w_c_in[7]
.sym 9931 fft_block.reg_stage.w_c_in[0]
.sym 9935 fft_block.reg_stage.w_c_in[3]
.sym 9941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 9942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 9943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 9948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 9949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 9956 fft_block.reg_stage.w_c_in[0]
.sym 9961 fft_block.reg_stage.w_c_in[7]
.sym 9965 fft_block.reg_stage.w_cps_in[7]
.sym 9972 fft_block.reg_stage.w_cps_in[8]
.sym 9981 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 9982 CLK$SB_IO_IN_$glb_clk
.sym 9986 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[2]
.sym 9987 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[0]
.sym 9988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 9989 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 9990 fft_block.reg_stage.w_index_out[1]
.sym 9991 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[1]
.sym 9992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9997 w_fft_out[16]
.sym 9999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 10000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 10003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 10004 fft_block.reg_stage.w_input_regs[68]
.sym 10006 fft_block.counter_N[1]
.sym 10008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 10009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 10012 fft_block.counter_N[0]
.sym 10014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 10015 fft_block.reg_stage.w_c_in[0]
.sym 10016 fft_block.counter_N_SB_DFFESR_Q_E
.sym 10019 fft_block.stage[1]
.sym 10027 fft_block.counter_N_SB_DFFESR_Q_E
.sym 10030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 10035 fft_block.counter_N[2]
.sym 10036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 10037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 10038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 10039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 10044 fft_block.counter_N[1]
.sym 10046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 10052 fft_block.start_calc
.sym 10054 fft_block.fill_regs_SB_DFFE_Q_D
.sym 10055 fft_block.counter_N[0]
.sym 10057 $nextpnr_ICESTORM_LC_4$O
.sym 10059 fft_block.counter_N[0]
.sym 10063 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10066 fft_block.counter_N[1]
.sym 10071 fft_block.counter_N[2]
.sym 10073 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10076 fft_block.counter_N[1]
.sym 10078 fft_block.counter_N[0]
.sym 10082 fft_block.start_calc
.sym 10083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 10085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 10088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 10089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 10090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 10091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 10097 fft_block.counter_N[0]
.sym 10100 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 10102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 10103 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 10104 fft_block.counter_N_SB_DFFESR_Q_E
.sym 10105 CLK$SB_IO_IN_$glb_clk
.sym 10106 fft_block.fill_regs_SB_DFFE_Q_D
.sym 10109 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 10110 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[2]
.sym 10111 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 10112 insert_data
.sym 10113 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 10114 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 10120 fft_block.reg_stage.w_index_out[1]
.sym 10123 fft_block.reg_stage.w_index_out[2]
.sym 10125 fft_block.counter_N[2]
.sym 10126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 10127 fft_block.counter_N[1]
.sym 10128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 10131 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[3]
.sym 10133 fft_block.fill_regs_SB_DFFE_Q_E
.sym 10134 insert_data
.sym 10137 fft_block.fill_regs
.sym 10138 fft_block.start_calc
.sym 10140 fft_block.counter_N[0]
.sym 10141 fft_block.stage[0]
.sym 10150 fft_block.reg_stage.w_c_reg[7]
.sym 10151 fft_block.reg_stage.w_c_reg[0]
.sym 10153 fft_block.reg_stage.w_c_reg[3]
.sym 10154 addr_count_SB_DFFESR_Q_R[2]
.sym 10155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 10157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10158 fft_block.counter_N[2]
.sym 10159 fft_block.counter_N[1]
.sym 10160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 10162 fft_block.counter_N[0]
.sym 10175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 10177 insert_data
.sym 10178 fft_block.start_calc
.sym 10182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 10184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 10193 addr_count_SB_DFFESR_Q_R[2]
.sym 10194 fft_block.counter_N[2]
.sym 10195 fft_block.counter_N[1]
.sym 10196 fft_block.counter_N[0]
.sym 10201 fft_block.reg_stage.w_c_reg[0]
.sym 10205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10206 fft_block.start_calc
.sym 10212 fft_block.reg_stage.w_c_reg[7]
.sym 10218 fft_block.reg_stage.w_c_reg[3]
.sym 10224 fft_block.counter_N[1]
.sym 10225 fft_block.counter_N[0]
.sym 10226 insert_data
.sym 10227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 10228 CLK$SB_IO_IN_$glb_clk
.sym 10232 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 10233 fft_block.stage[0]
.sym 10234 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 10235 fft_block.stage[1]
.sym 10236 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[3]
.sym 10237 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 10246 addr_count[1]
.sym 10247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10248 addr_count[0]
.sym 10250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 10255 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 10257 fft_block.stage[1]
.sym 10264 fft_block.start_calc
.sym 10265 fft_block.fill_regs
.sym 10272 fft_block.reg_stage.w_c_in[3]
.sym 10273 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10274 count[3]
.sym 10276 count[5]
.sym 10277 count[6]
.sym 10278 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 10280 count[1]
.sym 10281 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 10282 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 10283 count[4]
.sym 10284 insert_data
.sym 10285 fft_block.reg_stage.w_c_in[0]
.sym 10286 count[7]
.sym 10288 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 10289 fft_block.reg_stage.w_c_in[7]
.sym 10293 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 10294 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 10297 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 10299 count[0]
.sym 10302 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 10304 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 10305 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 10306 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 10307 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 10310 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 10312 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 10316 fft_block.reg_stage.w_c_in[7]
.sym 10322 fft_block.reg_stage.w_c_in[0]
.sym 10328 insert_data
.sym 10330 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10331 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 10336 fft_block.reg_stage.w_c_in[3]
.sym 10340 insert_data
.sym 10341 count[3]
.sym 10342 count[1]
.sym 10343 count[0]
.sym 10346 count[5]
.sym 10347 count[7]
.sym 10348 count[4]
.sym 10349 count[6]
.sym 10350 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 10351 CLK$SB_IO_IN_$glb_clk
.sym 10353 fft_block.sel_in_SB_DFFE_Q_E
.sym 10355 fft_block.fft_finish_SB_DFFE_Q_E
.sym 10356 fft_block.start_calc
.sym 10358 fft_block.start_calc_SB_DFFE_Q_E
.sym 10359 fft_block.stage_SB_DFFESR_Q_R
.sym 10368 fft_block.stage[0]
.sym 10378 fft_block.fill_regs_SB_DFFE_Q_D
.sym 10381 fft_block.reg_stage.w_c_reg[10]
.sym 10382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 10384 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 10395 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 10396 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10397 fft_block.stage[0]
.sym 10398 fft_block.state_SB_DFFESR_Q_R[1]
.sym 10399 fft_block.stage[1]
.sym 10400 count[14]
.sym 10401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[2]
.sym 10403 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 10404 insert_data
.sym 10405 fft_block.fill_regs_SB_DFFE_Q_E
.sym 10406 count[12]
.sym 10407 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 10408 fft_block.fill_regs_SB_DFFE_Q_D
.sym 10409 count[13]
.sym 10412 fft_block.w_calc_finish
.sym 10415 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 10417 fft_block.state[0]
.sym 10419 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 10420 count[2]
.sym 10423 fft_block.state[1]
.sym 10427 fft_block.state[1]
.sym 10428 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 10429 fft_block.state_SB_DFFESR_Q_R[1]
.sym 10430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[2]
.sym 10433 fft_block.stage[1]
.sym 10434 fft_block.state[1]
.sym 10435 fft_block.stage[0]
.sym 10436 fft_block.state_SB_DFFESR_Q_R[1]
.sym 10439 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 10441 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 10442 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 10445 fft_block.fill_regs_SB_DFFE_Q_D
.sym 10451 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 10453 fft_block.w_calc_finish
.sym 10457 count[12]
.sym 10458 count[14]
.sym 10459 count[2]
.sym 10460 count[13]
.sym 10463 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[2]
.sym 10469 fft_block.state[0]
.sym 10471 insert_data
.sym 10472 fft_block.state[1]
.sym 10473 fft_block.fill_regs_SB_DFFE_Q_E
.sym 10474 CLK$SB_IO_IN_$glb_clk
.sym 10476 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 10477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[2]
.sym 10478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 10479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[0]
.sym 10480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 10481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 10482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 10483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 10488 fft_block.state_SB_DFFESR_Q_E
.sym 10491 fft_block.start_calc
.sym 10519 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 10522 fft_block.state[1]
.sym 10524 fft_block.state[0]
.sym 10525 fft_block.reg_stage.w_c_in[0]
.sym 10536 fft_block.reg_stage.w_c_in[3]
.sym 10547 fft_block.reg_stage.w_c_in[7]
.sym 10556 fft_block.state[1]
.sym 10558 fft_block.state[0]
.sym 10563 fft_block.reg_stage.w_c_in[0]
.sym 10568 fft_block.state[1]
.sym 10570 fft_block.state[0]
.sym 10577 fft_block.reg_stage.w_c_in[3]
.sym 10580 fft_block.state[1]
.sym 10582 fft_block.state[0]
.sym 10587 fft_block.state[0]
.sym 10594 fft_block.reg_stage.w_c_in[7]
.sym 10596 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 10597 CLK$SB_IO_IN_$glb_clk
.sym 10599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 10601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 10607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 10615 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 10730 PIN_21$SB_IO_OUT
.sym 10744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 10861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 12298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 12299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 12300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 12301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 12303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 12304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 12305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12312 fft_block.stage[0]
.sym 12315 fft_block.start_calc
.sym 12316 fft_block.stage[1]
.sym 12321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 12342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 12343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 12344 fft_block.reg_stage.c_map.state[0]
.sym 12347 fft_block.fill_regs
.sym 12348 fft_block.reg_stage.w_c_map_addr[1]
.sym 12350 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 12351 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 12352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 12353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 12355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 12357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 12360 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 12361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 12367 fft_block.reg_stage.w_c_map_addr[0]
.sym 12375 fft_block.reg_stage.w_c_map_addr[0]
.sym 12376 fft_block.reg_stage.w_c_map_addr[1]
.sym 12379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 12381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 12382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 12385 fft_block.reg_stage.w_c_map_addr[0]
.sym 12386 fft_block.fill_regs
.sym 12387 fft_block.reg_stage.c_map.state[0]
.sym 12388 fft_block.reg_stage.w_c_map_addr[1]
.sym 12393 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 12397 fft_block.reg_stage.c_map.state[0]
.sym 12403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 12405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 12409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 12411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 12412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 12416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 12418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 12419 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 12420 CLK$SB_IO_IN_$glb_clk
.sym 12421 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 12426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 12427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 12428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 12429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 12430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 12431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 12433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 12440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 12442 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 12448 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 12464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 12472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 12474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 12475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 12485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 12506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 12516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 12519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 12529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 12530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 12531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 12532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 12534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 12535 $nextpnr_ICESTORM_LC_5$O
.sym 12538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 12541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 12547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 12551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 12557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 12563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 12574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 12579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 12581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 12582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 12583 CLK$SB_IO_IN_$glb_clk
.sym 12584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 12585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 12587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 12588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 12590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12591 fft_block.reg_stage.w_we_c_map
.sym 12592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12598 fft_block.reg_stage.w_input_regs[55]
.sym 12599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 12603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 12604 fft_block.start_calc
.sym 12606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 12609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 12611 fft_block.reg_stage.w_input_regs[1]
.sym 12612 fft_block.reg_stage.w_input_regs[49]
.sym 12616 fft_block.reg_stage.w_input_regs[54]
.sym 12617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 12618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 12620 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 12628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 12634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 12638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 12639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 12643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 12645 fft_block.reg_stage.w_input_regs[119]
.sym 12658 $nextpnr_ICESTORM_LC_30$O
.sym 12661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 12664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 12666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 12670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 12672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 12676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 12678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 12680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 12682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 12684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 12686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 12688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 12690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 12692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 12694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 12696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 12698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 12701 fft_block.reg_stage.w_input_regs[119]
.sym 12704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 12708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 12709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 12710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 12712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 12713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 12714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 12715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 12718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12719 fft_block.reg_stage.w_input_regs[4]
.sym 12722 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 12724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 12725 fft_block.reg_stage.w_input_regs[51]
.sym 12726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 12727 fft_block.reg_stage.c_map.stage_data[0]
.sym 12730 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 12731 fft_block.fill_regs
.sym 12735 fft_block.w_fft_in[1]
.sym 12737 fft_block.w_fft_in[2]
.sym 12740 fft_block.start_calc
.sym 12743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 12750 fft_block.reg_stage.w_input_regs[115]
.sym 12755 fft_block.reg_stage.w_input_regs[48]
.sym 12764 fft_block.reg_stage.w_input_regs[116]
.sym 12767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 12768 fft_block.w_fft_in[1]
.sym 12771 fft_block.w_fft_in[0]
.sym 12774 fft_block.reg_stage.w_input_regs[113]
.sym 12776 fft_block.reg_stage.w_input_regs[112]
.sym 12779 fft_block.reg_stage.w_input_regs[114]
.sym 12783 fft_block.reg_stage.w_input_regs[114]
.sym 12791 fft_block.reg_stage.w_input_regs[113]
.sym 12795 fft_block.reg_stage.w_input_regs[115]
.sym 12803 fft_block.reg_stage.w_input_regs[112]
.sym 12806 fft_block.reg_stage.w_input_regs[116]
.sym 12813 fft_block.reg_stage.w_input_regs[112]
.sym 12815 fft_block.reg_stage.w_input_regs[48]
.sym 12818 fft_block.w_fft_in[0]
.sym 12824 fft_block.w_fft_in[1]
.sym 12828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 12829 CLK$SB_IO_IN_$glb_clk
.sym 12831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12832 fft_block.reg_stage.w_input_regs[113]
.sym 12834 fft_block.reg_stage.w_input_regs[112]
.sym 12835 fft_block.reg_stage.w_input_regs[120]
.sym 12836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 12837 fft_block.reg_stage.w_input_regs[114]
.sym 12841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 12843 fft_block.reg_stage.w_c_reg[10]
.sym 12844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 12845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 12846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 12848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 12851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 12852 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 12854 fft_block.reg_stage.w_cps_in[8]
.sym 12857 fft_block.w_fft_in[0]
.sym 12860 fft_block.start_calc
.sym 12861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 12863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 12866 fft_block.w_fft_in[10]
.sym 12872 fft_block.w_fft_in[8]
.sym 12874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 12875 fft_block.w_fft_in[0]
.sym 12878 fft_block.w_fft_in[1]
.sym 12881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 12882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 12883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 12889 fft_block.reg_stage.w_input_regs[1]
.sym 12891 fft_block.reg_stage.w_input_regs[64]
.sym 12893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 12896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 12899 fft_block.reg_stage.w_input_regs[0]
.sym 12900 fft_block.start_calc
.sym 12906 fft_block.reg_stage.w_input_regs[64]
.sym 12907 fft_block.reg_stage.w_input_regs[0]
.sym 12912 fft_block.w_fft_in[1]
.sym 12918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 12919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 12920 fft_block.reg_stage.w_input_regs[1]
.sym 12923 fft_block.w_fft_in[0]
.sym 12929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 12932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 12936 fft_block.w_fft_in[8]
.sym 12947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 12949 fft_block.start_calc
.sym 12951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 12952 CLK$SB_IO_IN_$glb_clk
.sym 12954 fft_block.reg_stage.w_input_regs[74]
.sym 12955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 12957 fft_block.reg_stage.w_input_regs[64]
.sym 12958 fft_block.reg_stage.w_input_regs[72]
.sym 12959 fft_block.reg_stage.w_input_regs[73]
.sym 12963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 12964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 12966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 12971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 12974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 12976 fft_block.w_fft_in[8]
.sym 12979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 12982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 12983 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 12988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 12996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 12997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 12998 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 12999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 13002 fft_block.reg_stage.w_input_regs[10]
.sym 13003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13004 fft_block.reg_stage.w_input_regs[9]
.sym 13005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 13006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 13007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13008 fft_block.reg_stage.w_input_regs[8]
.sym 13009 fft_block.reg_stage.w_input_regs[14]
.sym 13012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 13022 fft_block.reg_stage.w_input_regs[11]
.sym 13023 fft_block.reg_stage.w_input_regs[72]
.sym 13024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 13028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 13029 fft_block.reg_stage.w_input_regs[10]
.sym 13031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 13035 fft_block.reg_stage.w_input_regs[9]
.sym 13036 fft_block.reg_stage.w_input_regs[72]
.sym 13037 fft_block.reg_stage.w_input_regs[8]
.sym 13041 fft_block.reg_stage.w_input_regs[14]
.sym 13042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 13043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 13052 fft_block.reg_stage.w_input_regs[8]
.sym 13053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 13054 fft_block.reg_stage.w_input_regs[9]
.sym 13055 fft_block.reg_stage.w_input_regs[72]
.sym 13058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 13060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13061 fft_block.reg_stage.w_input_regs[11]
.sym 13064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 13067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 13070 fft_block.reg_stage.w_input_regs[10]
.sym 13072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 13074 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 13075 CLK$SB_IO_IN_$glb_clk
.sym 13076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13080 fft_block.reg_stage.w_input_regs[56]
.sym 13081 fft_block.reg_stage.w_input_regs[59]
.sym 13082 fft_block.reg_stage.w_input_regs[50]
.sym 13083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13084 fft_block.reg_stage.w_input_regs[58]
.sym 13088 fft_block.sel_in_SB_DFFE_Q_E
.sym 13090 fft_block.reg_stage.w_input_regs[9]
.sym 13094 fft_block.w_fft_in[1]
.sym 13096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O[1]
.sym 13098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 13102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 13103 fft_block.reg_stage.w_input_regs[64]
.sym 13106 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13107 fft_block.w_fft_in[3]
.sym 13110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 13111 fft_block.reg_stage.w_input_regs[1]
.sym 13112 fft_block.reg_stage.w_input_regs[54]
.sym 13127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13131 fft_block.reg_stage.w_input_regs[79]
.sym 13134 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13136 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13147 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 13148 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13150 $nextpnr_ICESTORM_LC_39$O
.sym 13153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 13159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 13165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 13168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 13170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 13174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 13177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 13178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 13180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 13182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 13186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 13188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 13194 fft_block.reg_stage.w_input_regs[79]
.sym 13196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 13200 fft_block.reg_stage.w_input_regs[76]
.sym 13201 fft_block.reg_stage.w_input_regs[65]
.sym 13202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13204 fft_block.reg_stage.w_input_regs[75]
.sym 13205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 13206 fft_block.reg_stage.w_input_regs[66]
.sym 13207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13208 fft_block.w_fft_in[8]
.sym 13212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 13214 fft_block.reg_stage.w_input_regs[1]
.sym 13215 w_fft_out[50]
.sym 13218 w_fft_out[8]
.sym 13219 fft_block.reg_stage.w_input_regs[15]
.sym 13221 fft_block.reg_stage.w_input_regs[51]
.sym 13222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13224 fft_block.reg_stage.w_input_regs[19]
.sym 13231 fft_block.start_calc
.sym 13234 fft_block.w_fft_in[2]
.sym 13243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 13246 fft_block.reg_stage.w_input_regs[14]
.sym 13247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 13250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 13253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 13254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 13255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 13256 fft_block.reg_stage.w_input_regs[12]
.sym 13258 fft_block.reg_stage.w_input_regs[65]
.sym 13261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 13262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13263 fft_block.reg_stage.w_input_regs[64]
.sym 13265 fft_block.reg_stage.w_input_regs[13]
.sym 13266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 13267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13269 fft_block.reg_stage.w_input_regs[75]
.sym 13270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 13271 fft_block.reg_stage.w_input_regs[1]
.sym 13275 fft_block.reg_stage.w_input_regs[13]
.sym 13276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 13277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13280 fft_block.reg_stage.w_input_regs[14]
.sym 13281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 13286 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 13287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13289 fft_block.reg_stage.w_input_regs[1]
.sym 13294 fft_block.reg_stage.w_input_regs[75]
.sym 13298 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 13299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 13300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 13301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 13304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13305 fft_block.reg_stage.w_input_regs[12]
.sym 13306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 13313 fft_block.reg_stage.w_input_regs[65]
.sym 13319 fft_block.reg_stage.w_input_regs[64]
.sym 13320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13321 CLK$SB_IO_IN_$glb_clk
.sym 13322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 13323 w_fft_out[18]
.sym 13324 w_fft_out[51]
.sym 13325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13326 w_fft_out[1]
.sym 13327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13328 w_fft_out[11]
.sym 13329 w_fft_out[2]
.sym 13330 w_fft_out[10]
.sym 13333 fft_block.stage[0]
.sym 13334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 13337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 13340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 13341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 13342 fft_block.w_fft_in[1]
.sym 13343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 13344 fft_block.reg_stage.w_input_regs[12]
.sym 13345 fft_block.reg_stage.w_input_regs[79]
.sym 13347 fft_block.start_calc
.sym 13348 fft_block.reg_stage.w_input_regs[20]
.sym 13351 fft_block.reg_stage.w_input_regs[13]
.sym 13353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 13354 fft_block.reg_stage.w_input_regs[83]
.sym 13357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13358 fft_block.w_fft_in[0]
.sym 13364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 13366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 13377 fft_block.w_fft_in[4]
.sym 13378 fft_block.reg_stage.w_input_regs[66]
.sym 13379 fft_block.w_fft_in[3]
.sym 13380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 13387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 13388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13393 fft_block.reg_stage.w_input_regs[67]
.sym 13394 fft_block.w_fft_in[2]
.sym 13397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 13398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 13400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 13405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 13409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 13412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 13418 fft_block.w_fft_in[3]
.sym 13423 fft_block.reg_stage.w_input_regs[67]
.sym 13427 fft_block.w_fft_in[2]
.sym 13435 fft_block.w_fft_in[4]
.sym 13439 fft_block.reg_stage.w_input_regs[66]
.sym 13443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13444 CLK$SB_IO_IN_$glb_clk
.sym 13446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 13447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 13448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 13449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 13450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 13451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 13452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 13453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 13455 fft_block.start_calc
.sym 13456 fft_block.start_calc
.sym 13459 w_fft_out[2]
.sym 13460 fft_block.counter_N[0]
.sym 13461 w_fft_out[1]
.sym 13462 fft_block.reg_stage.w_input_regs[116]
.sym 13463 w_fft_out[10]
.sym 13465 fft_block.w_fft_in[4]
.sym 13467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 13468 fft_block.reg_stage.w_input_regs[115]
.sym 13471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 13474 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 13475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 13478 fft_block.reg_stage.w_input_regs[70]
.sym 13479 fft_block.reg_stage.w_input_regs[4]
.sym 13480 fft_block.reg_stage.w_input_regs[78]
.sym 13481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 13489 fft_block.w_fft_in[4]
.sym 13490 fft_block.reg_stage.w_input_regs[3]
.sym 13491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13492 fft_block.w_fft_in[3]
.sym 13495 fft_block.reg_stage.w_input_regs[69]
.sym 13498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13499 fft_block.reg_stage.w_input_regs[68]
.sym 13503 fft_block.reg_stage.w_input_regs[67]
.sym 13504 fft_block.reg_stage.w_input_regs[70]
.sym 13506 fft_block.reg_stage.w_input_regs[78]
.sym 13518 fft_block.w_fft_in[0]
.sym 13523 fft_block.w_fft_in[3]
.sym 13526 fft_block.reg_stage.w_input_regs[69]
.sym 13533 fft_block.reg_stage.w_input_regs[70]
.sym 13540 fft_block.reg_stage.w_input_regs[78]
.sym 13545 fft_block.reg_stage.w_input_regs[68]
.sym 13550 fft_block.reg_stage.w_input_regs[3]
.sym 13551 fft_block.reg_stage.w_input_regs[67]
.sym 13553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13556 fft_block.w_fft_in[4]
.sym 13563 fft_block.w_fft_in[0]
.sym 13566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13567 CLK$SB_IO_IN_$glb_clk
.sym 13569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13571 fft_block.reg_stage.w_input_regs[84]
.sym 13572 fft_block.reg_stage.w_input_regs[83]
.sym 13573 fft_block.reg_stage.w_input_regs[81]
.sym 13574 fft_block.reg_stage.w_input_regs[82]
.sym 13575 fft_block.reg_stage.w_input_regs[80]
.sym 13576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 13579 fft_block.stage[1]
.sym 13580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 13581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 13583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13585 fft_block.w_fft_in[4]
.sym 13588 fft_block.reg_stage.w_input_regs[7]
.sym 13589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 13591 fft_block.reg_stage.w_input_regs[71]
.sym 13594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 13596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 13599 fft_block.reg_stage.w_input_regs[54]
.sym 13601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 13602 fft_block.reg_stage.w_input_regs[20]
.sym 13610 fft_block.reg_stage.w_input_regs[18]
.sym 13611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 13612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 13615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13617 fft_block.reg_stage.w_input_regs[16]
.sym 13618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 13619 fft_block.reg_stage.w_input_regs[68]
.sym 13620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13623 fft_block.reg_stage.w_input_regs[17]
.sym 13624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 13628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 13630 fft_block.reg_stage.w_input_regs[81]
.sym 13631 fft_block.reg_stage.w_input_regs[82]
.sym 13635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13639 fft_block.reg_stage.w_input_regs[4]
.sym 13640 fft_block.reg_stage.w_input_regs[80]
.sym 13643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 13645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 13649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 13650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 13652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13656 fft_block.reg_stage.w_input_regs[80]
.sym 13658 fft_block.reg_stage.w_input_regs[16]
.sym 13662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 13663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 13664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13667 fft_block.reg_stage.w_input_regs[17]
.sym 13668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13669 fft_block.reg_stage.w_input_regs[81]
.sym 13673 fft_block.reg_stage.w_input_regs[82]
.sym 13674 fft_block.reg_stage.w_input_regs[18]
.sym 13675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13679 fft_block.reg_stage.w_input_regs[68]
.sym 13681 fft_block.reg_stage.w_input_regs[4]
.sym 13682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13687 fft_block.reg_stage.w_input_regs[82]
.sym 13689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 13690 CLK$SB_IO_IN_$glb_clk
.sym 13693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 13694 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 13695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 13696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 13697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 13698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 13699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 13700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 13706 fft_block.counter_N[2]
.sym 13708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 13709 fft_block.w_fft_in[2]
.sym 13710 fft_block.reg_stage.w_input_regs[5]
.sym 13711 fft_block.counter_N[2]
.sym 13712 fft_block.w_fft_in[2]
.sym 13713 fft_block.w_fft_in[3]
.sym 13714 fft_block.w_fft_in[1]
.sym 13716 fft_block.reg_stage.w_input_regs[84]
.sym 13718 fft_block.start_calc
.sym 13719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 13720 fft_block.reg_stage.w_input_regs[81]
.sym 13721 fft_block.reg_stage.w_input_regs[19]
.sym 13722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 13735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 13738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 13740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 13741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13745 fft_block.reg_stage.w_input_regs[81]
.sym 13746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 13747 fft_block.reg_stage.w_input_regs[80]
.sym 13751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 13754 fft_block.reg_stage.w_input_regs[17]
.sym 13757 fft_block.reg_stage.w_input_regs[18]
.sym 13758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 13760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 13767 fft_block.reg_stage.w_input_regs[18]
.sym 13768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13774 fft_block.reg_stage.w_input_regs[81]
.sym 13781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13786 fft_block.reg_stage.w_input_regs[17]
.sym 13787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 13791 fft_block.reg_stage.w_input_regs[80]
.sym 13796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 13798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 13799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 13802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 13805 fft_block.reg_stage.w_input_regs[18]
.sym 13808 fft_block.reg_stage.w_input_regs[17]
.sym 13809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 13812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13813 CLK$SB_IO_IN_$glb_clk
.sym 13814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 13815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 13816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 13817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 13821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 13827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 13829 fft_block.counter_N[1]
.sym 13831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 13833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 13834 fft_block.counter_N[0]
.sym 13836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 13837 fft_block.reg_stage.w_input_regs[67]
.sym 13838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13839 fft_block.start_calc
.sym 13840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 13841 fft_block.reg_stage.w_input_regs[20]
.sym 13844 w_fft_out[3]
.sym 13846 fft_block.reg_stage.w_input_regs[21]
.sym 13848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 13858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 13859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 13864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 13865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 13866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 13869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 13870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 13876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 13878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 13879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 13881 fft_block.reg_stage.w_input_regs[19]
.sym 13882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 13883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 13884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 13889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 13895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 13898 fft_block.reg_stage.w_input_regs[19]
.sym 13904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 13907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13908 fft_block.reg_stage.w_input_regs[19]
.sym 13909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 13913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 13914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 13915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 13916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 13922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 13928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 13931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 13932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 13934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 13935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 13936 CLK$SB_IO_IN_$glb_clk
.sym 13938 w_fft_out[5]
.sym 13939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13940 w_fft_out[14]
.sym 13941 w_fft_out[15]
.sym 13942 w_fft_out[55]
.sym 13943 w_fft_out[36]
.sym 13944 w_fft_out[20]
.sym 13945 w_fft_out[19]
.sym 13950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13952 fft_block.counter_N[0]
.sym 13955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 13957 fft_block.counter_N[0]
.sym 13958 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 13962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 13963 fft_block.reg_stage.w_index_out[1]
.sym 13964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 13966 fft_block.reg_stage.w_input_regs[79]
.sym 13967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 13970 w_fft_out[3]
.sym 13971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 13972 insert_data
.sym 13973 addr_count[1]
.sym 13980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 13981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 13982 fft_block.reg_stage.w_input_regs[68]
.sym 13983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 13985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 13986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 13987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 13988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 13992 fft_block.reg_stage.w_input_regs[81]
.sym 13993 fft_block.reg_stage.w_input_regs[17]
.sym 13994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 13996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 13997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 14001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 14004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 14005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 14006 fft_block.reg_stage.w_input_regs[4]
.sym 14007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 14010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 14012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14013 fft_block.reg_stage.w_input_regs[68]
.sym 14014 fft_block.reg_stage.w_input_regs[4]
.sym 14018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 14019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 14020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 14021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 14024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 14025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 14026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 14027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 14030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 14031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 14032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 14037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 14038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 14039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 14042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 14045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 14048 fft_block.reg_stage.w_input_regs[81]
.sym 14049 fft_block.reg_stage.w_input_regs[17]
.sym 14050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 14054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 14055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 14057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 14058 fft_block.start_calc_$glb_ce
.sym 14059 CLK$SB_IO_IN_$glb_clk
.sym 14061 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[0]
.sym 14062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 14063 fft_block.reg_stage.w_index_out[0]
.sym 14064 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 14065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 14066 fft_block.reg_stage.w_index_out[2]
.sym 14067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 14068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 14070 fft_block.reg_stage.w_input_regs[37]
.sym 14073 fft_block.reg_stage.w_input_regs[119]
.sym 14074 fft_block.counter_N[0]
.sym 14075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 14077 fft_block.reg_stage.w_input_regs[101]
.sym 14078 fft_block.reg_stage.w_input_regs[55]
.sym 14080 w_fft_out[5]
.sym 14083 fft_block.reg_stage.w_input_regs[6]
.sym 14085 fft_block.reg_stage.w_input_regs[15]
.sym 14087 $PACKER_VCC_NET
.sym 14089 fft_block.reg_stage.w_index_out[1]
.sym 14091 fft_block.stage[0]
.sym 14093 $PACKER_VCC_NET
.sym 14095 fft_block.stage[1]
.sym 14102 fft_block.stage[1]
.sym 14104 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 14105 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[2]
.sym 14109 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[1]
.sym 14113 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 14114 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 14117 fft_block.stage[0]
.sym 14118 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[0]
.sym 14120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 14121 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 14122 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[3]
.sym 14128 fft_block.stage[1]
.sym 14129 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[0]
.sym 14131 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 14132 fft_block.stage[0]
.sym 14134 $nextpnr_ICESTORM_LC_9$O
.sym 14137 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[3]
.sym 14140 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 14143 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 14147 fft_block.stage[1]
.sym 14148 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 14149 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 14150 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 14153 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 14155 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[2]
.sym 14156 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[0]
.sym 14161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 14165 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[2]
.sym 14166 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[0]
.sym 14167 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[1]
.sym 14168 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[3]
.sym 14171 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[0]
.sym 14172 fft_block.stage[0]
.sym 14173 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 14174 fft_block.stage[1]
.sym 14177 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 14178 fft_block.stage[0]
.sym 14180 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 14181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 14182 CLK$SB_IO_IN_$glb_clk
.sym 14186 addr_count[2]
.sym 14187 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 14188 addr_count_SB_DFFESR_Q_R[2]
.sym 14189 addr_count[1]
.sym 14190 addr_count[0]
.sym 14191 addr_count_SB_DFFESR_Q_R[2]
.sym 14196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 14197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 14203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 14204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 14205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 14207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14208 fft_block.sel_in_SB_DFFE_Q_E
.sym 14212 fft_block.fft_finish_SB_DFFE_Q_E
.sym 14214 fft_block.start_calc
.sym 14228 fft_block.stage[0]
.sym 14230 fft_block.stage[1]
.sym 14232 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 14233 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[0]
.sym 14236 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[1]
.sym 14238 fft_block.stage[1]
.sym 14240 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 14246 insert_data
.sym 14247 $PACKER_VCC_NET
.sym 14248 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 14249 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 14252 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 14256 addr_count_SB_DFFESR_Q_R[2]
.sym 14257 $nextpnr_ICESTORM_LC_11$O
.sym 14259 insert_data
.sym 14263 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 14266 insert_data
.sym 14271 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 14272 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 14273 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 14276 fft_block.stage[0]
.sym 14278 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 14279 $PACKER_VCC_NET
.sym 14285 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 14288 insert_data
.sym 14290 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 14291 addr_count_SB_DFFESR_Q_R[2]
.sym 14294 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 14295 fft_block.stage[1]
.sym 14296 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[1]
.sym 14297 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[0]
.sym 14300 fft_block.stage[0]
.sym 14303 fft_block.stage[1]
.sym 14305 CLK$SB_IO_IN_$glb_clk
.sym 14320 addr_count[0]
.sym 14342 fft_block.start_calc
.sym 14351 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[2]
.sym 14352 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 14358 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 14359 fft_block.stage[0]
.sym 14361 fft_block.stage[1]
.sym 14365 $PACKER_VCC_NET
.sym 14375 fft_block.sel_in_SB_DFFE_Q_E
.sym 14376 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 14377 fft_block.stage_SB_DFFESR_Q_R
.sym 14378 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[3]
.sym 14380 $nextpnr_ICESTORM_LC_43$O
.sym 14382 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[3]
.sym 14386 $nextpnr_ICESTORM_LC_44$I3
.sym 14388 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 14389 $PACKER_VCC_NET
.sym 14396 $nextpnr_ICESTORM_LC_44$I3
.sym 14399 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[3]
.sym 14406 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[2]
.sym 14408 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[3]
.sym 14414 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 14419 fft_block.stage[0]
.sym 14423 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 14424 fft_block.stage[0]
.sym 14425 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 14426 fft_block.stage[1]
.sym 14427 fft_block.sel_in_SB_DFFE_Q_E
.sym 14428 CLK$SB_IO_IN_$glb_clk
.sym 14429 fft_block.stage_SB_DFFESR_Q_R
.sym 14431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 14432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 14433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 14434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 14435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 14437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 14461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 14473 fft_block.start_calc_SB_DFFE_Q_E
.sym 14474 fft_block.stage[0]
.sym 14475 fft_block.state_SB_DFFESR_Q_R[1]
.sym 14476 fft_block.stage[1]
.sym 14486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[2]
.sym 14488 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 14490 fft_block.state_SB_DFFESR_Q_R[2]
.sym 14493 fft_block.stage_SB_DFFESR_Q_R
.sym 14496 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 14504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[2]
.sym 14505 fft_block.stage[0]
.sym 14506 fft_block.state_SB_DFFESR_Q_R[1]
.sym 14507 fft_block.stage[1]
.sym 14516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[2]
.sym 14517 fft_block.stage[1]
.sym 14518 fft_block.state_SB_DFFESR_Q_R[1]
.sym 14519 fft_block.stage[0]
.sym 14523 fft_block.stage_SB_DFFESR_Q_R
.sym 14535 fft_block.state_SB_DFFESR_Q_R[1]
.sym 14536 fft_block.state_SB_DFFESR_Q_R[2]
.sym 14537 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 14543 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 14550 fft_block.start_calc_SB_DFFE_Q_E
.sym 14551 CLK$SB_IO_IN_$glb_clk
.sym 14553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 14554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 14555 fft_block.sel_in
.sym 14556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 14557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 14558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 14559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 14560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 14567 fft_block.start_calc_SB_DFFE_Q_E
.sym 14570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 14573 fft_block.start_calc
.sym 14584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 14586 fft_block.stage_SB_DFFESR_Q_R
.sym 14588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 14595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 14596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 14598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 14599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 14600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 14601 fft_block.reg_stage.w_c_reg[15]
.sym 14602 fft_block.reg_stage.w_c_reg[10]
.sym 14604 fft_block.reg_stage.w_c_reg[8]
.sym 14606 fft_block.reg_stage.w_c_reg[11]
.sym 14607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 14611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[2]
.sym 14612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 14617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 14620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 14625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 14627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 14628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 14629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 14630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 14633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 14634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 14635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 14636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 14642 fft_block.reg_stage.w_c_reg[15]
.sym 14645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[2]
.sym 14646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 14647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 14648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 14651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 14652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 14653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 14654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 14659 fft_block.reg_stage.w_c_reg[8]
.sym 14664 fft_block.reg_stage.w_c_reg[11]
.sym 14669 fft_block.reg_stage.w_c_reg[10]
.sym 14673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 14674 CLK$SB_IO_IN_$glb_clk
.sym 14678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 14682 PIN_21$SB_IO_OUT
.sym 14691 fft_block.start_calc
.sym 14699 fft_block.sel_in
.sym 14706 fft_block.sel_in_SB_DFFE_Q_E
.sym 14710 fft_block.fft_finish_SB_DFFE_Q_E
.sym 14717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 14719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 14730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 14744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 14750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 14752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 14764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 14796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 14797 CLK$SB_IO_IN_$glb_clk
.sym 14798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 14804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 14811 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 16375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 16377 fft_block.reg_stage.c_map.state[0]
.sym 16378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 16379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 16380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 16381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16396 fft_block.reg_stage.w_input_regs[77]
.sym 16417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 16421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 16424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 16425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 16426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 16427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 16430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 16431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 16432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 16435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 16436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 16437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 16440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 16443 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 16444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 16445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 16446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 16447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 16448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 16450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 16452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 16453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 16456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 16457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 16458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 16459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 16465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 16468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 16469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 16470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 16471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 16474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 16482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 16486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 16492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 16493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 16494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 16495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 16496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 16497 CLK$SB_IO_IN_$glb_clk
.sym 16503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 16504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 16505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 16506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 16507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 16508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 16510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 16522 fft_block.reg_stage.w_cps_reg[8]
.sym 16540 fft_block.reg_stage.c_map.state[0]
.sym 16552 fft_block.reg_stage.w_input_regs[50]
.sym 16559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 16582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 16584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 16585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 16587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 16592 fft_block.reg_stage.w_input_regs[55]
.sym 16593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16599 fft_block.reg_stage.w_input_regs[54]
.sym 16602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 16603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 16607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 16608 fft_block.reg_stage.w_input_regs[53]
.sym 16609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 16611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 16613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 16616 fft_block.reg_stage.w_input_regs[55]
.sym 16619 fft_block.reg_stage.w_input_regs[53]
.sym 16620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 16621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 16626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 16627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 16632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 16638 fft_block.reg_stage.w_input_regs[54]
.sym 16639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 16640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16645 fft_block.reg_stage.w_input_regs[54]
.sym 16646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 16649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 16652 fft_block.reg_stage.w_input_regs[55]
.sym 16658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 16659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 16660 CLK$SB_IO_IN_$glb_clk
.sym 16662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 16663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 16664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 16666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 16667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 16668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 16669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16676 fft_block.reg_stage.w_cps_in[8]
.sym 16677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 16679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 16683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 16686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 16687 fft_block.reg_stage.c_map.stage_data[0]
.sym 16688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 16689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 16690 fft_block.reg_stage.w_input_regs[52]
.sym 16691 fft_block.reg_stage.w_c_in[1]
.sym 16692 fft_block.reg_stage.w_cms_reg[0]
.sym 16693 fft_block.reg_stage.w_input_regs[53]
.sym 16694 fft_block.reg_stage.w_input_regs[53]
.sym 16695 fft_block.reg_stage.w_cms_reg[1]
.sym 16705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 16708 fft_block.reg_stage.w_input_regs[52]
.sym 16709 fft_block.reg_stage.w_input_regs[53]
.sym 16713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 16714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 16715 fft_block.fill_regs
.sym 16716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 16717 fft_block.reg_stage.w_input_regs[51]
.sym 16718 fft_block.reg_stage.w_input_regs[50]
.sym 16721 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 16727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 16739 fft_block.reg_stage.w_input_regs[52]
.sym 16742 fft_block.reg_stage.w_input_regs[52]
.sym 16744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 16748 fft_block.reg_stage.w_input_regs[50]
.sym 16750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 16755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 16756 fft_block.reg_stage.w_input_regs[51]
.sym 16757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 16761 fft_block.reg_stage.w_input_regs[51]
.sym 16762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16767 fft_block.reg_stage.w_input_regs[50]
.sym 16768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 16769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16775 fft_block.fill_regs
.sym 16779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 16780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16781 fft_block.reg_stage.w_input_regs[53]
.sym 16782 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 16783 CLK$SB_IO_IN_$glb_clk
.sym 16785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 16787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16789 fft_block.reg_stage.w_c_reg[10]
.sym 16790 fft_block.reg_stage.w_cps_in[7]
.sym 16792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 16803 fft_block.start_calc
.sym 16804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 16805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 16809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 16811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 16812 fft_block.reg_stage.w_cps_in[7]
.sym 16813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 16815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 16830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 16831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 16835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 16839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 16840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 16841 fft_block.reg_stage.w_input_regs[49]
.sym 16843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 16851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 16852 fft_block.reg_stage.w_cms_reg[0]
.sym 16853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 16855 fft_block.reg_stage.w_cms_reg[1]
.sym 16857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 16859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 16860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 16861 fft_block.reg_stage.w_input_regs[49]
.sym 16866 fft_block.reg_stage.w_cms_reg[1]
.sym 16867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 16868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 16871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 16873 fft_block.reg_stage.w_input_regs[49]
.sym 16874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 16877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 16879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 16880 fft_block.reg_stage.w_cms_reg[1]
.sym 16884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 16885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 16886 fft_block.reg_stage.w_cms_reg[0]
.sym 16889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 16891 fft_block.reg_stage.w_cms_reg[0]
.sym 16892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 16895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 16896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 16898 fft_block.reg_stage.w_cms_reg[0]
.sym 16901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 16902 fft_block.reg_stage.w_cms_reg[1]
.sym 16904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 16905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O_$glb_ce
.sym 16906 CLK$SB_IO_IN_$glb_clk
.sym 16908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 16909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 16910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 16911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 16912 w_fft_out[56]
.sym 16913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16915 w_fft_out[48]
.sym 16917 fft_block.reg_stage.w_cps_in[7]
.sym 16920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 16925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 16926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 16927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 16930 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 16931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16936 fft_block.w_fft_in[8]
.sym 16938 fft_block.reg_stage.w_input_regs[56]
.sym 16939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 16940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16942 fft_block.reg_stage.w_input_regs[50]
.sym 16950 fft_block.reg_stage.w_input_regs[113]
.sym 16956 fft_block.w_fft_in[1]
.sym 16958 fft_block.w_fft_in[2]
.sym 16960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 16962 fft_block.w_fft_in[8]
.sym 16976 fft_block.w_fft_in[0]
.sym 16978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 16980 fft_block.reg_stage.w_input_regs[49]
.sym 16982 fft_block.reg_stage.w_input_regs[49]
.sym 16983 fft_block.reg_stage.w_input_regs[113]
.sym 16984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 16990 fft_block.w_fft_in[1]
.sym 17003 fft_block.w_fft_in[0]
.sym 17008 fft_block.w_fft_in[8]
.sym 17015 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17018 fft_block.w_fft_in[2]
.sym 17028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17029 CLK$SB_IO_IN_$glb_clk
.sym 17031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17032 fft_block.reg_stage.w_input_regs[122]
.sym 17033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17035 fft_block.reg_stage.w_input_regs[121]
.sym 17036 fft_block.reg_stage.w_input_regs[74]
.sym 17037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17047 fft_block.reg_stage.w_input_regs[49]
.sym 17053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 17054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17058 fft_block.reg_stage.w_input_regs[58]
.sym 17062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17064 fft_block.reg_stage.w_input_regs[114]
.sym 17065 fft_block.reg_stage.w_input_regs[117]
.sym 17066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17072 fft_block.reg_stage.w_input_regs[117]
.sym 17074 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17078 fft_block.w_fft_in[0]
.sym 17080 fft_block.w_fft_in[9]
.sym 17087 fft_block.w_fft_in[10]
.sym 17088 fft_block.reg_stage.w_input_regs[74]
.sym 17096 fft_block.w_fft_in[8]
.sym 17107 fft_block.w_fft_in[10]
.sym 17114 fft_block.reg_stage.w_input_regs[74]
.sym 17119 fft_block.reg_stage.w_input_regs[117]
.sym 17124 fft_block.w_fft_in[0]
.sym 17130 fft_block.w_fft_in[8]
.sym 17135 fft_block.w_fft_in[9]
.sym 17151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17152 CLK$SB_IO_IN_$glb_clk
.sym 17154 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17155 w_fft_out[0]
.sym 17156 w_fft_out[49]
.sym 17157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17158 w_fft_out[57]
.sym 17159 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17160 w_fft_out[8]
.sym 17161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17166 fft_block.w_fft_in[9]
.sym 17168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 17172 fft_block.w_fft_in[2]
.sym 17174 fft_block.start_calc
.sym 17177 fft_block.w_fft_in[1]
.sym 17180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17181 fft_block.reg_stage.w_input_regs[123]
.sym 17183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 17184 fft_block.reg_stage.w_input_regs[8]
.sym 17185 fft_block.reg_stage.w_input_regs[53]
.sym 17186 fft_block.reg_stage.w_input_regs[52]
.sym 17187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17188 fft_block.w_fft_in[11]
.sym 17189 w_fft_out[0]
.sym 17198 fft_block.w_fft_in[8]
.sym 17199 fft_block.reg_stage.w_input_regs[72]
.sym 17200 fft_block.reg_stage.w_input_regs[73]
.sym 17204 fft_block.w_fft_in[10]
.sym 17206 fft_block.reg_stage.w_input_regs[13]
.sym 17207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 17208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 17214 fft_block.w_fft_in[11]
.sym 17216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 17222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 17225 fft_block.w_fft_in[2]
.sym 17226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 17230 fft_block.reg_stage.w_input_regs[72]
.sym 17235 fft_block.reg_stage.w_input_regs[13]
.sym 17236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 17240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 17241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 17242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 17243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 17248 fft_block.w_fft_in[8]
.sym 17253 fft_block.w_fft_in[11]
.sym 17260 fft_block.w_fft_in[2]
.sym 17267 fft_block.reg_stage.w_input_regs[73]
.sym 17271 fft_block.w_fft_in[10]
.sym 17274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17275 CLK$SB_IO_IN_$glb_clk
.sym 17277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 17278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 17279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 17280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 17282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 17284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 17290 fft_block.w_fft_in[10]
.sym 17291 fft_block.w_fft_in[0]
.sym 17294 fft_block.reg_stage.w_input_regs[13]
.sym 17296 fft_block.w_fft_in[10]
.sym 17297 fft_block.start_calc
.sym 17299 fft_block.reg_stage.w_input_regs[59]
.sym 17300 w_fft_out[49]
.sym 17301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 17305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 17306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17308 w_fft_out[51]
.sym 17309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17312 fft_block.reg_stage.w_cps_in[7]
.sym 17319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 17326 fft_block.w_fft_in[1]
.sym 17327 fft_block.reg_stage.w_input_regs[65]
.sym 17332 fft_block.reg_stage.w_input_regs[1]
.sym 17333 fft_block.w_fft_in[12]
.sym 17334 fft_block.reg_stage.w_input_regs[76]
.sym 17338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 17345 fft_block.w_fft_in[2]
.sym 17348 fft_block.w_fft_in[11]
.sym 17349 fft_block.reg_stage.w_input_regs[77]
.sym 17353 fft_block.w_fft_in[12]
.sym 17359 fft_block.w_fft_in[1]
.sym 17365 fft_block.reg_stage.w_input_regs[77]
.sym 17369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 17371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 17376 fft_block.w_fft_in[11]
.sym 17382 fft_block.reg_stage.w_input_regs[76]
.sym 17389 fft_block.w_fft_in[2]
.sym 17393 fft_block.reg_stage.w_input_regs[1]
.sym 17394 fft_block.reg_stage.w_input_regs[65]
.sym 17395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17398 CLK$SB_IO_IN_$glb_clk
.sym 17400 fft_block.reg_stage.w_input_regs[115]
.sym 17401 fft_block.reg_stage.w_input_regs[123]
.sym 17402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17405 fft_block.reg_stage.w_input_regs[116]
.sym 17406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 17414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 17416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 17417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 17419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 17421 fft_block.w_fft_in[12]
.sym 17422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 17424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 17429 fft_block.reg_stage.w_input_regs[11]
.sym 17434 w_fft_out[51]
.sym 17435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 17444 fft_block.reg_stage.w_input_regs[12]
.sym 17445 fft_block.reg_stage.w_input_regs[75]
.sym 17446 fft_block.reg_stage.w_input_regs[2]
.sym 17447 fft_block.reg_stage.w_input_regs[66]
.sym 17448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17449 fft_block.reg_stage.w_input_regs[76]
.sym 17452 fft_block.reg_stage.w_input_regs[3]
.sym 17453 fft_block.reg_stage.w_input_regs[11]
.sym 17457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17458 fft_block.reg_stage.w_input_regs[52]
.sym 17459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17462 fft_block.reg_stage.w_input_regs[67]
.sym 17463 fft_block.reg_stage.w_input_regs[83]
.sym 17465 fft_block.reg_stage.w_input_regs[19]
.sym 17468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17470 fft_block.reg_stage.w_input_regs[116]
.sym 17471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17474 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17475 fft_block.reg_stage.w_input_regs[19]
.sym 17476 fft_block.reg_stage.w_input_regs[83]
.sym 17481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17482 fft_block.reg_stage.w_input_regs[52]
.sym 17483 fft_block.reg_stage.w_input_regs[116]
.sym 17487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17488 fft_block.reg_stage.w_input_regs[75]
.sym 17489 fft_block.reg_stage.w_input_regs[11]
.sym 17492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17494 fft_block.reg_stage.w_input_regs[2]
.sym 17495 fft_block.reg_stage.w_input_regs[66]
.sym 17499 fft_block.reg_stage.w_input_regs[2]
.sym 17500 fft_block.reg_stage.w_input_regs[66]
.sym 17501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17504 fft_block.reg_stage.w_input_regs[12]
.sym 17506 fft_block.reg_stage.w_input_regs[76]
.sym 17507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17512 fft_block.reg_stage.w_input_regs[3]
.sym 17513 fft_block.reg_stage.w_input_regs[67]
.sym 17516 fft_block.reg_stage.w_input_regs[11]
.sym 17518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17519 fft_block.reg_stage.w_input_regs[75]
.sym 17520 fft_block.start_calc_$glb_ce
.sym 17521 CLK$SB_IO_IN_$glb_clk
.sym 17523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 17524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 17525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 17526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 17527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 17528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 17530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 17531 fft_block.sel_in
.sym 17534 fft_block.sel_in
.sym 17535 w_fft_out[18]
.sym 17538 fft_block.reg_stage.w_input_regs[12]
.sym 17539 fft_block.w_fft_in[3]
.sym 17548 fft_block.reg_stage.w_input_regs[67]
.sym 17549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 17551 w_fft_out[60]
.sym 17553 w_fft_out[12]
.sym 17554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 17556 fft_block.w_fft_in[4]
.sym 17557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 17568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 17570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 17571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 17573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 17574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 17575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 17576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 17579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 17582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 17589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 17593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 17597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 17598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 17599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 17604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 17605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 17609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 17610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 17612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 17615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 17617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 17621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 17622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 17624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 17627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 17628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 17630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 17634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 17636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 17640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 17642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 17643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 17644 CLK$SB_IO_IN_$glb_clk
.sym 17646 w_fft_out[60]
.sym 17647 w_fft_out[12]
.sym 17648 w_fft_out[17]
.sym 17649 w_fft_out[61]
.sym 17650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17651 w_fft_out[13]
.sym 17652 w_fft_out[4]
.sym 17653 w_fft_out[52]
.sym 17661 fft_block.w_fft_in[2]
.sym 17663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 17664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 17667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 17669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 17671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17677 fft_block.reg_stage.w_input_regs[52]
.sym 17678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 17679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 17680 fft_block.reg_stage.w_index_out[2]
.sym 17681 fft_block.reg_stage.w_input_regs[53]
.sym 17690 fft_block.w_fft_in[2]
.sym 17692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17696 fft_block.reg_stage.w_input_regs[5]
.sym 17697 fft_block.w_fft_in[0]
.sym 17698 fft_block.reg_stage.w_input_regs[83]
.sym 17700 fft_block.w_fft_in[1]
.sym 17701 fft_block.w_fft_in[3]
.sym 17704 fft_block.reg_stage.w_input_regs[69]
.sym 17711 fft_block.reg_stage.w_input_regs[19]
.sym 17714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17716 fft_block.w_fft_in[4]
.sym 17720 fft_block.reg_stage.w_input_regs[83]
.sym 17721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17723 fft_block.reg_stage.w_input_regs[19]
.sym 17727 fft_block.reg_stage.w_input_regs[83]
.sym 17734 fft_block.w_fft_in[4]
.sym 17738 fft_block.w_fft_in[3]
.sym 17746 fft_block.w_fft_in[1]
.sym 17750 fft_block.w_fft_in[2]
.sym 17759 fft_block.w_fft_in[0]
.sym 17763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17764 fft_block.reg_stage.w_input_regs[69]
.sym 17765 fft_block.reg_stage.w_input_regs[5]
.sym 17766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17767 CLK$SB_IO_IN_$glb_clk
.sym 17769 fft_block.reg_stage.w_input_regs[67]
.sym 17770 fft_block.reg_stage.w_input_regs[69]
.sym 17771 fft_block.reg_stage.w_input_regs[70]
.sym 17772 fft_block.reg_stage.w_input_regs[78]
.sym 17773 fft_block.reg_stage.w_input_regs[68]
.sym 17774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17777 fft_block.reg_stage.w_input_regs[77]
.sym 17787 w_fft_out[3]
.sym 17788 fft_block.reg_stage.w_input_regs[13]
.sym 17791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 17793 fft_block.reg_stage.w_cps_in[7]
.sym 17794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17795 addr_count[1]
.sym 17796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 17798 fft_block.reg_stage.w_input_regs[87]
.sym 17799 fft_block.w_fft_in[5]
.sym 17800 fft_block.reg_stage.w_input_regs[117]
.sym 17801 fft_block.reg_stage.w_input_regs[85]
.sym 17804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17822 fft_block.reg_stage.w_input_regs[87]
.sym 17827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17842 $nextpnr_ICESTORM_LC_25$O
.sym 17845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 17851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 17857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 17860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 17862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 17866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 17868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 17872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 17875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 17878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 17880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 17885 fft_block.reg_stage.w_input_regs[87]
.sym 17888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 17892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17895 fft_block.reg_stage.w_input_regs[52]
.sym 17896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17897 fft_block.reg_stage.w_input_regs[53]
.sym 17904 fft_block.reg_stage.w_index_out[1]
.sym 17906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17907 fft_block.reg_stage.w_input_regs[78]
.sym 17908 w_fft_out[3]
.sym 17909 addr_count[1]
.sym 17911 fft_block.reg_stage.w_input_regs[79]
.sym 17912 fft_block.w_fft_in[3]
.sym 17915 fft_block.reg_stage.w_input_regs[70]
.sym 17916 fft_block.reg_stage.w_input_regs[70]
.sym 17918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 17919 w_fft_out[19]
.sym 17921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17922 fft_block.counter_N[0]
.sym 17923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 17924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 17925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 17926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 17936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 17941 fft_block.reg_stage.w_input_regs[20]
.sym 17942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 17944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 17945 fft_block.reg_stage.w_input_regs[84]
.sym 17948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 17953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 17954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 17957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 17961 fft_block.reg_stage.w_input_regs[85]
.sym 17966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 17967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 17968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17974 fft_block.reg_stage.w_input_regs[84]
.sym 17981 fft_block.reg_stage.w_input_regs[85]
.sym 17991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 17993 fft_block.reg_stage.w_input_regs[20]
.sym 18003 fft_block.reg_stage.w_input_regs[20]
.sym 18004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 18005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 18008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 18010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 18012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 18013 CLK$SB_IO_IN_$glb_clk
.sym 18014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18015 fft_block.reg_stage.w_input_regs[118]
.sym 18016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 18017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18018 fft_block.reg_stage.w_input_regs[117]
.sym 18019 fft_block.reg_stage.w_input_regs[119]
.sym 18020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 18021 fft_block.reg_stage.w_input_regs[126]
.sym 18022 fft_block.reg_stage.w_input_regs[127]
.sym 18029 fft_block.reg_stage.w_index_out[1]
.sym 18030 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]
.sym 18031 fft_block.reg_stage.w_input_regs[54]
.sym 18032 $PACKER_VCC_NET
.sym 18036 fft_block.reg_stage.w_input_regs[15]
.sym 18041 w_fft_out[36]
.sym 18042 fft_block.w_fft_in[4]
.sym 18043 w_fft_out[20]
.sym 18045 w_fft_out[19]
.sym 18046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 18048 fft_block.reg_stage.w_index_out[0]
.sym 18057 fft_block.reg_stage.w_input_regs[84]
.sym 18061 fft_block.reg_stage.w_input_regs[6]
.sym 18062 fft_block.reg_stage.w_input_regs[20]
.sym 18064 fft_block.reg_stage.w_input_regs[85]
.sym 18065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18066 fft_block.reg_stage.w_input_regs[37]
.sym 18067 fft_block.reg_stage.w_input_regs[21]
.sym 18068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18069 fft_block.reg_stage.w_input_regs[119]
.sym 18070 fft_block.reg_stage.w_input_regs[55]
.sym 18071 fft_block.reg_stage.w_input_regs[101]
.sym 18074 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18076 fft_block.reg_stage.w_input_regs[70]
.sym 18081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18084 fft_block.reg_stage.w_input_regs[15]
.sym 18085 fft_block.reg_stage.w_input_regs[79]
.sym 18086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18089 fft_block.reg_stage.w_input_regs[70]
.sym 18090 fft_block.reg_stage.w_input_regs[6]
.sym 18091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18097 fft_block.reg_stage.w_input_regs[84]
.sym 18098 fft_block.reg_stage.w_input_regs[20]
.sym 18102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18103 fft_block.reg_stage.w_input_regs[79]
.sym 18104 fft_block.reg_stage.w_input_regs[15]
.sym 18107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18108 fft_block.reg_stage.w_input_regs[79]
.sym 18109 fft_block.reg_stage.w_input_regs[15]
.sym 18114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18115 fft_block.reg_stage.w_input_regs[119]
.sym 18116 fft_block.reg_stage.w_input_regs[55]
.sym 18119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18120 fft_block.reg_stage.w_input_regs[101]
.sym 18121 fft_block.reg_stage.w_input_regs[37]
.sym 18125 fft_block.reg_stage.w_input_regs[21]
.sym 18127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18128 fft_block.reg_stage.w_input_regs[85]
.sym 18132 fft_block.reg_stage.w_input_regs[20]
.sym 18133 fft_block.reg_stage.w_input_regs[84]
.sym 18134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18135 fft_block.start_calc_$glb_ce
.sym 18136 CLK$SB_IO_IN_$glb_clk
.sym 18138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 18139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 18140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 18143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 18146 fft_block.reg_stage.w_input_regs[95]
.sym 18147 fft_block.w_fft_in[5]
.sym 18150 fft_block.reg_stage.w_input_regs[21]
.sym 18151 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 18153 fft_block.w_fft_in[15]
.sym 18156 w_fft_out[14]
.sym 18157 fft_block.reg_stage.w_input_regs[118]
.sym 18158 fft_block.w_fft_in[6]
.sym 18159 fft_block.start_calc
.sym 18161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18163 w_fft_out[14]
.sym 18164 fft_block.reg_stage.w_index_out[2]
.sym 18165 w_fft_out[15]
.sym 18167 w_fft_out[55]
.sym 18169 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 18181 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[2]
.sym 18187 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[0]
.sym 18189 addr_count[2]
.sym 18190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 18192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 18193 addr_count[0]
.sym 18195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 18198 fft_block.stage[1]
.sym 18199 fft_block.counter_N[0]
.sym 18200 insert_data
.sym 18201 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 18203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 18204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 18206 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 18207 fft_block.counter_N[2]
.sym 18208 insert_data
.sym 18212 insert_data
.sym 18213 addr_count[2]
.sym 18215 fft_block.counter_N[2]
.sym 18219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 18224 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[2]
.sym 18225 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[0]
.sym 18227 fft_block.stage[1]
.sym 18230 insert_data
.sym 18231 fft_block.counter_N[0]
.sym 18232 addr_count[0]
.sym 18238 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 18243 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 18244 fft_block.stage[1]
.sym 18245 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 18248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 18254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 18258 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 18259 CLK$SB_IO_IN_$glb_clk
.sym 18261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 18262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 18263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 18264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 18265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 18268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18274 fft_block.reg_stage.w_input_regs[21]
.sym 18275 fft_block.reg_stage.w_index_out[2]
.sym 18278 fft_block.reg_stage.w_input_regs[23]
.sym 18279 fft_block.reg_stage.w_index_out[0]
.sym 18284 fft_block.reg_stage.w_input_regs[22]
.sym 18286 fft_block.reg_stage.w_index_out[0]
.sym 18287 addr_count[1]
.sym 18288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18308 addr_count[0]
.sym 18313 insert_data
.sym 18315 insert_data
.sym 18322 addr_count_SB_DFFESR_Q_R[2]
.sym 18323 addr_count[1]
.sym 18325 addr_count_SB_DFFESR_Q_R[2]
.sym 18328 addr_count[2]
.sym 18334 $nextpnr_ICESTORM_LC_1$O
.sym 18337 addr_count[0]
.sym 18340 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18343 addr_count[1]
.sym 18348 addr_count[2]
.sym 18350 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18353 addr_count[1]
.sym 18355 addr_count[2]
.sym 18356 insert_data
.sym 18362 addr_count_SB_DFFESR_Q_R[2]
.sym 18367 addr_count[1]
.sym 18368 addr_count[0]
.sym 18371 addr_count[0]
.sym 18377 addr_count[2]
.sym 18378 addr_count[0]
.sym 18379 addr_count[1]
.sym 18381 insert_data
.sym 18382 CLK$SB_IO_IN_$glb_clk
.sym 18383 addr_count_SB_DFFESR_Q_R[2]
.sym 18384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 18385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 18386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 18387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 18388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 18389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 18401 fft_block.reg_stage.w_input_regs[23]
.sym 18402 addr_count[2]
.sym 18406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 18412 fft_block.sel_in
.sym 18507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 18508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 18510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 18511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 18512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 18513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 18527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 18532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 18534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 18536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 18549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 18551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 18559 fft_block.start_calc
.sym 18561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 18566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 18568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 18575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 18577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 18580 $nextpnr_ICESTORM_LC_34$O
.sym 18583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 18586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 18590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 18592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 18595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 18596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 18601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 18602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 18605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 18608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 18614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 18625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 18626 fft_block.start_calc
.sym 18627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 18628 CLK$SB_IO_IN_$glb_clk
.sym 18629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 18636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 18637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18649 fft_block.fft_finish_SB_DFFE_Q_E
.sym 18651 fft_block.sel_in_SB_DFFE_Q_E
.sym 18655 PIN_21$SB_IO_OUT
.sym 18663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 18665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 18671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 18673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 18674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[0]
.sym 18676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 18679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 18680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 18681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 18682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 18683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 18684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 18687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 18688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 18689 fft_block.sel_in_SB_DFFE_Q_E
.sym 18690 fft_block.start_calc
.sym 18691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 18697 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 18698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 18702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 18704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 18706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 18711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 18712 fft_block.start_calc
.sym 18717 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 18722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 18725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 18728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 18729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 18730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 18731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 18734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 18735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 18736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[0]
.sym 18737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 18741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 18742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 18743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 18747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 18749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 18750 fft_block.sel_in_SB_DFFE_Q_E
.sym 18751 CLK$SB_IO_IN_$glb_clk
.sym 18754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 18755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 18756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 18757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 18760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 18771 fft_block.sel_in
.sym 18775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 18799 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 18800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 18802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 18821 fft_block.fft_finish_SB_DFFE_Q_E
.sym 18839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 18842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 18866 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 18873 fft_block.fft_finish_SB_DFFE_Q_E
.sym 18874 CLK$SB_IO_IN_$glb_clk
.sym 18896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 18902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 18919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 18933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 18997 CLK$SB_IO_IN_$glb_clk
.sym 19013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 20422 CLK$SB_IO_IN
.sym 20452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 20453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 20454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 20455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 20456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 20458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 20459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 20468 fft_block.reg_stage.w_input_regs[115]
.sym 20494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 20502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 20503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 20505 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 20508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20510 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 20514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 20515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 20516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 20517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 20518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 20519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 20520 fft_block.start_calc
.sym 20522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 20524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 20525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 20530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 20533 fft_block.start_calc
.sym 20534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 20535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 20536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 20541 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 20546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 20547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 20552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 20553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 20557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 20558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 20560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 20565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 20569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 20571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 20573 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 20574 CLK$SB_IO_IN_$glb_clk
.sym 20581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 20582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 20583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 20584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 20585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 20586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 20587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 20591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 20592 fft_block.reg_stage.w_cps_reg[8]
.sym 20594 fft_block.reg_stage.c_map.stage_data[0]
.sym 20596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 20599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 20600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 20602 fft_block.reg_stage.w_c_reg[1]
.sym 20609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 20614 fft_block.start_calc
.sym 20615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 20622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 20625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 20627 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 20629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 20630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 20633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 20639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20640 fft_block.reg_stage.w_input_regs[57]
.sym 20642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 20643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 20657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 20663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 20665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 20668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 20670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 20671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 20673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 20674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 20675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 20676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 20679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 20680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 20682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 20683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 20684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 20690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 20691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 20692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 20696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 20698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 20702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 20703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 20704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 20708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 20709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 20711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 20714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 20716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 20717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 20720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 20721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 20727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 20728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 20729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 20732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 20734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 20735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 20737 CLK$SB_IO_IN_$glb_clk
.sym 20739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 20740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 20741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 20742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 20744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 20745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 20746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 20750 fft_block.reg_stage.w_input_regs[118]
.sym 20751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 20752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 20759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 20762 fft_block.reg_stage.w_c_reg[25]
.sym 20763 fft_block.reg_stage.w_cms_reg[0]
.sym 20768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 20769 fft_block.reg_stage.w_input_regs[63]
.sym 20770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 20771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 20772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 20773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 20780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 20781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 20782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 20784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 20786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 20789 fft_block.start_calc
.sym 20790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 20796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 20798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 20803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 20807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 20813 fft_block.start_calc
.sym 20815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 20819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 20821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 20825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 20827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 20828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 20837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 20839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 20845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 20851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 20852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 20855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 20856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 20857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 20859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 20860 CLK$SB_IO_IN_$glb_clk
.sym 20862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 20864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 20865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 20866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 20867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 20869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 20881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 20882 fft_block.reg_stage.w_c_in[7]
.sym 20885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 20886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 20888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 20889 w_fft_out[48]
.sym 20892 fft_block.start_calc
.sym 20893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 20896 fft_block.reg_stage.w_input_regs[14]
.sym 20903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 20904 fft_block.reg_stage.w_c_in[1]
.sym 20908 fft_block.reg_stage.c_map.stage_data[0]
.sym 20911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 20915 fft_block.reg_stage.w_input_regs[57]
.sym 20918 fft_block.reg_stage.w_input_regs[58]
.sym 20920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 20921 fft_block.reg_stage.w_input_regs[56]
.sym 20923 fft_block.reg_stage.w_input_regs[120]
.sym 20928 fft_block.reg_stage.w_cps_in[8]
.sym 20929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 20930 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 20934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 20936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 20937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 20948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 20949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 20950 fft_block.reg_stage.w_input_regs[58]
.sym 20954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 20955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 20957 fft_block.reg_stage.w_input_regs[58]
.sym 20961 fft_block.reg_stage.w_c_in[1]
.sym 20966 fft_block.reg_stage.c_map.stage_data[0]
.sym 20967 fft_block.reg_stage.w_cps_in[8]
.sym 20978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 20979 fft_block.reg_stage.w_input_regs[120]
.sym 20980 fft_block.reg_stage.w_input_regs[57]
.sym 20981 fft_block.reg_stage.w_input_regs[56]
.sym 20982 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 20983 CLK$SB_IO_IN_$glb_clk
.sym 20986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 20987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 20988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 20989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 20990 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 20991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 20992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 20999 fft_block.reg_stage.w_cps_in[7]
.sym 21000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 21002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 21006 fft_block.reg_stage.w_input_regs[58]
.sym 21007 fft_block.reg_stage.w_c_reg[10]
.sym 21009 w_fft_out[56]
.sym 21013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 21014 fft_block.reg_stage.w_input_regs[124]
.sym 21015 w_fft_out[48]
.sym 21016 fft_block.reg_stage.w_input_regs[59]
.sym 21017 fft_block.reg_stage.w_input_regs[9]
.sym 21018 fft_block.reg_stage.w_input_regs[60]
.sym 21020 fft_block.w_fft_in[10]
.sym 21027 fft_block.reg_stage.w_input_regs[113]
.sym 21030 fft_block.reg_stage.w_input_regs[120]
.sym 21035 fft_block.reg_stage.w_input_regs[122]
.sym 21038 fft_block.reg_stage.w_input_regs[121]
.sym 21039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21041 fft_block.reg_stage.w_input_regs[49]
.sym 21043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 21045 fft_block.reg_stage.w_input_regs[118]
.sym 21049 fft_block.reg_stage.w_input_regs[56]
.sym 21051 fft_block.reg_stage.w_input_regs[57]
.sym 21053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 21059 fft_block.reg_stage.w_input_regs[57]
.sym 21060 fft_block.reg_stage.w_input_regs[56]
.sym 21061 fft_block.reg_stage.w_input_regs[120]
.sym 21062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 21068 fft_block.reg_stage.w_input_regs[122]
.sym 21074 fft_block.reg_stage.w_input_regs[118]
.sym 21078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 21083 fft_block.reg_stage.w_input_regs[57]
.sym 21084 fft_block.reg_stage.w_input_regs[121]
.sym 21085 fft_block.reg_stage.w_input_regs[120]
.sym 21086 fft_block.reg_stage.w_input_regs[56]
.sym 21091 fft_block.reg_stage.w_input_regs[121]
.sym 21097 fft_block.reg_stage.w_input_regs[120]
.sym 21101 fft_block.reg_stage.w_input_regs[113]
.sym 21102 fft_block.reg_stage.w_input_regs[49]
.sym 21104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21105 fft_block.start_calc_$glb_ce
.sym 21106 CLK$SB_IO_IN_$glb_clk
.sym 21108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21110 fft_block.reg_stage.w_input_regs[9]
.sym 21111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21113 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21114 fft_block.reg_stage.w_input_regs[10]
.sym 21115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21118 fft_block.reg_stage.w_input_regs[117]
.sym 21121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 21122 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 21124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21125 fft_block.reg_stage.w_cms_reg[1]
.sym 21129 fft_block.reg_stage.w_cms_reg[0]
.sym 21130 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 21136 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 21137 fft_block.reg_stage.w_input_regs[57]
.sym 21143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21153 fft_block.reg_stage.w_input_regs[72]
.sym 21154 fft_block.reg_stage.w_input_regs[73]
.sym 21157 fft_block.reg_stage.w_input_regs[74]
.sym 21160 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21161 fft_block.reg_stage.w_input_regs[57]
.sym 21162 fft_block.w_fft_in[9]
.sym 21167 fft_block.reg_stage.w_input_regs[9]
.sym 21169 fft_block.reg_stage.w_input_regs[120]
.sym 21172 fft_block.reg_stage.w_input_regs[123]
.sym 21173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21175 fft_block.reg_stage.w_input_regs[8]
.sym 21176 fft_block.reg_stage.w_input_regs[56]
.sym 21177 fft_block.reg_stage.w_input_regs[121]
.sym 21178 fft_block.reg_stage.w_input_regs[50]
.sym 21179 fft_block.reg_stage.w_input_regs[114]
.sym 21180 fft_block.w_fft_in[10]
.sym 21182 fft_block.reg_stage.w_input_regs[9]
.sym 21183 fft_block.reg_stage.w_input_regs[73]
.sym 21184 fft_block.reg_stage.w_input_regs[72]
.sym 21185 fft_block.reg_stage.w_input_regs[8]
.sym 21189 fft_block.w_fft_in[10]
.sym 21197 fft_block.reg_stage.w_input_regs[123]
.sym 21200 fft_block.reg_stage.w_input_regs[57]
.sym 21201 fft_block.reg_stage.w_input_regs[120]
.sym 21202 fft_block.reg_stage.w_input_regs[121]
.sym 21203 fft_block.reg_stage.w_input_regs[56]
.sym 21206 fft_block.w_fft_in[9]
.sym 21214 fft_block.reg_stage.w_input_regs[74]
.sym 21218 fft_block.reg_stage.w_input_regs[50]
.sym 21219 fft_block.reg_stage.w_input_regs[114]
.sym 21221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21229 CLK$SB_IO_IN_$glb_clk
.sym 21232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21234 w_fft_out[9]
.sym 21235 w_fft_out[59]
.sym 21237 w_fft_out[58]
.sym 21238 w_fft_out[50]
.sym 21244 fft_block.w_fft_in[9]
.sym 21246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 21248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 21250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 21252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 21255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21257 fft_block.reg_stage.w_input_regs[123]
.sym 21258 fft_block.reg_stage.w_input_regs[127]
.sym 21259 w_fft_out[8]
.sym 21260 w_fft_out[58]
.sym 21262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21263 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 21265 fft_block.reg_stage.w_input_regs[63]
.sym 21266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 21277 fft_block.reg_stage.w_input_regs[114]
.sym 21278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21279 fft_block.reg_stage.w_input_regs[58]
.sym 21281 fft_block.reg_stage.w_input_regs[122]
.sym 21282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21285 fft_block.reg_stage.w_input_regs[50]
.sym 21286 fft_block.reg_stage.w_input_regs[10]
.sym 21288 fft_block.reg_stage.w_input_regs[74]
.sym 21289 fft_block.reg_stage.w_input_regs[9]
.sym 21292 fft_block.reg_stage.w_input_regs[115]
.sym 21295 fft_block.reg_stage.w_input_regs[51]
.sym 21296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21297 fft_block.reg_stage.w_input_regs[65]
.sym 21298 fft_block.reg_stage.w_input_regs[1]
.sym 21299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 21300 fft_block.reg_stage.w_input_regs[72]
.sym 21301 fft_block.reg_stage.w_input_regs[73]
.sym 21303 fft_block.reg_stage.w_input_regs[8]
.sym 21305 fft_block.reg_stage.w_input_regs[115]
.sym 21307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21308 fft_block.reg_stage.w_input_regs[51]
.sym 21311 fft_block.reg_stage.w_input_regs[1]
.sym 21312 fft_block.reg_stage.w_input_regs[65]
.sym 21313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21319 fft_block.reg_stage.w_input_regs[50]
.sym 21320 fft_block.reg_stage.w_input_regs[114]
.sym 21324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 21325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 21329 fft_block.reg_stage.w_input_regs[122]
.sym 21330 fft_block.reg_stage.w_input_regs[58]
.sym 21331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21335 fft_block.reg_stage.w_input_regs[58]
.sym 21336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21338 fft_block.reg_stage.w_input_regs[122]
.sym 21341 fft_block.reg_stage.w_input_regs[73]
.sym 21342 fft_block.reg_stage.w_input_regs[72]
.sym 21343 fft_block.reg_stage.w_input_regs[8]
.sym 21344 fft_block.reg_stage.w_input_regs[9]
.sym 21347 fft_block.reg_stage.w_input_regs[10]
.sym 21348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21350 fft_block.reg_stage.w_input_regs[74]
.sym 21351 fft_block.start_calc_$glb_ce
.sym 21352 CLK$SB_IO_IN_$glb_clk
.sym 21354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 21355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[1]
.sym 21356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 21357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 21358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 21359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[2]
.sym 21360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 21361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[0]
.sym 21364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 21366 fft_block.w_fft_in[8]
.sym 21368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21369 w_fft_out[9]
.sym 21370 w_fft_out[0]
.sym 21372 w_fft_out[49]
.sym 21374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 21376 w_fft_out[57]
.sym 21379 fft_block.reg_stage.w_input_regs[125]
.sym 21381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 21383 fft_block.reg_stage.w_input_regs[115]
.sym 21388 fft_block.start_calc
.sym 21395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 21398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 21400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 21403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 21405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 21406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 21412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 21413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 21415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 21417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 21418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 21420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 21421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 21428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 21430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 21434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 21436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 21441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 21442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 21443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 21447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 21448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 21454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 21455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 21459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 21461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 21466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 21467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 21471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 21474 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21475 CLK$SB_IO_IN_$glb_clk
.sym 21476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 21477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 21478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 21480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 21481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 21482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 21489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 21501 fft_block.reg_stage.w_input_regs[124]
.sym 21502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 21504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21510 fft_block.reg_stage.w_input_regs[60]
.sym 21512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 21520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21521 fft_block.w_fft_in[11]
.sym 21523 fft_block.reg_stage.w_input_regs[116]
.sym 21524 fft_block.reg_stage.w_input_regs[12]
.sym 21526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 21527 fft_block.reg_stage.w_input_regs[52]
.sym 21529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 21533 fft_block.w_fft_in[3]
.sym 21535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 21539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 21542 fft_block.reg_stage.w_input_regs[76]
.sym 21545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21547 fft_block.w_fft_in[4]
.sym 21551 fft_block.w_fft_in[3]
.sym 21557 fft_block.w_fft_in[11]
.sym 21564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 21565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 21569 fft_block.reg_stage.w_input_regs[76]
.sym 21570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21572 fft_block.reg_stage.w_input_regs[12]
.sym 21576 fft_block.reg_stage.w_input_regs[116]
.sym 21577 fft_block.reg_stage.w_input_regs[52]
.sym 21578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21582 fft_block.w_fft_in[4]
.sym 21588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 21589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 21597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21598 CLK$SB_IO_IN_$glb_clk
.sym 21600 fft_block.reg_stage.w_input_regs[125]
.sym 21602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 21605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21606 fft_block.reg_stage.w_input_regs[124]
.sym 21614 w_fft_out[0]
.sym 21615 fft_block.w_fft_in[11]
.sym 21618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 21622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21624 fft_block.reg_stage.w_input_regs[57]
.sym 21625 w_fft_out[4]
.sym 21627 w_fft_out[52]
.sym 21628 fft_block.reg_stage.w_input_regs[126]
.sym 21629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21631 fft_block.reg_stage.w_input_regs[14]
.sym 21634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21635 w_fft_out[61]
.sym 21642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 21643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 21645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 21647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 21648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 21650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 21651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 21653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 21654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 21656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 21659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 21663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 21665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 21669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 21672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 21674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 21675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 21680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 21682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 21686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 21687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 21688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 21689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 21693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 21694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 21699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 21700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 21701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 21706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 21710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 21711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 21712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 21717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 21718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 21720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21721 CLK$SB_IO_IN_$glb_clk
.sym 21722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 21723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21724 fft_block.reg_stage.w_input_regs[61]
.sym 21725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21726 fft_block.reg_stage.w_input_regs[51]
.sym 21727 fft_block.reg_stage.w_input_regs[60]
.sym 21729 fft_block.reg_stage.w_input_regs[57]
.sym 21735 w_fft_out[51]
.sym 21739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 21740 addr_count[1]
.sym 21741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 21743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 21747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 21749 fft_block.reg_stage.w_input_regs[5]
.sym 21750 fft_block.reg_stage.w_input_regs[62]
.sym 21754 fft_block.reg_stage.w_input_regs[127]
.sym 21755 fft_block.w_fft_in[6]
.sym 21756 fft_block.reg_stage.w_input_regs[63]
.sym 21764 fft_block.reg_stage.w_input_regs[125]
.sym 21765 fft_block.reg_stage.w_input_regs[69]
.sym 21766 fft_block.reg_stage.w_input_regs[62]
.sym 21767 fft_block.reg_stage.w_input_regs[77]
.sym 21768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21772 fft_block.reg_stage.w_input_regs[13]
.sym 21775 fft_block.reg_stage.w_input_regs[78]
.sym 21776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21777 fft_block.reg_stage.w_input_regs[82]
.sym 21781 fft_block.reg_stage.w_input_regs[61]
.sym 21782 fft_block.reg_stage.w_input_regs[53]
.sym 21783 fft_block.reg_stage.w_input_regs[117]
.sym 21784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21785 fft_block.reg_stage.w_input_regs[18]
.sym 21787 fft_block.reg_stage.w_input_regs[5]
.sym 21788 fft_block.reg_stage.w_input_regs[126]
.sym 21789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21791 fft_block.reg_stage.w_input_regs[14]
.sym 21797 fft_block.reg_stage.w_input_regs[125]
.sym 21798 fft_block.reg_stage.w_input_regs[61]
.sym 21800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21803 fft_block.reg_stage.w_input_regs[77]
.sym 21805 fft_block.reg_stage.w_input_regs[13]
.sym 21806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21809 fft_block.reg_stage.w_input_regs[82]
.sym 21810 fft_block.reg_stage.w_input_regs[18]
.sym 21811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21815 fft_block.reg_stage.w_input_regs[126]
.sym 21817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21818 fft_block.reg_stage.w_input_regs[62]
.sym 21822 fft_block.reg_stage.w_input_regs[77]
.sym 21823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21824 fft_block.reg_stage.w_input_regs[13]
.sym 21828 fft_block.reg_stage.w_input_regs[14]
.sym 21829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21830 fft_block.reg_stage.w_input_regs[78]
.sym 21833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21834 fft_block.reg_stage.w_input_regs[69]
.sym 21836 fft_block.reg_stage.w_input_regs[5]
.sym 21839 fft_block.reg_stage.w_input_regs[117]
.sym 21840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21842 fft_block.reg_stage.w_input_regs[53]
.sym 21843 fft_block.start_calc_$glb_ce
.sym 21844 CLK$SB_IO_IN_$glb_clk
.sym 21846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21849 fft_block.reg_stage.w_input_regs[14]
.sym 21851 fft_block.reg_stage.w_input_regs[6]
.sym 21852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21853 fft_block.reg_stage.w_input_regs[5]
.sym 21855 fft_block.w_fft_in[12]
.sym 21858 fft_block.counter_N[0]
.sym 21861 fft_block.w_fft_in[3]
.sym 21862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 21863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 21864 w_fft_out[17]
.sym 21865 w_fft_out[51]
.sym 21866 w_fft_out[61]
.sym 21867 w_fft_out[19]
.sym 21869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 21870 fft_block.reg_stage.w_input_regs[68]
.sym 21871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21873 fft_block.reg_stage.w_input_regs[6]
.sym 21874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 21875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21876 w_fft_out[16]
.sym 21877 w_fft_out[13]
.sym 21878 fft_block.reg_stage.w_input_regs[119]
.sym 21879 fft_block.start_calc
.sym 21880 fft_block.reg_stage.w_input_regs[69]
.sym 21881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21887 fft_block.w_fft_in[4]
.sym 21888 fft_block.reg_stage.w_index_out[0]
.sym 21890 fft_block.reg_stage.w_input_regs[78]
.sym 21891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21893 fft_block.reg_stage.w_index_out[2]
.sym 21898 fft_block.w_fft_in[3]
.sym 21899 fft_block.w_fft_in[5]
.sym 21900 fft_block.reg_stage.w_index_out[1]
.sym 21905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21914 fft_block.reg_stage.w_input_regs[14]
.sym 21915 fft_block.w_fft_in[6]
.sym 21917 fft_block.w_fft_in[14]
.sym 21920 fft_block.w_fft_in[3]
.sym 21928 fft_block.w_fft_in[5]
.sym 21935 fft_block.w_fft_in[6]
.sym 21938 fft_block.w_fft_in[14]
.sym 21946 fft_block.w_fft_in[4]
.sym 21950 fft_block.reg_stage.w_index_out[0]
.sym 21951 fft_block.reg_stage.w_index_out[2]
.sym 21953 fft_block.reg_stage.w_index_out[1]
.sym 21963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21964 fft_block.reg_stage.w_input_regs[78]
.sym 21965 fft_block.reg_stage.w_input_regs[14]
.sym 21966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21967 CLK$SB_IO_IN_$glb_clk
.sym 21970 fft_block.reg_stage.w_input_regs[62]
.sym 21971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21972 fft_block.reg_stage.w_input_regs[55]
.sym 21973 fft_block.reg_stage.w_input_regs[63]
.sym 21974 fft_block.reg_stage.w_input_regs[54]
.sym 21975 fft_block.w_fft_in[14]
.sym 21976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 21977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 21981 w_fft_out[19]
.sym 21982 fft_block.reg_stage.w_index_out[0]
.sym 21983 w_fft_out[20]
.sym 21986 w_fft_out[36]
.sym 21987 fft_block.w_fft_in[5]
.sym 21988 w_fft_out[60]
.sym 21990 w_fft_out[12]
.sym 21991 fft_block.w_fft_in[4]
.sym 21993 fft_block.reg_stage.w_index_out[1]
.sym 21994 fft_block.reg_stage.w_input_regs[70]
.sym 21996 fft_block.reg_stage.w_index_out[2]
.sym 21997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21998 fft_block.reg_stage.w_input_regs[68]
.sym 22000 fft_block.counter_N[1]
.sym 22001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22004 fft_block.counter_N[2]
.sym 22010 fft_block.reg_stage.w_index_out[2]
.sym 22012 fft_block.w_fft_in[5]
.sym 22020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22021 fft_block.reg_stage.w_input_regs[117]
.sym 22025 fft_block.reg_stage.w_index_out[1]
.sym 22026 fft_block.reg_stage.w_input_regs[86]
.sym 22028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22031 fft_block.reg_stage.w_index_out[0]
.sym 22033 fft_block.w_fft_in[4]
.sym 22039 fft_block.reg_stage.w_input_regs[53]
.sym 22043 fft_block.reg_stage.w_index_out[2]
.sym 22044 fft_block.reg_stage.w_index_out[0]
.sym 22045 fft_block.reg_stage.w_index_out[1]
.sym 22052 fft_block.reg_stage.w_input_regs[86]
.sym 22061 fft_block.w_fft_in[4]
.sym 22067 fft_block.reg_stage.w_input_regs[53]
.sym 22069 fft_block.reg_stage.w_input_regs[117]
.sym 22070 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22076 fft_block.w_fft_in[5]
.sym 22089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22090 CLK$SB_IO_IN_$glb_clk
.sym 22092 fft_block.reg_stage.w_input_regs[86]
.sym 22093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22094 fft_block.reg_stage.w_input_regs[85]
.sym 22095 fft_block.reg_stage.w_input_regs[87]
.sym 22096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22098 fft_block.reg_stage.w_input_regs[95]
.sym 22100 fft_block.w_fft_in[15]
.sym 22101 fft_block.w_fft_in[7]
.sym 22104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22105 fft_block.w_fft_in[14]
.sym 22108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 22109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 22110 w_fft_out[55]
.sym 22111 w_fft_out[14]
.sym 22113 w_fft_out[15]
.sym 22114 fft_block.reg_stage.w_index_out[2]
.sym 22115 w_fft_out[55]
.sym 22116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 22120 fft_block.reg_stage.w_input_regs[126]
.sym 22122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 22133 fft_block.reg_stage.w_input_regs[118]
.sym 22135 fft_block.w_fft_in[5]
.sym 22136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 22138 fft_block.reg_stage.w_input_regs[54]
.sym 22139 fft_block.w_fft_in[15]
.sym 22143 fft_block.w_fft_in[7]
.sym 22144 fft_block.w_fft_in[6]
.sym 22145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22146 fft_block.reg_stage.w_input_regs[21]
.sym 22147 fft_block.w_fft_in[14]
.sym 22160 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22168 fft_block.w_fft_in[6]
.sym 22172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22173 fft_block.reg_stage.w_input_regs[21]
.sym 22174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 22179 fft_block.reg_stage.w_input_regs[54]
.sym 22180 fft_block.reg_stage.w_input_regs[118]
.sym 22181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22185 fft_block.w_fft_in[5]
.sym 22191 fft_block.w_fft_in[7]
.sym 22196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 22198 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22199 fft_block.reg_stage.w_input_regs[21]
.sym 22205 fft_block.w_fft_in[14]
.sym 22209 fft_block.w_fft_in[15]
.sym 22212 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22213 CLK$SB_IO_IN_$glb_clk
.sym 22215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 22216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 22218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 22220 fft_block.reg_stage.w_input_regs[88]
.sym 22221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22227 fft_block.reg_stage.w_index_out[0]
.sym 22229 fft_block.w_fft_in[7]
.sym 22230 fft_block.reg_stage.w_input_regs[87]
.sym 22231 w_fft_out[53]
.sym 22233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22234 fft_block.w_fft_in[6]
.sym 22236 fft_block.w_fft_in[5]
.sym 22237 w_fft_out[54]
.sym 22238 fft_block.reg_stage.w_input_regs[85]
.sym 22239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 22240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 22242 fft_block.reg_stage.w_input_regs[88]
.sym 22247 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 22250 fft_block.reg_stage.w_input_regs[127]
.sym 22257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22258 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 22261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22262 fft_block.reg_stage.w_input_regs[23]
.sym 22264 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 22265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22266 fft_block.reg_stage.w_index_out[0]
.sym 22268 fft_block.reg_stage.w_input_regs[22]
.sym 22269 fft_block.reg_stage.w_index_out[2]
.sym 22274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 22284 fft_block.reg_stage.w_index_out[1]
.sym 22289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 22290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22291 fft_block.reg_stage.w_input_regs[23]
.sym 22295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 22296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22297 fft_block.reg_stage.w_input_regs[22]
.sym 22301 fft_block.reg_stage.w_index_out[2]
.sym 22302 fft_block.reg_stage.w_index_out[0]
.sym 22304 fft_block.reg_stage.w_index_out[1]
.sym 22314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 22321 fft_block.reg_stage.w_input_regs[22]
.sym 22322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 22336 CLK$SB_IO_IN_$glb_clk
.sym 22339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 22340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 22341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 22342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 22343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 22344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 22345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 22346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 22350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 22352 fft_block.sel_in
.sym 22354 fft_block.counter_N[1]
.sym 22356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22357 fft_block.w_fft_in[8]
.sym 22358 fft_block.reg_stage.w_input_regs[27]
.sym 22359 fft_block.w_fft_in[5]
.sym 22360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 22361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 22365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 22366 fft_block.start_calc
.sym 22368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 22369 fft_block.reg_stage.w_input_regs[28]
.sym 22370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 22380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 22384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 22392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22393 fft_block.reg_stage.w_input_regs[23]
.sym 22398 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 22399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 22400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 22402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 22406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 22408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 22413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 22414 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22415 fft_block.reg_stage.w_input_regs[23]
.sym 22418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 22420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 22424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 22425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 22430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 22437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 22439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 22443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 22448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 22450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 22454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 22457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 22458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 22459 CLK$SB_IO_IN_$glb_clk
.sym 22461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 22462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 22463 w_fft_out[24]
.sym 22464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 22468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 22484 addr_count[2]
.sym 22485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 22493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 22494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 22505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 22506 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 22508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 22509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 22510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 22512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 22513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 22514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 22517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 22519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 22520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 22531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 22537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 22538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 22541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 22542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 22547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 22548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 22549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22550 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 22553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 22554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 22559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 22560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 22565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 22566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 22567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 22573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 22578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 22580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 22581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 22582 CLK$SB_IO_IN_$glb_clk
.sym 22585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 22586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 22587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 22589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 22590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 22591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 22599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 22603 PIN_21$SB_IO_OUT
.sym 22609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 22610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 22626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 22627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 22628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 22631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 22632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 22633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 22635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 22638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 22644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 22647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 22652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 22655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 22658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 22659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 22661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 22664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 22665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 22667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 22678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 22682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 22683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 22684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 22685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 22689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 22691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 22695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 22696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 22697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 22704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 22705 CLK$SB_IO_IN_$glb_clk
.sym 22707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 22708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 22711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 22712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 22713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 22738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 22739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 22740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 22750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 22756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 22757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 22758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 22760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 22761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 22763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 22764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 22769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 22774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 22784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 22793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 22794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 22795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 22801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 22817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 22818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 22819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 22823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 22824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 22825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 22828 CLK$SB_IO_IN_$glb_clk
.sym 22830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 22832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 22833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 22834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 22836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 22837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 22850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 22864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 22865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 22873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 22879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 22881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 22883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 22884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 22889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 22898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 22900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 22901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 22902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 22910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 22912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 22913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 22917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 22922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 22928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 22929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 22930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 22931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 22946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 22947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 22949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 22950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 22951 CLK$SB_IO_IN_$glb_clk
.sym 22952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 22966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 22973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 22975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 22978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 22988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 23090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 23095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 23098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 23099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 24530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 24531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 24532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 24533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 24534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 24536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 24552 fft_block.reg_stage.w_input_regs[61]
.sym 24573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 24575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 24576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 24577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 24581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 24582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 24583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 24584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 24585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 24591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 24594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 24595 fft_block.start_calc
.sym 24597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 24599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 24600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 24602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24605 fft_block.start_calc
.sym 24606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 24610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 24612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 24613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 24617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 24618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 24619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 24623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 24624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 24625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 24628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 24630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 24631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 24640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 24642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 24646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 24647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 24650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 24651 CLK$SB_IO_IN_$glb_clk
.sym 24657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 24658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 24659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 24660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 24661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I0[0]
.sym 24662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 24663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 24664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 24669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 24671 fft_block.reg_stage.w_c_reg[25]
.sym 24674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 24675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 24679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 24685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 24689 fft_block.start_calc
.sym 24690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 24692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 24697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 24708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 24709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 24711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 24712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 24721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 24743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 24745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 24747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 24748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 24749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 24755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 24766 $nextpnr_ICESTORM_LC_33$O
.sym 24769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 24775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 24781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 24782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 24784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 24786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 24788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 24790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 24793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 24794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 24796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 24798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 24800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 24802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 24804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 24806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 24808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 24811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 24812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 24816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 24817 fft_block.reg_stage.w_cms_in[1]
.sym 24818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 24819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 24820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 24821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 24822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 24823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 24826 fft_block.reg_stage.w_input_regs[62]
.sym 24828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 24829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 24830 fft_block.reg_stage.w_cps_in[8]
.sym 24836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 24839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 24848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 24851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 24852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 24858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 24861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 24866 fft_block.reg_stage.w_input_regs[60]
.sym 24869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 24870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 24872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 24875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 24877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 24879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 24880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 24885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 24886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24887 fft_block.reg_stage.w_input_regs[62]
.sym 24888 fft_block.reg_stage.w_input_regs[63]
.sym 24890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 24891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 24892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 24896 fft_block.reg_stage.w_input_regs[62]
.sym 24897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 24904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 24910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 24914 fft_block.reg_stage.w_input_regs[63]
.sym 24915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 24916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 24920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 24921 fft_block.reg_stage.w_input_regs[60]
.sym 24923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 24927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 24928 fft_block.reg_stage.w_input_regs[63]
.sym 24932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 24936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 24937 CLK$SB_IO_IN_$glb_clk
.sym 24939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 24941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 24942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 24945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24946 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 24949 fft_block.reg_stage.w_input_regs[14]
.sym 24951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 24952 fft_block.reg_stage.w_input_regs[60]
.sym 24954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 24955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 24959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 24960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 24961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 24963 fft_block.reg_stage.w_input_regs[55]
.sym 24964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 24965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 24966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 24984 fft_block.reg_stage.w_cms_reg[0]
.sym 24985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 24991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 24993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 24996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 24997 fft_block.reg_stage.w_input_regs[61]
.sym 24999 fft_block.reg_stage.w_input_regs[59]
.sym 25000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 25001 fft_block.reg_stage.w_input_regs[60]
.sym 25003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25009 fft_block.reg_stage.w_input_regs[62]
.sym 25014 fft_block.reg_stage.w_input_regs[60]
.sym 25015 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 25019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 25020 fft_block.reg_stage.w_input_regs[62]
.sym 25021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25027 fft_block.reg_stage.w_cms_reg[0]
.sym 25034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 25038 fft_block.reg_stage.w_input_regs[61]
.sym 25039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 25043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 25045 fft_block.reg_stage.w_input_regs[59]
.sym 25046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25050 fft_block.reg_stage.w_input_regs[59]
.sym 25051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 25055 fft_block.reg_stage.w_input_regs[61]
.sym 25056 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 25059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O_$glb_ce
.sym 25060 CLK$SB_IO_IN_$glb_clk
.sym 25061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 25062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 25064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 25066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 25067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25068 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 25069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 25071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 25074 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 25075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 25076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 25078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 25080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 25083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 25085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 25086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 25087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 25088 fft_block.reg_stage.w_input_regs[51]
.sym 25089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 25092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25118 fft_block.reg_stage.w_input_regs[127]
.sym 25121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25135 $nextpnr_ICESTORM_LC_28$O
.sym 25138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 25144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25147 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 25150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 25153 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 25155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 25159 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 25161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 25165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 25168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25169 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 25171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 25173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 25179 fft_block.reg_stage.w_input_regs[127]
.sym 25181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 25185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 25186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 25187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 25188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 25189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 25190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 25191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 25199 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 25200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 25201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 25202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 25206 fft_block.reg_stage.w_input_regs[127]
.sym 25207 fft_block.reg_stage.w_cms_reg[0]
.sym 25208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 25210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 25211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 25212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 25213 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 25214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 25216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 25218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 25220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 25226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25227 fft_block.reg_stage.w_input_regs[124]
.sym 25230 fft_block.w_fft_in[9]
.sym 25232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 25233 fft_block.w_fft_in[10]
.sym 25234 fft_block.reg_stage.w_input_regs[125]
.sym 25237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 25242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 25243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 25244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 25250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 25253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 25254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 25260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 25261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 25265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 25266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 25268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25271 fft_block.w_fft_in[9]
.sym 25278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 25280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 25284 fft_block.reg_stage.w_input_regs[125]
.sym 25289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 25292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 25298 fft_block.w_fft_in[10]
.sym 25303 fft_block.reg_stage.w_input_regs[124]
.sym 25305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25306 CLK$SB_IO_IN_$glb_clk
.sym 25309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 25319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25320 fft_block.reg_stage.w_input_regs[125]
.sym 25321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 25330 w_fft_out[48]
.sym 25332 w_fft_out[2]
.sym 25334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 25336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 25338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 25341 fft_block.counter_N[0]
.sym 25349 fft_block.reg_stage.w_input_regs[60]
.sym 25355 fft_block.reg_stage.w_input_regs[10]
.sym 25360 fft_block.reg_stage.w_input_regs[51]
.sym 25361 fft_block.reg_stage.w_input_regs[124]
.sym 25362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25365 fft_block.reg_stage.w_input_regs[59]
.sym 25366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25368 fft_block.reg_stage.w_input_regs[123]
.sym 25373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25374 fft_block.reg_stage.w_input_regs[115]
.sym 25378 fft_block.reg_stage.w_input_regs[74]
.sym 25379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25388 fft_block.reg_stage.w_input_regs[123]
.sym 25389 fft_block.reg_stage.w_input_regs[59]
.sym 25391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25401 fft_block.reg_stage.w_input_regs[74]
.sym 25402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25403 fft_block.reg_stage.w_input_regs[10]
.sym 25406 fft_block.reg_stage.w_input_regs[60]
.sym 25407 fft_block.reg_stage.w_input_regs[124]
.sym 25409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25418 fft_block.reg_stage.w_input_regs[59]
.sym 25420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25421 fft_block.reg_stage.w_input_regs[123]
.sym 25424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25425 fft_block.reg_stage.w_input_regs[51]
.sym 25427 fft_block.reg_stage.w_input_regs[115]
.sym 25428 fft_block.start_calc_$glb_ce
.sym 25429 CLK$SB_IO_IN_$glb_clk
.sym 25431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 25432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 25433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 25434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 25435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_I3[2]
.sym 25436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 25437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 25438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 25439 w_fft_out[24]
.sym 25440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 25442 w_fft_out[24]
.sym 25444 w_fft_out[56]
.sym 25445 fft_block.w_fft_in[10]
.sym 25447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 25450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 25452 w_fft_out[48]
.sym 25453 w_fft_out[59]
.sym 25455 fft_block.reg_stage.w_input_regs[55]
.sym 25458 w_fft_out[9]
.sym 25460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 25461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 25463 fft_block.w_fft_in[1]
.sym 25464 w_fft_out[58]
.sym 25466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O[1]
.sym 25472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 25474 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 25479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[0]
.sym 25482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 25483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 25486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 25487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 25488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 25490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 25491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 25493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[2]
.sym 25494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 25496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 25497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[1]
.sym 25502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 25505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 25506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 25507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[1]
.sym 25508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[0]
.sym 25512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 25517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 25518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 25519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 25520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[2]
.sym 25525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 25531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 25536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 25544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 25549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 25551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 25552 CLK$SB_IO_IN_$glb_clk
.sym 25554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25555 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[0]
.sym 25556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[3]
.sym 25559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 25561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2[3]
.sym 25568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 25569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 25571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 25578 fft_block.w_fft_in[13]
.sym 25579 fft_block.sel_in
.sym 25580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 25581 fft_block.w_fft_in[12]
.sym 25582 fft_block.reg_stage.w_input_regs[15]
.sym 25583 w_fft_out[50]
.sym 25584 fft_block.reg_stage.w_input_regs[51]
.sym 25587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 25588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25589 fft_block.counter_N[2]
.sym 25611 fft_block.reg_stage.w_input_regs[126]
.sym 25613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 25618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 25619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 25620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 25621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 25622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 25623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 25630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 25634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 25640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 25646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 25653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 25661 fft_block.reg_stage.w_input_regs[126]
.sym 25672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 25674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 25675 CLK$SB_IO_IN_$glb_clk
.sym 25677 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[2]
.sym 25680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 25681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2[2]
.sym 25682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 25683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 25684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 25689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 25690 fft_block.w_fft_in[11]
.sym 25691 w_fft_out[11]
.sym 25692 w_fft_out[8]
.sym 25693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25695 w_fft_out[58]
.sym 25696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 25701 fft_block.reg_stage.w_input_regs[12]
.sym 25703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 25706 fft_block.counter_N[1]
.sym 25707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 25709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 25710 fft_block.reg_stage.w_input_regs[79]
.sym 25711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 25712 fft_block.w_fft_in[9]
.sym 25718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25724 fft_block.reg_stage.w_input_regs[124]
.sym 25725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 25728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 25729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 25730 fft_block.reg_stage.w_input_regs[60]
.sym 25733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25738 fft_block.w_fft_in[13]
.sym 25741 fft_block.w_fft_in[12]
.sym 25746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 25747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 25749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 25751 fft_block.w_fft_in[13]
.sym 25763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 25765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 25766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 25772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 25776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 25778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 25782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25783 fft_block.reg_stage.w_input_regs[60]
.sym 25784 fft_block.reg_stage.w_input_regs[124]
.sym 25790 fft_block.w_fft_in[12]
.sym 25797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25798 CLK$SB_IO_IN_$glb_clk
.sym 25800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 25802 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[1]
.sym 25803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 25804 fft_block.reg_stage.w_input_regs[13]
.sym 25805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 25806 fft_block.reg_stage.w_input_regs[12]
.sym 25807 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[0]
.sym 25812 w_fft_out[16]
.sym 25813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 25814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 25821 w_fft_out[16]
.sym 25824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 25825 fft_block.w_fft_in[8]
.sym 25827 fft_block.w_fft_in[7]
.sym 25828 fft_block.counter_N[0]
.sym 25829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 25831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25832 fft_block.reg_stage.w_input_regs[63]
.sym 25834 w_fft_out[1]
.sym 25835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 25841 fft_block.reg_stage.w_input_regs[125]
.sym 25843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 25847 fft_block.w_fft_in[3]
.sym 25850 fft_block.w_fft_in[13]
.sym 25851 fft_block.w_fft_in[12]
.sym 25854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25858 fft_block.reg_stage.w_input_regs[61]
.sym 25862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 25870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25872 fft_block.w_fft_in[9]
.sym 25874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 25876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 25883 fft_block.w_fft_in[13]
.sym 25886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25887 fft_block.reg_stage.w_input_regs[61]
.sym 25888 fft_block.reg_stage.w_input_regs[125]
.sym 25895 fft_block.w_fft_in[3]
.sym 25901 fft_block.w_fft_in[12]
.sym 25910 fft_block.w_fft_in[9]
.sym 25920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25921 CLK$SB_IO_IN_$glb_clk
.sym 25923 fft_block.reg_stage.w_input_regs[71]
.sym 25925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 25927 fft_block.reg_stage.w_input_regs[79]
.sym 25930 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 25935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 25936 w_fft_out[34]
.sym 25937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 25938 fft_block.counter_N[1]
.sym 25940 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[0]
.sym 25943 fft_block.w_fft_in[1]
.sym 25947 w_fft_out[31]
.sym 25949 fft_block.reg_stage.w_input_regs[6]
.sym 25951 fft_block.reg_stage.w_input_regs[7]
.sym 25952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 25956 fft_block.reg_stage.w_input_regs[71]
.sym 25957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25958 fft_block.reg_stage.w_input_regs[55]
.sym 25965 fft_block.w_fft_in[5]
.sym 25968 fft_block.w_fft_in[6]
.sym 25970 fft_block.w_fft_in[14]
.sym 25973 fft_block.reg_stage.w_input_regs[62]
.sym 25974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25976 fft_block.reg_stage.w_index_out[0]
.sym 25977 fft_block.reg_stage.w_input_regs[126]
.sym 25984 fft_block.reg_stage.w_index_out[1]
.sym 25995 fft_block.reg_stage.w_index_out[2]
.sym 25997 fft_block.reg_stage.w_input_regs[62]
.sym 25998 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25999 fft_block.reg_stage.w_input_regs[126]
.sym 26004 fft_block.reg_stage.w_index_out[2]
.sym 26005 fft_block.reg_stage.w_index_out[0]
.sym 26006 fft_block.reg_stage.w_index_out[1]
.sym 26018 fft_block.w_fft_in[14]
.sym 26030 fft_block.w_fft_in[6]
.sym 26033 fft_block.reg_stage.w_index_out[2]
.sym 26035 fft_block.reg_stage.w_index_out[1]
.sym 26036 fft_block.reg_stage.w_index_out[0]
.sym 26041 fft_block.w_fft_in[5]
.sym 26043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26044 CLK$SB_IO_IN_$glb_clk
.sym 26046 fft_block.reg_stage.w_input_regs[7]
.sym 26047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 26048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 26049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 26050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 26051 fft_block.reg_stage.w_input_regs[15]
.sym 26052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 26053 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]
.sym 26058 w_fft_out[4]
.sym 26060 w_fft_out[61]
.sym 26061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 26062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26063 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 26065 fft_block.counter_N[2]
.sym 26068 w_fft_out[52]
.sym 26069 fft_block.counter_N[2]
.sym 26072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26073 fft_block.reg_stage.w_input_regs[15]
.sym 26074 fft_block.w_fft_in[14]
.sym 26078 fft_block.sel_in
.sym 26079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26081 fft_block.reg_stage.w_input_regs[5]
.sym 26088 fft_block.w_fft_in[6]
.sym 26089 fft_block.w_fft_in[7]
.sym 26090 fft_block.w_fft_in[15]
.sym 26093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 26094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 26097 w_fft_out[15]
.sym 26098 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 26101 fft_block.w_fft_in[14]
.sym 26103 fft_block.counter_N[0]
.sym 26105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26107 w_fft_out[31]
.sym 26108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26113 fft_block.counter_N[2]
.sym 26117 fft_block.counter_N[1]
.sym 26128 fft_block.w_fft_in[14]
.sym 26133 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26141 fft_block.w_fft_in[7]
.sym 26145 fft_block.w_fft_in[15]
.sym 26152 fft_block.w_fft_in[6]
.sym 26156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 26157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 26158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 26159 fft_block.counter_N[2]
.sym 26162 w_fft_out[15]
.sym 26163 fft_block.counter_N[0]
.sym 26164 fft_block.counter_N[1]
.sym 26165 w_fft_out[31]
.sym 26166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26167 CLK$SB_IO_IN_$glb_clk
.sym 26169 w_fft_out[54]
.sym 26170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26171 w_fft_out[23]
.sym 26172 w_fft_out[6]
.sym 26173 w_fft_out[21]
.sym 26174 w_fft_out[53]
.sym 26175 w_fft_out[22]
.sym 26176 w_fft_out[7]
.sym 26181 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 26183 fft_block.reg_stage.w_input_regs[127]
.sym 26185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 26186 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 26189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 26190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 26192 fft_block.w_fft_in[6]
.sym 26194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 26202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 26203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 26212 fft_block.reg_stage.w_input_regs[6]
.sym 26215 fft_block.reg_stage.w_input_regs[70]
.sym 26216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26218 fft_block.w_fft_in[6]
.sym 26219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26220 fft_block.reg_stage.w_input_regs[85]
.sym 26223 fft_block.w_fft_in[5]
.sym 26225 fft_block.w_fft_in[7]
.sym 26228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26229 fft_block.w_fft_in[15]
.sym 26236 fft_block.reg_stage.w_input_regs[21]
.sym 26244 fft_block.w_fft_in[6]
.sym 26250 fft_block.reg_stage.w_input_regs[6]
.sym 26251 fft_block.reg_stage.w_input_regs[70]
.sym 26252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26255 fft_block.w_fft_in[5]
.sym 26264 fft_block.w_fft_in[7]
.sym 26267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26268 fft_block.reg_stage.w_input_regs[85]
.sym 26270 fft_block.reg_stage.w_input_regs[21]
.sym 26282 fft_block.w_fft_in[15]
.sym 26289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26290 CLK$SB_IO_IN_$glb_clk
.sym 26292 fft_block.reg_stage.w_input_regs[31]
.sym 26293 fft_block.reg_stage.w_input_regs[29]
.sym 26294 fft_block.reg_stage.w_input_regs[21]
.sym 26295 fft_block.reg_stage.w_input_regs[23]
.sym 26296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 26297 fft_block.reg_stage.w_input_regs[30]
.sym 26298 fft_block.reg_stage.w_input_regs[22]
.sym 26299 fft_block.reg_stage.w_input_regs[27]
.sym 26305 w_fft_out[22]
.sym 26307 w_fft_out[6]
.sym 26309 fft_block.reg_stage.w_input_regs[119]
.sym 26311 w_fft_out[54]
.sym 26312 w_fft_out[13]
.sym 26314 fft_block.counter_N[1]
.sym 26317 fft_block.w_fft_in[8]
.sym 26320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26322 fft_block.reg_stage.w_input_regs[24]
.sym 26324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 26325 fft_block.reg_stage.w_input_regs[95]
.sym 26334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 26335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26341 fft_block.w_fft_in[8]
.sym 26344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 26345 fft_block.reg_stage.w_index_out[1]
.sym 26349 fft_block.start_calc
.sym 26350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 26351 fft_block.reg_stage.w_index_out[2]
.sym 26353 fft_block.reg_stage.w_index_out[0]
.sym 26354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 26355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 26357 fft_block.start_calc
.sym 26364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 26367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 26369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 26372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 26374 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 26375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 26380 fft_block.start_calc
.sym 26381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 26384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 26385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 26386 fft_block.start_calc
.sym 26387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 26396 fft_block.w_fft_in[8]
.sym 26402 fft_block.reg_stage.w_index_out[2]
.sym 26404 fft_block.reg_stage.w_index_out[0]
.sym 26405 fft_block.reg_stage.w_index_out[1]
.sym 26412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26413 CLK$SB_IO_IN_$glb_clk
.sym 26415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26416 fft_block.reg_stage.w_input_regs[24]
.sym 26417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26418 fft_block.reg_stage.w_input_regs[26]
.sym 26419 fft_block.reg_stage.w_input_regs[25]
.sym 26420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 26422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26427 fft_block.counter_N[2]
.sym 26428 fft_block.reg_stage.w_index_out[1]
.sym 26429 fft_block.reg_stage.w_index_out[2]
.sym 26431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 26433 fft_block.reg_stage.w_index_out[1]
.sym 26434 fft_block.reg_stage.w_input_regs[31]
.sym 26435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 26436 fft_block.counter_N[2]
.sym 26437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 26438 fft_block.counter_N[1]
.sym 26440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 26441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 26443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 26444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 26445 fft_block.reg_stage.w_input_regs[30]
.sym 26446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 26449 fft_block.reg_stage.w_input_regs[27]
.sym 26450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 26461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 26467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 26471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 26485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26488 $nextpnr_ICESTORM_LC_26$O
.sym 26491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 26497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 26503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 26506 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 26508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 26512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 26515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 26516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 26518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 26521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 26522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 26524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 26527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 26530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 26533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 26534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 26539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 26540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 26541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 26542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 26543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 26544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 26545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 26550 addr_count[0]
.sym 26551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 26554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26556 fft_block.w_fft_in[9]
.sym 26557 addr_count[1]
.sym 26559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26563 fft_block.reg_stage.w_input_regs[31]
.sym 26564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 26566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 26568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 26570 fft_block.sel_in
.sym 26572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 26573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 26580 fft_block.reg_stage.w_input_regs[24]
.sym 26581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 26582 fft_block.reg_stage.w_input_regs[28]
.sym 26583 fft_block.reg_stage.w_input_regs[25]
.sym 26585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 26586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 26589 fft_block.reg_stage.w_input_regs[88]
.sym 26590 fft_block.reg_stage.w_input_regs[26]
.sym 26591 fft_block.reg_stage.w_input_regs[25]
.sym 26593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26594 fft_block.reg_stage.w_input_regs[24]
.sym 26596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 26599 fft_block.reg_stage.w_input_regs[89]
.sym 26604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 26605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 26606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 26612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 26613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 26615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 26618 fft_block.reg_stage.w_input_regs[24]
.sym 26619 fft_block.reg_stage.w_input_regs[25]
.sym 26620 fft_block.reg_stage.w_input_regs[88]
.sym 26621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 26624 fft_block.reg_stage.w_input_regs[89]
.sym 26625 fft_block.reg_stage.w_input_regs[88]
.sym 26626 fft_block.reg_stage.w_input_regs[24]
.sym 26627 fft_block.reg_stage.w_input_regs[25]
.sym 26630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 26632 fft_block.reg_stage.w_input_regs[28]
.sym 26633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26638 fft_block.reg_stage.w_input_regs[26]
.sym 26639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 26642 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26643 fft_block.reg_stage.w_input_regs[26]
.sym 26644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 26651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 26657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 26658 fft_block.start_calc_$glb_ce
.sym 26659 CLK$SB_IO_IN_$glb_clk
.sym 26661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 26662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 26663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 26664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 26666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 26667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 26676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 26683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26685 fft_block.reg_stage.w_input_regs[89]
.sym 26703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 26704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 26708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 26710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 26711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 26720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 26723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 26726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 26727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 26731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 26741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 26743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 26744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 26748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 26749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 26750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 26753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 26754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 26755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 26765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 26767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 26768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 26771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 26772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 26774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 26777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 26779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 26781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 26782 CLK$SB_IO_IN_$glb_clk
.sym 26785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 26786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 26787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 26789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 26797 fft_block.reg_stage.w_input_regs[28]
.sym 26798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 26801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 26802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 26805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 26806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 26809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 26816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 26819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 26825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 26826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 26829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 26831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 26837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 26838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 26840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 26845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 26850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 26854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 26858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 26861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 26865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 26867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 26870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 26872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 26877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 26879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 26882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 26884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 26888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 26889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 26894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 26896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 26900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 26901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 26903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 26905 CLK$SB_IO_IN_$glb_clk
.sym 26906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 26910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 26911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 26920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 26921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 26924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 26926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 26927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 26929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 26930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 26935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 26938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 26950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 26952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 26954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 26955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 26960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 26962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 26964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 26969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 26975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 26976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 26982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 26983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 26987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 26988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 26994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 26995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 26996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 27002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 27005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 27006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 27012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 27013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 27014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 27018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 27019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 27026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 27027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 27028 CLK$SB_IO_IN_$glb_clk
.sym 27029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 27030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 27045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 27046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 27047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 27048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 27050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 27052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 27078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 27084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 27086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 27098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 27110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 27111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 27112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 27117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 27119 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27150 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 27151 CLK$SB_IO_IN_$glb_clk
.sym 27152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 28649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 28659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 28663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 28674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 28675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 28676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 28680 $nextpnr_ICESTORM_LC_31$O
.sym 28683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 28686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 28690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 28692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 28694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 28696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 28700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 28702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 28706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 28708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 28711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 28712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 28713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 28724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 28727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 28728 CLK$SB_IO_IN_$glb_clk
.sym 28729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 28747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 28748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 28749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 28750 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 28756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 28787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 28789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 28790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 28811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 28813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 28814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 28816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 28817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 28818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 28820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 28821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 28822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 28823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 28825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 28828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 28829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 28831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I0[0]
.sym 28832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 28833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 28836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 28841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 28842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 28844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 28845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 28846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 28847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 28853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 28856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 28857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 28858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 28859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 28862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 28863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I0[0]
.sym 28864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 28865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 28868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 28869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 28870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 28871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 28876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 28880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 28888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 28890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 28891 CLK$SB_IO_IN_$glb_clk
.sym 28905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 28907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 28911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 28912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 28913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 28914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 28927 fft_block.reg_stage.w_cms_in[1]
.sym 28934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 28936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28938 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 28945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 28947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 28953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 28954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 28955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 28956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 28957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 28961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 28962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 28964 fft_block.reg_stage.w_c_in[7]
.sym 28967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 28975 fft_block.reg_stage.w_c_in[7]
.sym 28979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 28980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 28981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 28982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 28988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 28991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 29000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 29003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 29004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 29005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 29011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 29013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 29014 CLK$SB_IO_IN_$glb_clk
.sym 29029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 29030 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 29031 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 29032 fft_block.reg_stage.w_cms_in[1]
.sym 29038 fft_block.reg_stage.c_map.stage_data[0]
.sym 29041 fft_block.start_calc
.sym 29042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 29050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 29059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 29061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 29063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 29070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 29071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 29074 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 29075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 29076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 29084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 29090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 29092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 29097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 29099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 29102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 29103 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 29108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 29111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 29114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 29115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 29120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 29121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29122 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 29126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 29129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 29132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 29135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 29136 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29137 CLK$SB_IO_IN_$glb_clk
.sym 29138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 29151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 29155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 29157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 29159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 29160 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 29161 fft_block.reg_stage.w_c_reg[10]
.sym 29162 fft_block.reg_stage.w_cps_in[8]
.sym 29163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 29164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 29167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 29170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 29174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 29180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 29184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 29187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 29190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 29191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 29192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 29195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 29197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 29198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 29201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 29203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 29205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 29207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 29208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 29209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 29213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 29214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 29215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 29216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 29219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 29220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 29225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 29226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 29227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 29228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 29233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 29234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 29237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 29240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 29243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 29244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 29249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 29250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 29251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 29252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 29255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 29256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 29259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29260 CLK$SB_IO_IN_$glb_clk
.sym 29261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 29274 fft_block.w_fft_in[8]
.sym 29276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 29278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 29284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 29286 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 29295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 29303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 29308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 29311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 29313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 29314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 29319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 29320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 29322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 29323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 29324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 29326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 29330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 29332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 29334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 29336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 29337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 29342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 29343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 29348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 29349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 29354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 29355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 29356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 29357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 29360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 29361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 29366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 29367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 29369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 29373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 29379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 29380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 29382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29383 CLK$SB_IO_IN_$glb_clk
.sym 29384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 29393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 29396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 29397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 29399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 29401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 29402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 29403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 29407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 29408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 29434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 29435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 29437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 29449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O[1]
.sym 29453 fft_block.start_calc
.sym 29455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 29465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 29466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 29467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O[1]
.sym 29468 fft_block.start_calc
.sym 29502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 29505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 29506 CLK$SB_IO_IN_$glb_clk
.sym 29517 fft_block.w_fft_in[10]
.sym 29518 fft_block.w_fft_in[10]
.sym 29520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 29524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 29526 w_fft_out[8]
.sym 29530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 29533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 29535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 29537 fft_block.w_fft_in[2]
.sym 29538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 29540 fft_block.w_fft_in[1]
.sym 29543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 29549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 29550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 29551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 29552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 29553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 29555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 29559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 29560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 29561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 29562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 29563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 29564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 29565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 29569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_I3[2]
.sym 29573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 29574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 29575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 29576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 29577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 29579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 29582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 29583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 29584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 29585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 29589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 29594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 29595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 29596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 29597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 29600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 29606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 29607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 29608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 29609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 29612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 29613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 29614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 29615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 29618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 29619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 29624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 29625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_I3[2]
.sym 29627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 29628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 29629 CLK$SB_IO_IN_$glb_clk
.sym 29646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 29647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 29648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 29649 fft_block.w_fft_in[9]
.sym 29650 fft_block.w_fft_in[1]
.sym 29651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 29652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 29654 fft_block.counter_N[1]
.sym 29656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 29658 w_fft_out[49]
.sym 29661 w_fft_out[26]
.sym 29663 fft_block.reg_stage.w_input_regs[13]
.sym 29664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 29672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 29674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 29675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 29676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 29677 w_fft_out[58]
.sym 29679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2[3]
.sym 29680 fft_block.counter_N[0]
.sym 29681 w_fft_out[2]
.sym 29682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 29683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 29684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2[2]
.sym 29688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 29689 fft_block.counter_N[1]
.sym 29696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 29701 w_fft_out[18]
.sym 29705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 29711 fft_block.counter_N[0]
.sym 29712 w_fft_out[2]
.sym 29713 fft_block.counter_N[1]
.sym 29714 w_fft_out[18]
.sym 29718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 29724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 29729 w_fft_out[18]
.sym 29730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2[3]
.sym 29731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 29732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2[2]
.sym 29735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 29743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 29747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 29749 w_fft_out[58]
.sym 29750 w_fft_out[2]
.sym 29751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 29752 CLK$SB_IO_IN_$glb_clk
.sym 29766 fft_block.w_fft_in[8]
.sym 29767 fft_block.counter_N[0]
.sym 29768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29769 w_fft_out[10]
.sym 29771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 29772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29773 fft_block.w_fft_in[4]
.sym 29774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[3]
.sym 29780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 29784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 29785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 29797 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[1]
.sym 29798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 29800 fft_block.sel_in
.sym 29801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 29802 fft_block.counter_N[2]
.sym 29803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 29804 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[0]
.sym 29805 w_fft_out[9]
.sym 29806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 29813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 29814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 29815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 29817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 29821 w_fft_out[26]
.sym 29822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 29825 w_fft_out[1]
.sym 29826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 29828 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[0]
.sym 29829 fft_block.counter_N[2]
.sym 29830 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[1]
.sym 29831 fft_block.sel_in
.sym 29846 w_fft_out[9]
.sym 29847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 29848 w_fft_out[1]
.sym 29849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 29853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 29854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 29855 w_fft_out[26]
.sym 29858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 29859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 29860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 29866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 29871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 29874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 29875 CLK$SB_IO_IN_$glb_clk
.sym 29889 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[2]
.sym 29891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 29893 fft_block.w_fft_in[4]
.sym 29894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 29900 fft_block.w_fft_in[1]
.sym 29901 fft_block.w_fft_in[15]
.sym 29905 fft_block.reg_stage.w_input_regs[12]
.sym 29908 fft_block.w_fft_in[15]
.sym 29911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 29918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 29919 fft_block.w_fft_in[13]
.sym 29922 w_fft_out[50]
.sym 29923 fft_block.w_fft_in[12]
.sym 29924 fft_block.counter_N[1]
.sym 29925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 29927 fft_block.counter_N[1]
.sym 29928 w_fft_out[49]
.sym 29929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29930 w_fft_out[34]
.sym 29934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 29935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 29937 w_fft_out[1]
.sym 29938 w_fft_out[17]
.sym 29939 fft_block.counter_N[0]
.sym 29946 w_fft_out[17]
.sym 29947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 29951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 29952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 29953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 29954 w_fft_out[17]
.sym 29963 fft_block.counter_N[1]
.sym 29964 fft_block.counter_N[0]
.sym 29965 w_fft_out[50]
.sym 29966 w_fft_out[34]
.sym 29969 w_fft_out[34]
.sym 29970 w_fft_out[50]
.sym 29971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 29972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 29976 fft_block.w_fft_in[13]
.sym 29981 w_fft_out[49]
.sym 29983 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 29988 fft_block.w_fft_in[12]
.sym 29993 w_fft_out[1]
.sym 29994 fft_block.counter_N[1]
.sym 29995 fft_block.counter_N[0]
.sym 29996 w_fft_out[17]
.sym 29997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29998 CLK$SB_IO_IN_$glb_clk
.sym 30012 fft_block.w_fft_in[1]
.sym 30013 fft_block.w_fft_in[13]
.sym 30014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 30015 fft_block.w_fft_in[3]
.sym 30016 fft_block.w_fft_in[12]
.sym 30017 fft_block.w_fft_in[2]
.sym 30019 fft_block.counter_N[2]
.sym 30020 fft_block.counter_N[2]
.sym 30021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 30022 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 30023 w_fft_out[25]
.sym 30025 w_fft_out[47]
.sym 30027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 30028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 30030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 30041 fft_block.counter_N[0]
.sym 30044 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 30045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 30046 w_fft_out[4]
.sym 30052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30056 fft_block.w_fft_in[7]
.sym 30061 fft_block.w_fft_in[15]
.sym 30067 w_fft_out[20]
.sym 30072 w_fft_out[12]
.sym 30074 fft_block.w_fft_in[7]
.sym 30086 w_fft_out[12]
.sym 30087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 30088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 30089 w_fft_out[20]
.sym 30100 fft_block.w_fft_in[15]
.sym 30116 w_fft_out[20]
.sym 30117 fft_block.counter_N[0]
.sym 30118 w_fft_out[4]
.sym 30120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30121 CLK$SB_IO_IN_$glb_clk
.sym 30136 fft_block.counter_N[1]
.sym 30138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 30140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 30141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 30142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 30143 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 30144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 30145 fft_block.counter_N[0]
.sym 30147 fft_block.w_fft_in[13]
.sym 30149 fft_block.reg_stage.w_input_regs[29]
.sym 30150 fft_block.w_fft_in[11]
.sym 30157 w_fft_out[26]
.sym 30158 fft_block.sel_in
.sym 30165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 30166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30168 w_fft_out[31]
.sym 30169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 30170 fft_block.counter_N[0]
.sym 30171 fft_block.w_fft_in[7]
.sym 30172 w_fft_out[63]
.sym 30174 w_fft_out[23]
.sym 30175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30178 fft_block.w_fft_in[15]
.sym 30179 w_fft_out[7]
.sym 30181 w_fft_out[55]
.sym 30183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 30184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 30185 w_fft_out[47]
.sym 30186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 30189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 30191 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 30192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 30195 w_fft_out[15]
.sym 30200 fft_block.w_fft_in[7]
.sym 30203 w_fft_out[55]
.sym 30204 w_fft_out[7]
.sym 30205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 30206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 30210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 30211 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 30212 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30215 w_fft_out[63]
.sym 30216 w_fft_out[31]
.sym 30217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 30218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 30221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 30222 w_fft_out[47]
.sym 30223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30224 w_fft_out[23]
.sym 30227 fft_block.w_fft_in[15]
.sym 30234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 30235 w_fft_out[15]
.sym 30239 w_fft_out[23]
.sym 30240 w_fft_out[7]
.sym 30242 fft_block.counter_N[0]
.sym 30243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30244 CLK$SB_IO_IN_$glb_clk
.sym 30259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 30260 fft_block.counter_N[0]
.sym 30261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30262 fft_block.w_fft_in[7]
.sym 30263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 30264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30266 fft_block.counter_N[0]
.sym 30267 fft_block.w_fft_in[7]
.sym 30268 w_fft_out[63]
.sym 30269 fft_block.reg_stage.w_input_regs[63]
.sym 30270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 30271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 30272 fft_block.w_fft_in[7]
.sym 30275 addr_count[2]
.sym 30278 fft_block.w_fft_in[6]
.sym 30281 fft_block.reg_stage.w_input_regs[23]
.sym 30287 fft_block.reg_stage.w_input_regs[71]
.sym 30290 fft_block.reg_stage.w_input_regs[87]
.sym 30292 fft_block.reg_stage.w_input_regs[7]
.sym 30293 fft_block.reg_stage.w_input_regs[22]
.sym 30295 fft_block.reg_stage.w_input_regs[86]
.sym 30296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30298 fft_block.reg_stage.w_input_regs[23]
.sym 30299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30301 fft_block.reg_stage.w_input_regs[119]
.sym 30303 fft_block.reg_stage.w_input_regs[118]
.sym 30306 fft_block.reg_stage.w_input_regs[55]
.sym 30307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30316 fft_block.reg_stage.w_input_regs[54]
.sym 30321 fft_block.reg_stage.w_input_regs[55]
.sym 30322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30323 fft_block.reg_stage.w_input_regs[119]
.sym 30326 fft_block.reg_stage.w_input_regs[86]
.sym 30327 fft_block.reg_stage.w_input_regs[22]
.sym 30328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30333 fft_block.reg_stage.w_input_regs[87]
.sym 30334 fft_block.reg_stage.w_input_regs[23]
.sym 30338 fft_block.reg_stage.w_input_regs[7]
.sym 30339 fft_block.reg_stage.w_input_regs[71]
.sym 30341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30346 fft_block.reg_stage.w_input_regs[22]
.sym 30347 fft_block.reg_stage.w_input_regs[86]
.sym 30350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30351 fft_block.reg_stage.w_input_regs[118]
.sym 30353 fft_block.reg_stage.w_input_regs[54]
.sym 30356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30357 fft_block.reg_stage.w_input_regs[87]
.sym 30358 fft_block.reg_stage.w_input_regs[23]
.sym 30362 fft_block.reg_stage.w_input_regs[7]
.sym 30363 fft_block.reg_stage.w_input_regs[71]
.sym 30365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30366 fft_block.start_calc_$glb_ce
.sym 30367 CLK$SB_IO_IN_$glb_clk
.sym 30377 w_fft_out[21]
.sym 30381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30382 w_fft_out[5]
.sym 30383 w_fft_out[53]
.sym 30384 fft_block.reg_stage.w_input_regs[101]
.sym 30387 fft_block.counter_N[0]
.sym 30389 w_fft_out[6]
.sym 30391 w_fft_out[31]
.sym 30392 fft_block.counter_N[0]
.sym 30393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 30396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 30399 fft_block.w_fft_in[15]
.sym 30412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 30419 fft_block.w_fft_in[13]
.sym 30420 fft_block.w_fft_in[11]
.sym 30421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30423 fft_block.w_fft_in[14]
.sym 30425 fft_block.w_fft_in[15]
.sym 30432 fft_block.w_fft_in[7]
.sym 30433 fft_block.w_fft_in[5]
.sym 30438 fft_block.w_fft_in[6]
.sym 30440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 30445 fft_block.w_fft_in[15]
.sym 30452 fft_block.w_fft_in[13]
.sym 30458 fft_block.w_fft_in[5]
.sym 30462 fft_block.w_fft_in[7]
.sym 30469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 30470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 30476 fft_block.w_fft_in[14]
.sym 30480 fft_block.w_fft_in[6]
.sym 30485 fft_block.w_fft_in[11]
.sym 30489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30490 CLK$SB_IO_IN_$glb_clk
.sym 30500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 30504 fft_block.reg_stage.w_input_regs[31]
.sym 30508 fft_block.reg_stage.w_input_regs[29]
.sym 30509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 30510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30511 fft_block.w_fft_in[14]
.sym 30514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 30516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 30517 fft_block.reg_stage.w_input_regs[21]
.sym 30523 fft_block.reg_stage.w_input_regs[30]
.sym 30525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 30526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 30527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 30534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 30535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 30537 fft_block.reg_stage.w_input_regs[25]
.sym 30538 fft_block.w_fft_in[8]
.sym 30540 fft_block.reg_stage.w_input_regs[89]
.sym 30542 fft_block.w_fft_in[9]
.sym 30548 fft_block.reg_stage.w_input_regs[27]
.sym 30550 fft_block.reg_stage.w_input_regs[24]
.sym 30553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 30562 fft_block.reg_stage.w_input_regs[88]
.sym 30563 fft_block.w_fft_in[10]
.sym 30566 fft_block.reg_stage.w_input_regs[25]
.sym 30567 fft_block.reg_stage.w_input_regs[24]
.sym 30568 fft_block.reg_stage.w_input_regs[88]
.sym 30569 fft_block.reg_stage.w_input_regs[89]
.sym 30572 fft_block.w_fft_in[8]
.sym 30578 fft_block.reg_stage.w_input_regs[88]
.sym 30584 fft_block.w_fft_in[10]
.sym 30592 fft_block.w_fft_in[9]
.sym 30597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 30602 fft_block.reg_stage.w_input_regs[27]
.sym 30604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 30608 fft_block.reg_stage.w_input_regs[24]
.sym 30609 fft_block.reg_stage.w_input_regs[88]
.sym 30610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 30611 fft_block.reg_stage.w_input_regs[25]
.sym 30612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30613 CLK$SB_IO_IN_$glb_clk
.sym 30627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 30635 fft_block.reg_stage.w_input_regs[26]
.sym 30636 fft_block.reg_stage.w_input_regs[89]
.sym 30638 addr_count[0]
.sym 30641 fft_block.reg_stage.w_input_regs[29]
.sym 30645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 30646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 30648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 30650 fft_block.sel_in
.sym 30656 fft_block.reg_stage.w_input_regs[95]
.sym 30658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 30662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 30666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 30667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 30669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 30670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 30688 $nextpnr_ICESTORM_LC_23$O
.sym 30691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30694 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 30696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 30698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 30702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 30704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 30706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 30708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 30710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 30712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 30714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 30716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 30718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 30720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 30722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 30724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 30727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 30728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 30732 fft_block.reg_stage.w_input_regs[95]
.sym 30734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 30752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 30756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 30779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 30780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 30781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 30782 fft_block.reg_stage.w_input_regs[27]
.sym 30783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 30784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 30786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 30790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 30791 fft_block.reg_stage.w_input_regs[28]
.sym 30792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 30793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 30794 fft_block.reg_stage.w_input_regs[30]
.sym 30795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 30797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 30798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 30801 fft_block.reg_stage.w_input_regs[29]
.sym 30809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 30813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 30814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 30815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 30818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 30819 fft_block.reg_stage.w_input_regs[29]
.sym 30821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30824 fft_block.reg_stage.w_input_regs[30]
.sym 30825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 30830 fft_block.reg_stage.w_input_regs[27]
.sym 30831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 30833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30836 fft_block.reg_stage.w_input_regs[30]
.sym 30837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 30839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 30845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 30848 fft_block.reg_stage.w_input_regs[29]
.sym 30849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 30850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30854 fft_block.reg_stage.w_input_regs[28]
.sym 30856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 30857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 30858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 30859 CLK$SB_IO_IN_$glb_clk
.sym 30860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 30873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 30880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 30881 fft_block.start_calc
.sym 30890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 30906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 30910 fft_block.reg_stage.w_input_regs[31]
.sym 30913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 30914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 30917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 30921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 30929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 30931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 30933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 30941 fft_block.reg_stage.w_input_regs[31]
.sym 30943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 30944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 30947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 30948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 30954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 30955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 30956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 30965 fft_block.reg_stage.w_input_regs[31]
.sym 30966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 30967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 30978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 30979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 30981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 30982 CLK$SB_IO_IN_$glb_clk
.sym 30983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 30996 fft_block.sel_in
.sym 30998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 30999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 31000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 31002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 31003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 31004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 31005 fft_block.start_calc
.sym 31007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 31008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 31025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 31028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 31029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 31032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 31033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 31040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 31044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 31050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 31076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 31077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 31079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 31082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 31083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 31084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 31085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 31104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 31105 CLK$SB_IO_IN_$glb_clk
.sym 31159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 31166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 31168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 31177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 31181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 31183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 31227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 31228 CLK$SB_IO_IN_$glb_clk
.sym 31229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 32683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 32684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[0]
.sym 32759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 32760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 32762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 32763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 32764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 32765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 32766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32804 fft_block.reg_stage.w_cms_in[1]
.sym 32811 fft_block.reg_stage.w_cps_reg[8]
.sym 32812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 32839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 32842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 32849 fft_block.reg_stage.w_cps_in[7]
.sym 32897 fft_block.reg_stage.w_cms_reg[7]
.sym 32898 fft_block.reg_stage.w_cms_reg[1]
.sym 32899 fft_block.reg_stage.w_cps_reg[0]
.sym 32900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32902 fft_block.reg_stage.w_cms_reg[0]
.sym 32903 fft_block.reg_stage.w_cps_reg[7]
.sym 32904 fft_block.reg_stage.w_cps_reg[4]
.sym 32939 fft_block.start_calc
.sym 32945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 32947 fft_block.reg_stage.w_cps_in[8]
.sym 32950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 32954 fft_block.reg_stage.w_cms_reg[0]
.sym 32955 fft_block.reg_stage.w_cps_reg[8]
.sym 32960 fft_block.reg_stage.w_c_reg[1]
.sym 32962 fft_block.reg_stage.w_cms_reg[1]
.sym 32999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 33000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 33001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 33002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 33003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 33004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 33005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 33006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 33045 fft_block.reg_stage.w_cps_in[0]
.sym 33049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 33053 fft_block.reg_stage.w_cps_reg[0]
.sym 33054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 33057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 33060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 33063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 33102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 33104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33141 fft_block.reg_stage.w_cps_in[7]
.sym 33143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 33146 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 33154 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 33158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 33159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 33162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 33203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 33204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 33205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 33207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 33208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 33209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 33210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 33255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 33261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 33305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 33306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[1]
.sym 33307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[0]
.sym 33308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 33309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[2]
.sym 33310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 33311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 33312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 33344 fft_block.start_calc
.sym 33345 fft_block.start_calc
.sym 33347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 33348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 33349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 33350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 33352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 33353 fft_block.w_fft_in[9]
.sym 33354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 33355 fft_block.start_calc
.sym 33361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 33368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 33407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 33408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 33409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 33410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 33411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 33412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 33413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 33414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 33449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 33451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 33452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 33456 fft_block.w_fft_in[10]
.sym 33457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 33458 fft_block.w_fft_in[0]
.sym 33459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 33469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 33510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[1]
.sym 33511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[2]
.sym 33512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 33513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 33514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 33515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 33516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 33554 fft_block.w_fft_in[12]
.sym 33557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 33561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 33563 w_fft_out[57]
.sym 33564 fft_block.w_fft_in[8]
.sym 33565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 33568 fft_block.sel_in
.sym 33569 fft_block.sel_in
.sym 33570 fft_block.counter_N[0]
.sym 33571 w_fft_out[49]
.sym 33573 w_fft_out[9]
.sym 33611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 33612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 33613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 33614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 33615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 33616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 33617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 33618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 33657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 33661 fft_block.w_fft_in[3]
.sym 33663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 33667 w_fft_out[36]
.sym 33713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 33714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 33715 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[2]
.sym 33716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 33717 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[1]
.sym 33718 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 33719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 33720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 33752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 33755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 33756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 33758 fft_block.w_fft_in[2]
.sym 33761 fft_block.w_fft_in[1]
.sym 33766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 33767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 33769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 33815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 33816 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 33817 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 33818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 33819 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 33820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 33821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 33822 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 33858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 33859 fft_block.sel_in
.sym 33860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 33861 fft_block.w_fft_in[11]
.sym 33862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 33863 w_fft_out[3]
.sym 33865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 33866 fft_block.w_fft_in[13]
.sym 33867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 33872 fft_block.w_fft_in[5]
.sym 33875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 33917 w_fft_out[63]
.sym 33918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 33919 w_fft_out[62]
.sym 33920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 33921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 33922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 33923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 33924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 33959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 33960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 33961 w_fft_out[3]
.sym 33962 addr_count[1]
.sym 33964 fft_block.w_fft_in[3]
.sym 33965 addr_count[2]
.sym 33966 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 33967 addr_count[1]
.sym 33968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 33969 fft_block.reg_stage.w_input_regs[45]
.sym 33970 addr_count[2]
.sym 33972 fft_block.w_fft_in[8]
.sym 33974 fft_block.counter_N[1]
.sym 33976 fft_block.sel_in
.sym 33977 fft_block.w_fft_in[5]
.sym 33978 w_fft_out[61]
.sym 33979 w_fft_out[29]
.sym 33980 fft_block.counter_N[1]
.sym 33982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 34019 w_fft_out[31]
.sym 34020 fft_block.w_fft_in[5]
.sym 34021 w_fft_out[29]
.sym 34022 w_fft_out[30]
.sym 34023 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 34024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 34026 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 34058 w_fft_out[46]
.sym 34061 w_fft_out[45]
.sym 34062 fft_block.w_fft_in[15]
.sym 34063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 34064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 34065 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]
.sym 34067 fft_block.reg_stage.w_input_regs[110]
.sym 34068 w_fft_out[47]
.sym 34070 $PACKER_VCC_NET
.sym 34073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 34075 addr_count[2]
.sym 34084 fft_block.w_fft_in[5]
.sym 34121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34122 fft_block.reg_stage.w_input_regs[93]
.sym 34124 fft_block.reg_stage.w_input_regs[94]
.sym 34126 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[2]
.sym 34127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 34160 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 34165 fft_block.start_calc
.sym 34166 fft_block.reg_stage.w_input_regs[30]
.sym 34168 fft_block.w_fft_in[6]
.sym 34169 w_fft_out[14]
.sym 34172 w_fft_out[47]
.sym 34173 fft_block.w_fft_in[15]
.sym 34179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 34182 fft_block.w_fft_in[14]
.sym 34224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 34225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 34227 fft_block.reg_stage.w_input_regs[28]
.sym 34229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 34266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 34267 fft_block.reg_stage.w_index_out[2]
.sym 34271 fft_block.reg_stage.w_index_out[0]
.sym 34273 w_fft_out[26]
.sym 34274 fft_block.w_fft_in[13]
.sym 34285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 34326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 34327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 34328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 34331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 34332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 34364 fft_block.reg_stage.w_cps_in[7]
.sym 34371 fft_block.w_fft_in[12]
.sym 34372 fft_block.w_fft_in[7]
.sym 34373 fft_block.w_fft_in[6]
.sym 34383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 34385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 34388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 34427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 34428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 34430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0[0]
.sym 34431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 34432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 34433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 34434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 34471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 34478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 34480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 34529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 34530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 34531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 34532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 34533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 34534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 34535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 34536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 34568 fft_block.start_calc
.sym 34673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 34677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 34681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 36057 CLK$SB_IO_IN
.sym 36088 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 36089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 36090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 36094 fft_block.reg_stage.w_cms_in[0]
.sym 36111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 36129 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 36130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36146 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 36149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 36151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 36153 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 36155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 36156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 36163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 36168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 36169 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 36170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 36193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 36194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 36208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36209 CLK$SB_IO_IN_$glb_clk
.sym 36210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 36215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 36216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 36219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 36220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 36221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 36228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 36229 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36230 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 36231 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 36232 fft_block.reg_stage.w_cms_in[0]
.sym 36235 fft_block.reg_stage.c_map.stage_data[0]
.sym 36243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 36250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 36254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 36257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 36258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 36266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 36270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 36271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 36274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 36278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 36280 fft_block.reg_stage.w_cms_in[0]
.sym 36281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 36292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 36293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 36296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 36300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 36303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 36311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 36312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 36313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 36314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 36315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 36317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 36319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 36321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 36326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 36328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 36331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 36333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 36334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 36340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 36343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 36345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 36346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 36351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 36355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 36356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 36357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 36362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 36367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 36368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 36369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36372 CLK$SB_IO_IN_$glb_clk
.sym 36373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 36374 fft_block.reg_stage.w_cms_in[7]
.sym 36375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 36376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 36377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 36378 fft_block.reg_stage.w_cps_in[4]
.sym 36379 fft_block.reg_stage.w_cps_in[0]
.sym 36380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 36381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 36386 fft_block.reg_stage.w_c_reg[25]
.sym 36387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 36388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 36389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 36396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 36397 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 36398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 36400 fft_block.reg_stage.w_cms_reg[0]
.sym 36401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 36403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 36404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 36405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 36407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 36417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 36422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36424 fft_block.reg_stage.w_cps_in[7]
.sym 36426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 36430 fft_block.reg_stage.w_cps_in[0]
.sym 36431 fft_block.reg_stage.w_cms_in[7]
.sym 36433 fft_block.reg_stage.w_cms_in[1]
.sym 36436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 36442 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 36443 fft_block.reg_stage.w_cps_in[4]
.sym 36444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 36445 fft_block.reg_stage.w_cms_in[0]
.sym 36448 fft_block.reg_stage.w_cms_in[7]
.sym 36457 fft_block.reg_stage.w_cms_in[1]
.sym 36462 fft_block.reg_stage.w_cps_in[0]
.sym 36466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 36469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 36472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 36475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 36480 fft_block.reg_stage.w_cms_in[0]
.sym 36484 fft_block.reg_stage.w_cps_in[7]
.sym 36492 fft_block.reg_stage.w_cps_in[4]
.sym 36494 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 36495 CLK$SB_IO_IN_$glb_clk
.sym 36498 fft_block.reg_stage.w_cps_reg[9]
.sym 36499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36504 fft_block.reg_stage.w_cps_reg[13]
.sym 36509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 36510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 36512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 36513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 36516 fft_block.reg_stage.w_cms_in[7]
.sym 36521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 36522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 36523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 36527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 36529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 36532 fft_block.reg_stage.w_cps_in[8]
.sym 36538 fft_block.reg_stage.w_cps_reg[8]
.sym 36539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 36548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 36549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 36551 fft_block.reg_stage.w_c_reg[1]
.sym 36552 fft_block.reg_stage.w_cps_reg[7]
.sym 36553 fft_block.reg_stage.w_cps_reg[4]
.sym 36555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 36558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 36559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 36560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 36562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 36568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 36571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 36572 fft_block.reg_stage.w_cps_reg[7]
.sym 36574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 36577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 36578 fft_block.reg_stage.w_c_reg[1]
.sym 36579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 36583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 36584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 36585 fft_block.reg_stage.w_cps_reg[4]
.sym 36589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 36590 fft_block.reg_stage.w_c_reg[1]
.sym 36591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 36595 fft_block.reg_stage.w_c_reg[1]
.sym 36596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 36598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 36601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 36603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 36604 fft_block.reg_stage.w_cps_reg[4]
.sym 36607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 36608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 36609 fft_block.reg_stage.w_c_reg[1]
.sym 36613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 36614 fft_block.reg_stage.w_cps_reg[8]
.sym 36615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 36617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E_$glb_ce
.sym 36618 CLK$SB_IO_IN_$glb_clk
.sym 36621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 36622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 36635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 36638 fft_block.reg_stage.w_c_reg[10]
.sym 36640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36644 w_fft_out[56]
.sym 36648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 36651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 36652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 36655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 36661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 36663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36673 fft_block.reg_stage.w_cps_reg[0]
.sym 36685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 36690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 36700 fft_block.reg_stage.w_cps_reg[0]
.sym 36713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 36714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 36715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E_$glb_ce
.sym 36741 CLK$SB_IO_IN_$glb_clk
.sym 36742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 36743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 36744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 36745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 36746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 36748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[1]
.sym 36749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 36761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 36768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 36770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 36772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 36773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 36784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 36786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 36788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 36789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 36790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 36792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 36794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 36797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 36798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 36799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 36802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 36805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 36812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 36819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 36820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 36825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 36829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 36831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 36836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 36838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 36841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 36842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 36848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 36849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 36850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 36856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 36859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 36860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 36861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36864 CLK$SB_IO_IN_$glb_clk
.sym 36865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 36866 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 36867 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 36868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 36869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 36870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 36871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 36872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 36873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[1]
.sym 36878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 36881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 36885 fft_block.w_fft_in[9]
.sym 36891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 36894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 36895 w_fft_out[40]
.sym 36896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 36900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 36907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 36908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 36913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 36914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 36918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 36920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 36926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 36928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 36934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 36943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 36949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 36952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 36959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 36966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 36970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 36977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 36984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 36986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 36987 CLK$SB_IO_IN_$glb_clk
.sym 36989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 36990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 36991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 36992 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 36993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 36994 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 36995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 36996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 37001 fft_block.w_fft_in[8]
.sym 37004 fft_block.counter_N[0]
.sym 37005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 37007 fft_block.sel_in
.sym 37008 w_fft_out[0]
.sym 37009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 37010 fft_block.sel_in
.sym 37011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 37012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 37013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 37015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 37016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 37019 w_fft_out[16]
.sym 37020 w_fft_out[16]
.sym 37021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37022 w_fft_out[48]
.sym 37030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 37031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[1]
.sym 37032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[0]
.sym 37033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 37034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 37035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 37036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 37037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 37039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[1]
.sym 37040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[2]
.sym 37041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 37042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[2]
.sym 37043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 37046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 37048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 37049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 37050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 37053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 37055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 37056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 37060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 37063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 37064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 37065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 37066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 37070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 37072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 37075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 37076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[2]
.sym 37077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 37078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[2]
.sym 37081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 37082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 37083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 37084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 37087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[0]
.sym 37088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[1]
.sym 37089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[1]
.sym 37090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 37093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 37094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 37095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 37096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 37102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 37105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 37106 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 37107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 37108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 37112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 37113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 37114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[2]
.sym 37115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 37116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 37117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 37118 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 37119 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 37127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 37129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 37133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 37136 fft_block.w_fft_in[1]
.sym 37138 fft_block.counter_N[2]
.sym 37139 w_fft_out[41]
.sym 37140 fft_block.counter_N[1]
.sym 37142 w_fft_out[41]
.sym 37144 fft_block.counter_N[1]
.sym 37145 w_fft_out[59]
.sym 37146 fft_block.counter_N[1]
.sym 37147 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 37159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 37165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 37167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 37169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 37171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 37175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 37176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 37181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 37185 $nextpnr_ICESTORM_LC_17$O
.sym 37188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 37191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 37193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 37195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 37197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 37199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 37201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 37203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 37206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 37207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 37209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 37212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 37213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 37215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 37217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 37219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 37221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 37223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 37225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 37227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 37230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 37231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 37235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 37236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 37237 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 37238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 37239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 37240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 37241 fft_block.w_fft_in[1]
.sym 37242 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[3]
.sym 37247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 37255 w_fft_out[0]
.sym 37257 fft_block.w_fft_in[11]
.sym 37258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[2]
.sym 37260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 37261 w_fft_out[26]
.sym 37262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 37263 fft_block.counter_N[2]
.sym 37264 fft_block.w_fft_in[9]
.sym 37265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 37267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 37268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 37269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 37271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 37279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 37283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 37285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 37296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 37299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 37300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 37303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 37304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 37306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 37308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 37310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 37312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 37314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 37316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 37318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 37320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 37322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 37324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 37326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 37329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 37330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 37332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 37334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 37336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 37338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 37341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 37342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 37345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 37347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 37348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 37353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 37358 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 37359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 37360 fft_block.reg_stage.w_input_regs[77]
.sym 37361 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[3]
.sym 37362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 37363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 37364 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 37365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 37369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 37370 w_fft_out[51]
.sym 37372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 37376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 37378 addr_count[1]
.sym 37380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 37381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 37384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 37385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 37387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 37388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37391 w_fft_out[40]
.sym 37393 w_fft_out[11]
.sym 37399 fft_block.counter_N[0]
.sym 37400 w_fft_out[57]
.sym 37401 w_fft_out[33]
.sym 37402 w_fft_out[9]
.sym 37403 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[1]
.sym 37404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 37405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 37406 fft_block.sel_in
.sym 37407 fft_block.counter_N[0]
.sym 37408 w_fft_out[49]
.sym 37409 w_fft_out[41]
.sym 37410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 37411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 37412 fft_block.counter_N[1]
.sym 37413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 37416 w_fft_out[25]
.sym 37419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 37420 fft_block.counter_N[2]
.sym 37421 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[0]
.sym 37424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 37428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 37429 fft_block.counter_N[1]
.sym 37432 w_fft_out[33]
.sym 37433 w_fft_out[25]
.sym 37434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 37435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 37438 w_fft_out[41]
.sym 37439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 37440 w_fft_out[57]
.sym 37441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 37444 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[1]
.sym 37445 fft_block.sel_in
.sym 37446 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[0]
.sym 37447 fft_block.counter_N[2]
.sym 37450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 37456 w_fft_out[49]
.sym 37457 fft_block.counter_N[1]
.sym 37458 w_fft_out[33]
.sym 37459 fft_block.counter_N[0]
.sym 37462 w_fft_out[9]
.sym 37463 fft_block.counter_N[0]
.sym 37464 w_fft_out[25]
.sym 37465 fft_block.counter_N[1]
.sym 37470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 37476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 37478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 37479 CLK$SB_IO_IN_$glb_clk
.sym 37481 fft_block.reg_stage.w_input_regs[45]
.sym 37482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 37483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 37484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 37485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 37486 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 37487 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 37488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 37493 fft_block.counter_N[0]
.sym 37494 fft_block.counter_N[1]
.sym 37495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 37496 fft_block.w_fft_in[3]
.sym 37497 w_fft_out[33]
.sym 37498 w_fft_out[19]
.sym 37500 w_fft_out[51]
.sym 37502 w_fft_out[57]
.sym 37503 fft_block.counter_N[0]
.sym 37504 fft_block.sel_in
.sym 37506 w_fft_out[13]
.sym 37507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 37509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37511 fft_block.reg_stage.w_input_regs[101]
.sym 37513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37522 w_fft_out[13]
.sym 37523 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 37524 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 37525 w_fft_out[36]
.sym 37527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 37531 w_fft_out[45]
.sym 37533 w_fft_out[36]
.sym 37535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 37538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 37539 fft_block.counter_N[1]
.sym 37540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 37541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 37542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 37543 fft_block.counter_N[2]
.sym 37544 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 37545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 37546 fft_block.counter_N[0]
.sym 37547 fft_block.counter_N[1]
.sym 37548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 37549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 37550 w_fft_out[29]
.sym 37551 w_fft_out[52]
.sym 37553 w_fft_out[61]
.sym 37556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 37561 fft_block.counter_N[0]
.sym 37562 w_fft_out[52]
.sym 37564 w_fft_out[36]
.sym 37567 w_fft_out[45]
.sym 37568 fft_block.counter_N[1]
.sym 37569 w_fft_out[61]
.sym 37570 fft_block.counter_N[0]
.sym 37573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 37574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 37575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 37576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 37579 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 37580 fft_block.counter_N[1]
.sym 37581 w_fft_out[13]
.sym 37582 w_fft_out[29]
.sym 37585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 37586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 37587 w_fft_out[36]
.sym 37588 w_fft_out[52]
.sym 37593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 37597 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 37598 fft_block.counter_N[1]
.sym 37599 fft_block.counter_N[2]
.sym 37600 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 37601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 37602 CLK$SB_IO_IN_$glb_clk
.sym 37604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 37605 fft_block.reg_stage.w_input_regs[101]
.sym 37606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 37607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 37608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 37609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 37610 fft_block.reg_stage.w_input_regs[110]
.sym 37611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 37616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 37617 w_fft_out[45]
.sym 37618 spi_out.addr[2]
.sym 37619 spi_out.addr[0]
.sym 37620 spi_out.addr[3]
.sym 37621 w_fft_out[19]
.sym 37623 w_fft_out[60]
.sym 37624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37625 w_fft_out[12]
.sym 37626 fft_block.w_fft_in[4]
.sym 37627 spi_out.addr[3]
.sym 37628 fft_block.counter_N[2]
.sym 37629 fft_block.counter_N[2]
.sym 37630 fft_block.counter_N[1]
.sym 37631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 37632 fft_block.reg_stage.w_input_regs[31]
.sym 37633 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 37634 fft_block.reg_stage.w_index_out[1]
.sym 37635 w_fft_out[28]
.sym 37636 fft_block.counter_N[1]
.sym 37638 w_fft_out[41]
.sym 37639 fft_block.reg_stage.w_index_out[2]
.sym 37645 w_fft_out[47]
.sym 37646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 37647 w_fft_out[29]
.sym 37650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 37651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 37652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 37653 fft_block.counter_N[2]
.sym 37654 fft_block.counter_N[2]
.sym 37656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 37657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 37658 w_fft_out[45]
.sym 37659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 37660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 37661 w_fft_out[63]
.sym 37662 fft_block.reg_stage.w_input_regs[63]
.sym 37663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 37665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37666 w_fft_out[13]
.sym 37667 w_fft_out[61]
.sym 37668 fft_block.reg_stage.w_input_regs[127]
.sym 37669 fft_block.counter_N[1]
.sym 37671 fft_block.counter_N[0]
.sym 37672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 37673 fft_block.sel_in
.sym 37675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 37676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 37679 fft_block.reg_stage.w_input_regs[63]
.sym 37680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37681 fft_block.reg_stage.w_input_regs[127]
.sym 37684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 37685 fft_block.counter_N[2]
.sym 37686 fft_block.sel_in
.sym 37687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 37691 fft_block.reg_stage.w_input_regs[127]
.sym 37692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37693 fft_block.reg_stage.w_input_regs[63]
.sym 37696 fft_block.counter_N[2]
.sym 37697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 37698 fft_block.sel_in
.sym 37699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 37702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 37703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 37704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 37705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 37708 w_fft_out[13]
.sym 37709 w_fft_out[45]
.sym 37710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 37711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 37714 w_fft_out[47]
.sym 37715 fft_block.counter_N[0]
.sym 37716 w_fft_out[63]
.sym 37717 fft_block.counter_N[1]
.sym 37720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 37721 w_fft_out[29]
.sym 37722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 37723 w_fft_out[61]
.sym 37724 fft_block.start_calc_$glb_ce
.sym 37725 CLK$SB_IO_IN_$glb_clk
.sym 37727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 37728 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1]
.sym 37729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 37730 fft_block.reg_stage.w_input_regs[37]
.sym 37731 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[1]
.sym 37732 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[0]
.sym 37733 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[0]
.sym 37734 fft_block.reg_stage.w_input_regs[46]
.sym 37739 w_fft_out[55]
.sym 37740 spi_out.addr[3]
.sym 37741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 37743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 37744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 37745 spi_out.addr[1]
.sym 37746 w_fft_out[14]
.sym 37747 spi_out.addr[2]
.sym 37748 spi_out.addr[3]
.sym 37749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 37750 fft_block.w_fft_in[14]
.sym 37751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37752 addr_count[0]
.sym 37753 w_fft_out[26]
.sym 37755 addr_count[1]
.sym 37756 fft_block.w_fft_in[9]
.sym 37759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 37761 w_fft_out[28]
.sym 37762 spi_out.addr[0]
.sym 37768 fft_block.reg_stage.w_index_out[0]
.sym 37769 w_fft_out[14]
.sym 37770 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 37771 fft_block.reg_stage.w_input_regs[95]
.sym 37772 w_fft_out[21]
.sym 37773 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[2]
.sym 37774 fft_block.reg_stage.w_input_regs[30]
.sym 37776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37777 fft_block.sel_in
.sym 37778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 37779 fft_block.reg_stage.w_input_regs[94]
.sym 37781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37783 fft_block.counter_N[1]
.sym 37785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 37786 w_fft_out[53]
.sym 37787 w_fft_out[30]
.sym 37788 fft_block.counter_N[0]
.sym 37789 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[0]
.sym 37792 fft_block.reg_stage.w_input_regs[31]
.sym 37794 fft_block.reg_stage.w_index_out[1]
.sym 37799 fft_block.reg_stage.w_index_out[2]
.sym 37802 fft_block.reg_stage.w_input_regs[31]
.sym 37803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37804 fft_block.reg_stage.w_input_regs[95]
.sym 37807 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[0]
.sym 37808 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 37809 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[2]
.sym 37810 fft_block.sel_in
.sym 37813 fft_block.reg_stage.w_input_regs[30]
.sym 37815 fft_block.reg_stage.w_input_regs[94]
.sym 37816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37819 fft_block.reg_stage.w_input_regs[95]
.sym 37820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37821 fft_block.reg_stage.w_input_regs[31]
.sym 37825 fft_block.reg_stage.w_index_out[0]
.sym 37826 fft_block.reg_stage.w_index_out[1]
.sym 37827 fft_block.reg_stage.w_index_out[2]
.sym 37831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37832 fft_block.reg_stage.w_input_regs[94]
.sym 37834 fft_block.reg_stage.w_input_regs[30]
.sym 37837 fft_block.counter_N[1]
.sym 37838 w_fft_out[14]
.sym 37839 fft_block.counter_N[0]
.sym 37840 w_fft_out[30]
.sym 37843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 37844 w_fft_out[53]
.sym 37845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 37846 w_fft_out[21]
.sym 37847 fft_block.start_calc_$glb_ce
.sym 37848 CLK$SB_IO_IN_$glb_clk
.sym 37851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37853 w_fft_out[28]
.sym 37856 w_fft_out[27]
.sym 37857 w_fft_out[26]
.sym 37858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37862 fft_block.reg_stage.w_index_out[0]
.sym 37863 spi_out.addr[1]
.sym 37864 fft_block.w_fft_in[7]
.sym 37865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 37866 fft_block.w_fft_in[6]
.sym 37867 fft_block.reg_stage.w_input_regs[46]
.sym 37868 w_fft_out[54]
.sym 37869 w_fft_out[53]
.sym 37872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 37878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 37883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 37893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37897 addr_count[2]
.sym 37898 fft_block.reg_stage.w_index_out[2]
.sym 37900 fft_block.reg_stage.w_index_out[0]
.sym 37901 fft_block.w_fft_in[13]
.sym 37908 fft_block.reg_stage.w_input_regs[93]
.sym 37911 fft_block.reg_stage.w_index_out[1]
.sym 37912 addr_count[0]
.sym 37915 addr_count[1]
.sym 37916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37917 fft_block.reg_stage.w_input_regs[29]
.sym 37921 fft_block.w_fft_in[14]
.sym 37925 fft_block.reg_stage.w_input_regs[29]
.sym 37926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37927 fft_block.reg_stage.w_input_regs[93]
.sym 37930 fft_block.w_fft_in[13]
.sym 37944 fft_block.w_fft_in[14]
.sym 37954 addr_count[1]
.sym 37955 addr_count[2]
.sym 37956 addr_count[0]
.sym 37960 fft_block.reg_stage.w_index_out[0]
.sym 37962 fft_block.reg_stage.w_index_out[1]
.sym 37963 fft_block.reg_stage.w_index_out[2]
.sym 37970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37971 CLK$SB_IO_IN_$glb_clk
.sym 37974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37975 fft_block.reg_stage.w_input_regs[90]
.sym 37976 fft_block.reg_stage.w_input_regs[91]
.sym 37978 fft_block.reg_stage.w_input_regs[89]
.sym 37980 fft_block.reg_stage.w_input_regs[92]
.sym 37985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 37986 fft_block.sel_in
.sym 37988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 37989 fft_block.counter_N[1]
.sym 37993 fft_block.reg_stage.w_input_regs[27]
.sym 37996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 37997 fft_block.reg_stage.w_input_regs[28]
.sym 38001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 38007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 38017 fft_block.reg_stage.w_input_regs[94]
.sym 38021 fft_block.w_fft_in[12]
.sym 38023 fft_block.reg_stage.w_input_regs[93]
.sym 38030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 38032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 38040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 38056 fft_block.reg_stage.w_input_regs[93]
.sym 38060 fft_block.reg_stage.w_input_regs[94]
.sym 38072 fft_block.w_fft_in[12]
.sym 38083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 38086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 38093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 38094 CLK$SB_IO_IN_$glb_clk
.sym 38096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 38097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 38098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 38112 fft_block.reg_stage.w_cps_reg[16]
.sym 38127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 38130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 38139 fft_block.reg_stage.w_input_regs[90]
.sym 38142 fft_block.reg_stage.w_input_regs[89]
.sym 38144 fft_block.reg_stage.w_input_regs[92]
.sym 38148 fft_block.reg_stage.w_input_regs[91]
.sym 38159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 38164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 38178 fft_block.reg_stage.w_input_regs[92]
.sym 38182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 38189 fft_block.reg_stage.w_input_regs[91]
.sym 38209 fft_block.reg_stage.w_input_regs[89]
.sym 38213 fft_block.reg_stage.w_input_regs[90]
.sym 38216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 38217 CLK$SB_IO_IN_$glb_clk
.sym 38220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 38221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 38222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 38223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 38224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O[1]
.sym 38225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 38226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 38241 PIN_21$SB_IO_OUT
.sym 38243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 38244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 38245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 38251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 38260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 38262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 38263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 38264 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 38265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 38266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 38267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 38268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 38269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 38271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 38273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 38275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 38277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 38278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 38280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 38281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 38282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 38283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 38284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 38285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 38287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 38293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 38294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 38295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 38296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 38299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 38301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 38311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 38312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 38314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 38317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 38318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 38319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 38320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 38323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 38324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 38325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 38326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 38329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 38330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 38331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 38332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 38335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 38336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 38337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 38338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 38339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 38340 CLK$SB_IO_IN_$glb_clk
.sym 38341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 38342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 38348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 38349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 38373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 38390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 38394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 38396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 38400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 38403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 38409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 38411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 38412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 38419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 38425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 38430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 38434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 38442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 38448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 38454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 38460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 38463 CLK$SB_IO_IN_$glb_clk
.sym 38470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 38481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 38482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 38499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 38606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 38611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 38730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 40164 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 40165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 40166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 40167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 40168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 40169 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 40170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 40171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 40182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 40195 fft_block.reg_stage.w_cps_reg[9]
.sym 40198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 40209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 40212 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 40215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 40217 fft_block.reg_stage.c_map.stage_data[0]
.sym 40219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 40224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 40245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 40251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 40253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 40260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 40284 fft_block.reg_stage.c_map.stage_data[0]
.sym 40285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 40286 CLK$SB_IO_IN_$glb_clk
.sym 40292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 40293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 40294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 40296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 40297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 40298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 40299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 40301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 40308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 40309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 40312 fft_block.reg_stage.w_c_reg[25]
.sym 40327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 40336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 40341 fft_block.reg_stage.w_cms_in[0]
.sym 40346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[6]
.sym 40349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 40351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 40370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 40373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 40374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 40378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 40379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 40385 fft_block.start_calc
.sym 40387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 40389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 40390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[0]
.sym 40393 fft_block.reg_stage.w_cms_reg[7]
.sym 40396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 40398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 40402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 40404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 40405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 40409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 40411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 40414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 40415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 40416 fft_block.start_calc
.sym 40417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[0]
.sym 40420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 40422 fft_block.reg_stage.w_cms_reg[7]
.sym 40423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 40426 fft_block.start_calc
.sym 40427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 40432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 40434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[0]
.sym 40439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 40440 fft_block.start_calc
.sym 40448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O_$glb_ce
.sym 40449 CLK$SB_IO_IN_$glb_clk
.sym 40451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 40452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 40453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 40455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 40456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 40457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 40458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 40464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 40465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 40466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 40469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 40472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 40474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 40476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 40482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 40483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 40484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 40494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 40500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 40503 fft_block.reg_stage.w_cps_reg[8]
.sym 40507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 40513 fft_block.reg_stage.c_map.stage_data[0]
.sym 40515 fft_block.reg_stage.w_cps_in[8]
.sym 40519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 40522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 40523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 40526 fft_block.reg_stage.c_map.stage_data[0]
.sym 40528 fft_block.reg_stage.w_cps_in[8]
.sym 40531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 40532 fft_block.reg_stage.w_cps_reg[8]
.sym 40533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 40537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 40539 fft_block.reg_stage.w_cps_reg[8]
.sym 40540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 40543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 40544 fft_block.reg_stage.w_cps_reg[8]
.sym 40546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 40550 fft_block.reg_stage.w_cps_in[8]
.sym 40552 fft_block.reg_stage.c_map.stage_data[0]
.sym 40555 fft_block.reg_stage.c_map.stage_data[0]
.sym 40561 fft_block.reg_stage.w_cps_reg[8]
.sym 40562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 40563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 40568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 40569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 40570 fft_block.reg_stage.w_cps_reg[8]
.sym 40571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E_$glb_ce
.sym 40572 CLK$SB_IO_IN_$glb_clk
.sym 40574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 40576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 40577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 40579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 40580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 40581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 40584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 40586 fft_block.reg_stage.w_cms_in[7]
.sym 40588 fft_block.reg_stage.w_cps_in[0]
.sym 40589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 40590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 40591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 40593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 40594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 40595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40596 fft_block.reg_stage.w_cps_in[4]
.sym 40597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 40602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 40603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 40604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 40607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 40609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 40616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 40627 fft_block.reg_stage.w_cps_in[4]
.sym 40628 fft_block.reg_stage.w_cps_in[0]
.sym 40631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 40633 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 40643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40657 fft_block.reg_stage.w_cps_in[0]
.sym 40660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 40661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 40663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40690 fft_block.reg_stage.w_cps_in[4]
.sym 40694 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 40695 CLK$SB_IO_IN_$glb_clk
.sym 40702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 40703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 40704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 40708 addr_count[2]
.sym 40710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 40711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 40714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 40716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 40717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 40718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 40720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 40723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 40728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 40732 fft_block.reg_stage.w_cps_reg[13]
.sym 40740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 40762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 40763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 40764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 40765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 40779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 40784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 40785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 40795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 40817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 40818 CLK$SB_IO_IN_$glb_clk
.sym 40820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 40821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 40822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 40823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 40824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 40825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 40830 fft_block.reg_stage.w_cps_reg[9]
.sym 40832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 40833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 40836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 40838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 40839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 40840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 40841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 40844 fft_block.reg_stage.w_c_reg[10]
.sym 40845 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 40847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 40848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 40852 fft_block.reg_stage.w_cps_in[8]
.sym 40855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 40862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 40864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 40865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 40866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 40867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 40868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 40869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 40870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 40871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 40872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40873 w_fft_out[56]
.sym 40876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 40879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 40881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 40883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 40885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 40886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 40888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 40891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 40896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 40897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 40900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 40902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 40903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 40906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 40907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 40909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 40912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 40914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 40919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 40920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 40921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 40924 w_fft_out[56]
.sym 40925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 40927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 40931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 40932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 40936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 40937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 40940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 40941 CLK$SB_IO_IN_$glb_clk
.sym 40943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 40944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 40945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40946 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 40947 fft_block.w_fft_in[8]
.sym 40948 fft_block.w_fft_in[0]
.sym 40949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 40950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 40956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 40959 spi_out.send_data[0]
.sym 40960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 40966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 40968 fft_block.w_fft_in[8]
.sym 40969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 40973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 40975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 40984 w_fft_out[0]
.sym 40985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 40986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 40990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 40991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40992 w_fft_out[24]
.sym 40993 w_fft_out[56]
.sym 40994 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 40995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 40997 fft_block.counter_N[1]
.sym 40998 fft_block.counter_N[0]
.sym 40999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41001 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 41002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41003 w_fft_out[16]
.sym 41004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 41006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 41008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 41009 w_fft_out[8]
.sym 41010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 41012 w_fft_out[40]
.sym 41013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 41014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 41015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 41017 fft_block.counter_N[1]
.sym 41018 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 41019 w_fft_out[8]
.sym 41020 w_fft_out[24]
.sym 41023 w_fft_out[40]
.sym 41024 fft_block.counter_N[1]
.sym 41025 fft_block.counter_N[0]
.sym 41026 w_fft_out[56]
.sym 41030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 41032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 41035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 41037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 41038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 41041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 41042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 41043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41047 fft_block.counter_N[0]
.sym 41048 w_fft_out[0]
.sym 41049 w_fft_out[16]
.sym 41050 fft_block.counter_N[1]
.sym 41053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 41055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 41059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 41060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 41062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 41064 CLK$SB_IO_IN_$glb_clk
.sym 41065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 41066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41068 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 41069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I2[2]
.sym 41070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 41071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 41072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41077 fft_block.sel_in
.sym 41080 fft_block.w_fft_in[10]
.sym 41081 fft_block.counter_N[1]
.sym 41082 fft_block.counter_N[1]
.sym 41084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 41085 fft_block.counter_N[1]
.sym 41086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 41087 w_fft_out[48]
.sym 41088 fft_block.counter_N[2]
.sym 41089 w_fft_out[56]
.sym 41091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 41092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 41094 fft_block.w_fft_in[11]
.sym 41096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 41097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 41099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41100 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 41101 w_fft_out[42]
.sym 41107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 41110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 41112 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 41117 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 41120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 41125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 41129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 41130 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 41133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 41134 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 41135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 41137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 41138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 41140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 41141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 41143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 41147 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 41148 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 41149 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 41152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 41153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 41154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 41158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 41164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 41171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 41172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 41173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 41177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 41182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 41186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 41187 CLK$SB_IO_IN_$glb_clk
.sym 41189 fft_block.w_fft_in[11]
.sym 41190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 41192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 41193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 41195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 41196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 41206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 41207 fft_block.w_fft_in[9]
.sym 41208 fft_block.counter_N[2]
.sym 41211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I2[0]
.sym 41212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 41213 fft_block.reg_stage.w_cps_reg[13]
.sym 41214 fft_block.w_fft_in[1]
.sym 41215 fft_block.w_fft_in[2]
.sym 41219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 41222 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[3]
.sym 41223 fft_block.counter_N[2]
.sym 41230 w_fft_out[40]
.sym 41231 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 41232 w_fft_out[16]
.sym 41233 w_fft_out[0]
.sym 41234 fft_block.sel_in
.sym 41235 w_fft_out[48]
.sym 41237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 41238 w_fft_out[58]
.sym 41239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 41240 w_fft_out[8]
.sym 41241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 41242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 41245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 41246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 41247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 41249 fft_block.counter_N[1]
.sym 41250 fft_block.counter_N[0]
.sym 41252 w_fft_out[26]
.sym 41253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 41254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 41257 fft_block.counter_N[2]
.sym 41260 w_fft_out[10]
.sym 41261 w_fft_out[42]
.sym 41263 w_fft_out[42]
.sym 41264 w_fft_out[58]
.sym 41265 fft_block.counter_N[0]
.sym 41266 fft_block.counter_N[1]
.sym 41269 fft_block.counter_N[1]
.sym 41270 w_fft_out[26]
.sym 41271 w_fft_out[10]
.sym 41272 fft_block.counter_N[0]
.sym 41275 w_fft_out[42]
.sym 41276 w_fft_out[10]
.sym 41277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 41278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 41281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 41287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 41288 w_fft_out[8]
.sym 41289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 41290 w_fft_out[48]
.sym 41293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 41294 fft_block.sel_in
.sym 41295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 41296 fft_block.counter_N[2]
.sym 41299 w_fft_out[40]
.sym 41300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 41301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 41302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 41305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 41306 w_fft_out[16]
.sym 41307 w_fft_out[0]
.sym 41308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 41312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 41313 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[3]
.sym 41314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 41315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 41316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 41317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 41318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 41319 fft_block.w_fft_in[2]
.sym 41324 w_fft_out[58]
.sym 41328 w_fft_out[8]
.sym 41329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 41331 fft_block.w_fft_in[11]
.sym 41333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 41334 w_fft_out[40]
.sym 41335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 41336 fft_block.reg_stage.w_c_reg[10]
.sym 41338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 41339 fft_block.counter_N[0]
.sym 41340 fft_block.w_fft_in[1]
.sym 41341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41342 fft_block.counter_N[1]
.sym 41343 w_fft_out[35]
.sym 41344 fft_block.reg_stage.w_cps_in[8]
.sym 41345 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 41346 addr_count[0]
.sym 41347 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[3]
.sym 41353 addr_count[0]
.sym 41356 addr_count[1]
.sym 41357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 41359 fft_block.counter_N[2]
.sym 41361 fft_block.counter_N[1]
.sym 41362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 41364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 41365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 41366 w_fft_out[51]
.sym 41367 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 41368 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 41370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 41372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 41373 w_fft_out[27]
.sym 41376 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[3]
.sym 41378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 41379 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[2]
.sym 41380 fft_block.sel_in
.sym 41381 addr_count[2]
.sym 41383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 41384 w_fft_out[11]
.sym 41387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 41392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 41393 w_fft_out[11]
.sym 41394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 41395 w_fft_out[51]
.sym 41398 w_fft_out[27]
.sym 41399 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 41400 w_fft_out[11]
.sym 41401 fft_block.counter_N[1]
.sym 41406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 41412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 41417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 41419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 41422 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 41423 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[3]
.sym 41424 fft_block.counter_N[2]
.sym 41425 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[2]
.sym 41428 addr_count[1]
.sym 41429 addr_count[0]
.sym 41430 addr_count[2]
.sym 41431 fft_block.sel_in
.sym 41432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 41433 CLK$SB_IO_IN_$glb_clk
.sym 41435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 41436 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 41437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 41438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 41439 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[3]
.sym 41440 fft_block.w_fft_in[13]
.sym 41441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 41442 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 41447 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[1]
.sym 41448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 41450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 41456 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 41459 w_fft_out[27]
.sym 41463 fft_block.w_fft_in[4]
.sym 41466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 41467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 41470 fft_block.counter_N[0]
.sym 41477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 41478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41479 fft_block.counter_N[1]
.sym 41480 fft_block.sel_in
.sym 41481 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 41482 w_fft_out[19]
.sym 41484 w_fft_out[59]
.sym 41485 w_fft_out[27]
.sym 41486 w_fft_out[57]
.sym 41487 fft_block.counter_N[1]
.sym 41488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 41489 fft_block.counter_N[0]
.sym 41491 w_fft_out[41]
.sym 41492 fft_block.counter_N[2]
.sym 41493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 41494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 41495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 41496 w_fft_out[3]
.sym 41497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 41498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 41500 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 41503 w_fft_out[35]
.sym 41505 fft_block.w_fft_in[13]
.sym 41506 w_fft_out[43]
.sym 41507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 41509 w_fft_out[41]
.sym 41510 fft_block.counter_N[1]
.sym 41511 fft_block.counter_N[0]
.sym 41512 w_fft_out[57]
.sym 41515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 41516 w_fft_out[3]
.sym 41517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 41518 w_fft_out[35]
.sym 41521 fft_block.w_fft_in[13]
.sym 41527 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 41528 fft_block.counter_N[2]
.sym 41529 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 41530 fft_block.sel_in
.sym 41535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 41536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 41539 w_fft_out[59]
.sym 41540 w_fft_out[27]
.sym 41541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 41542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 41545 fft_block.counter_N[0]
.sym 41546 w_fft_out[43]
.sym 41547 fft_block.counter_N[1]
.sym 41548 w_fft_out[59]
.sym 41551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 41552 w_fft_out[19]
.sym 41553 w_fft_out[43]
.sym 41554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 41555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41556 CLK$SB_IO_IN_$glb_clk
.sym 41558 fft_block.w_fft_in[4]
.sym 41559 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 41560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 41562 fft_block.reg_stage.w_input_regs[109]
.sym 41563 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[2]
.sym 41564 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[2]
.sym 41565 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I0[3]
.sym 41570 fft_block.counter_N[2]
.sym 41572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 41574 fft_block.counter_N[1]
.sym 41576 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 41577 w_fft_out[34]
.sym 41578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 41579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 41583 fft_block.reg_stage.w_input_regs[110]
.sym 41584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 41586 fft_block.w_fft_in[11]
.sym 41587 fft_block.counter_N[0]
.sym 41589 fft_block.reg_stage.w_input_regs[101]
.sym 41590 fft_block.reg_stage.w_input_regs[45]
.sym 41591 fft_block.w_fft_in[4]
.sym 41592 w_fft_out[43]
.sym 41593 w_fft_out[42]
.sym 41599 w_fft_out[60]
.sym 41601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41602 w_fft_out[28]
.sym 41603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 41605 w_fft_out[19]
.sym 41606 spi_out.addr[3]
.sym 41607 w_fft_out[4]
.sym 41609 w_fft_out[12]
.sym 41610 spi_out.addr[1]
.sym 41612 fft_block.w_fft_in[13]
.sym 41613 spi_out.addr[0]
.sym 41614 spi_out.addr[2]
.sym 41616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 41617 w_fft_out[3]
.sym 41618 w_fft_out[28]
.sym 41619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 41620 fft_block.counter_N[0]
.sym 41621 fft_block.counter_N[1]
.sym 41628 fft_block.counter_N[0]
.sym 41629 w_fft_out[44]
.sym 41630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 41634 fft_block.w_fft_in[13]
.sym 41638 spi_out.addr[0]
.sym 41639 spi_out.addr[2]
.sym 41640 spi_out.addr[3]
.sym 41641 spi_out.addr[1]
.sym 41644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 41645 w_fft_out[4]
.sym 41646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 41647 w_fft_out[28]
.sym 41650 w_fft_out[44]
.sym 41651 w_fft_out[60]
.sym 41652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 41653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 41656 spi_out.addr[2]
.sym 41657 spi_out.addr[0]
.sym 41658 spi_out.addr[1]
.sym 41659 spi_out.addr[3]
.sym 41663 w_fft_out[3]
.sym 41664 fft_block.counter_N[0]
.sym 41665 w_fft_out[19]
.sym 41668 fft_block.counter_N[0]
.sym 41669 w_fft_out[12]
.sym 41670 fft_block.counter_N[1]
.sym 41671 w_fft_out[28]
.sym 41674 spi_out.addr[3]
.sym 41675 spi_out.addr[1]
.sym 41676 spi_out.addr[0]
.sym 41677 spi_out.addr[2]
.sym 41678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41679 CLK$SB_IO_IN_$glb_clk
.sym 41681 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[0]
.sym 41682 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[0]
.sym 41683 fft_block.w_fft_in[15]
.sym 41684 fft_block.reg_stage.w_input_regs[100]
.sym 41685 fft_block.reg_stage.w_input_regs[107]
.sym 41686 fft_block.reg_stage.w_input_regs[103]
.sym 41687 fft_block.reg_stage.w_input_regs[111]
.sym 41688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 41693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 41696 w_fft_out[28]
.sym 41697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41698 spi_out.addr[1]
.sym 41700 fft_block.counter_N[2]
.sym 41701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41703 w_fft_out[4]
.sym 41704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 41705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 41707 w_fft_out[25]
.sym 41708 fft_block.sel_in
.sym 41709 fft_block.w_fft_in[14]
.sym 41711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41712 fft_block.counter_N[2]
.sym 41713 fft_block.reg_stage.w_cps_reg[13]
.sym 41715 w_fft_out[44]
.sym 41716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 41723 spi_out.addr[1]
.sym 41724 spi_out.addr[3]
.sym 41726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 41727 w_fft_out[46]
.sym 41730 w_fft_out[14]
.sym 41731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 41732 w_fft_out[62]
.sym 41733 spi_out.addr[2]
.sym 41734 fft_block.w_fft_in[14]
.sym 41735 w_fft_out[46]
.sym 41737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 41738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 41739 fft_block.counter_N[1]
.sym 41740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41741 w_fft_out[30]
.sym 41743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 41745 spi_out.addr[0]
.sym 41747 fft_block.w_fft_in[5]
.sym 41748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 41749 fft_block.counter_N[0]
.sym 41753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 41755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 41756 w_fft_out[46]
.sym 41757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 41758 w_fft_out[14]
.sym 41762 fft_block.w_fft_in[5]
.sym 41767 spi_out.addr[2]
.sym 41768 spi_out.addr[1]
.sym 41769 spi_out.addr[3]
.sym 41770 spi_out.addr[0]
.sym 41773 fft_block.counter_N[1]
.sym 41774 fft_block.counter_N[0]
.sym 41775 w_fft_out[62]
.sym 41776 w_fft_out[46]
.sym 41779 spi_out.addr[3]
.sym 41780 spi_out.addr[1]
.sym 41781 spi_out.addr[2]
.sym 41782 spi_out.addr[0]
.sym 41785 w_fft_out[62]
.sym 41786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 41787 w_fft_out[30]
.sym 41788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 41794 fft_block.w_fft_in[14]
.sym 41797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 41798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 41799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 41800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 41801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41802 CLK$SB_IO_IN_$glb_clk
.sym 41804 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]
.sym 41805 w_fft_out[38]
.sym 41806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 41807 w_fft_out[37]
.sym 41808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41809 w_fft_out[42]
.sym 41810 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[0]
.sym 41811 w_fft_out[39]
.sym 41813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 41816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 41817 fft_block.reg_stage.w_input_regs[111]
.sym 41818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 41819 fft_block.reg_stage.w_input_regs[100]
.sym 41820 fft_block.reg_stage.w_input_regs[101]
.sym 41821 w_fft_out[40]
.sym 41823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41824 fft_block.w_fft_in[6]
.sym 41827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 41829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 41830 addr_count[0]
.sym 41832 spi_out.addr[0]
.sym 41833 fft_block.reg_stage.w_c_reg[10]
.sym 41834 fft_block.reg_stage.w_input_regs[46]
.sym 41835 fft_block.counter_N[1]
.sym 41836 fft_block.reg_stage.w_cps_in[8]
.sym 41837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41838 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 41846 w_fft_out[22]
.sym 41847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 41849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 41850 w_fft_out[54]
.sym 41851 fft_block.counter_N[1]
.sym 41852 w_fft_out[21]
.sym 41853 w_fft_out[53]
.sym 41854 fft_block.w_fft_in[5]
.sym 41855 w_fft_out[6]
.sym 41856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41857 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[1]
.sym 41858 fft_block.counter_N[2]
.sym 41859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 41864 w_fft_out[37]
.sym 41865 w_fft_out[5]
.sym 41869 fft_block.w_fft_in[14]
.sym 41870 fft_block.counter_N[0]
.sym 41872 w_fft_out[6]
.sym 41873 fft_block.counter_N[0]
.sym 41875 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[0]
.sym 41878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 41879 w_fft_out[6]
.sym 41880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 41881 w_fft_out[54]
.sym 41884 w_fft_out[22]
.sym 41886 fft_block.counter_N[0]
.sym 41887 w_fft_out[6]
.sym 41890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 41891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 41892 w_fft_out[5]
.sym 41893 w_fft_out[37]
.sym 41899 fft_block.w_fft_in[5]
.sym 41903 w_fft_out[37]
.sym 41904 fft_block.counter_N[0]
.sym 41905 w_fft_out[53]
.sym 41908 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[0]
.sym 41909 fft_block.counter_N[1]
.sym 41910 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[1]
.sym 41911 fft_block.counter_N[2]
.sym 41915 fft_block.counter_N[0]
.sym 41916 w_fft_out[5]
.sym 41917 w_fft_out[21]
.sym 41922 fft_block.w_fft_in[14]
.sym 41924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41925 CLK$SB_IO_IN_$glb_clk
.sym 41928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 41929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 41931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 41932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[1]
.sym 41934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[0]
.sym 41940 fft_block.reg_stage.w_input_regs[102]
.sym 41942 fft_block.counter_N[1]
.sym 41943 w_fft_out[6]
.sym 41944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41945 w_fft_out[22]
.sym 41946 w_fft_out[54]
.sym 41947 fft_block.reg_stage.w_input_regs[37]
.sym 41948 fft_block.reg_stage.w_input_regs[101]
.sym 41950 w_fft_out[22]
.sym 41952 fft_block.w_fft_in[11]
.sym 41953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 41954 fft_block.reg_stage.w_input_regs[37]
.sym 41955 w_fft_out[27]
.sym 41959 fft_block.reg_stage.w_cps_reg[17]
.sym 41969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41971 fft_block.reg_stage.w_input_regs[91]
.sym 41975 fft_block.reg_stage.w_input_regs[92]
.sym 41977 fft_block.reg_stage.w_input_regs[93]
.sym 41978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41979 fft_block.reg_stage.w_input_regs[27]
.sym 41985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41988 fft_block.reg_stage.w_input_regs[28]
.sym 41999 fft_block.reg_stage.w_input_regs[29]
.sym 42007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42009 fft_block.reg_stage.w_input_regs[92]
.sym 42010 fft_block.reg_stage.w_input_regs[28]
.sym 42014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42015 fft_block.reg_stage.w_input_regs[27]
.sym 42016 fft_block.reg_stage.w_input_regs[91]
.sym 42019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42020 fft_block.reg_stage.w_input_regs[29]
.sym 42022 fft_block.reg_stage.w_input_regs[93]
.sym 42037 fft_block.reg_stage.w_input_regs[28]
.sym 42038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42040 fft_block.reg_stage.w_input_regs[92]
.sym 42043 fft_block.reg_stage.w_input_regs[91]
.sym 42044 fft_block.reg_stage.w_input_regs[27]
.sym 42045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42047 fft_block.start_calc_$glb_ce
.sym 42048 CLK$SB_IO_IN_$glb_clk
.sym 42052 fft_block.reg_stage.w_cps_reg[17]
.sym 42053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 42054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 42055 fft_block.reg_stage.w_cps_reg[16]
.sym 42057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 42062 fft_block.counter_N[1]
.sym 42065 w_fft_out[41]
.sym 42068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 42071 fft_block.counter_N[2]
.sym 42073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 42080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42081 fft_block.start_calc
.sym 42082 fft_block.reg_stage.w_input_regs[45]
.sym 42083 w_fft_out[43]
.sym 42093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42101 fft_block.reg_stage.w_input_regs[90]
.sym 42103 fft_block.w_fft_in[9]
.sym 42104 fft_block.w_fft_in[10]
.sym 42109 fft_block.w_fft_in[12]
.sym 42110 fft_block.reg_stage.w_input_regs[26]
.sym 42112 fft_block.w_fft_in[11]
.sym 42120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42130 fft_block.reg_stage.w_input_regs[26]
.sym 42131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42132 fft_block.reg_stage.w_input_regs[90]
.sym 42136 fft_block.w_fft_in[10]
.sym 42142 fft_block.w_fft_in[11]
.sym 42154 fft_block.w_fft_in[9]
.sym 42169 fft_block.w_fft_in[12]
.sym 42170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42171 CLK$SB_IO_IN_$glb_clk
.sym 42177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 42179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 42180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 42187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42192 spi_out.addr[0]
.sym 42198 fft_block.reg_stage.w_input_regs[90]
.sym 42199 w_fft_out[44]
.sym 42201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 42203 w_fft_out[25]
.sym 42204 fft_block.sel_in
.sym 42205 fft_block.reg_stage.w_cps_reg[13]
.sym 42207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 42216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 42222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 42224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 42227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 42231 fft_block.reg_stage.w_cps_reg[9]
.sym 42234 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 42239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 42241 fft_block.start_calc
.sym 42244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 42248 fft_block.reg_stage.w_cps_reg[9]
.sym 42253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 42254 fft_block.start_calc
.sym 42259 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 42260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 42261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 42262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 42265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 42293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 42294 CLK$SB_IO_IN_$glb_clk
.sym 42295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 42296 w_fft_out[35]
.sym 42297 w_fft_out[25]
.sym 42298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42299 w_fft_out[47]
.sym 42300 w_fft_out[43]
.sym 42301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 42303 w_fft_out[44]
.sym 42312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 42321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 42324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42325 fft_block.reg_stage.w_c_reg[10]
.sym 42327 fft_block.reg_stage.w_input_regs[26]
.sym 42330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 42340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0[0]
.sym 42344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 42348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 42352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 42354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 42355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 42357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 42363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 42364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 42369 $nextpnr_ICESTORM_LC_32$O
.sym 42371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 42375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 42378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 42379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 42381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 42384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 42385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 42387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 42389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 42391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 42394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 42397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 42400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 42401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 42402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0[0]
.sym 42403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 42406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 42407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 42408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 42413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 42416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 42417 CLK$SB_IO_IN_$glb_clk
.sym 42418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 42419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 42420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 42421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 42422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 42423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 42424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 42425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 42426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 42433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O[1]
.sym 42434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 42437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 42440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 42442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42447 fft_block.reg_stage.w_cps_reg[17]
.sym 42450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 42465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 42470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 42476 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 42482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 42486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 42487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 42493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 42495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 42496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 42500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 42523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 42525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 42526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 42530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 42535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 42539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42540 CLK$SB_IO_IN_$glb_clk
.sym 42541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 42542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 42543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 42544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 42545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 42546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 42549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 42554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 42555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 42558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 42559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 42560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 42561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 42562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 42565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 42577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 42588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 42601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 42648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 42662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 42663 CLK$SB_IO_IN_$glb_clk
.sym 42677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 42679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 42681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 42686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 44241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 44242 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 44243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 44244 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 44245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[2]
.sym 44246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 44247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[0]
.sym 44248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[1]
.sym 44283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 44285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 44286 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 44287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 44289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 44290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 44292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 44296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 44297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 44298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 44299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 44300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 44303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 44305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[0]
.sym 44306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[1]
.sym 44309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 44311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[2]
.sym 44316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 44318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 44322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 44323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 44324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[2]
.sym 44325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 44328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 44329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 44330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 44331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 44336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 44342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 44346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 44347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 44348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[1]
.sym 44349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[0]
.sym 44354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 44355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 44359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 44362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 44363 CLK$SB_IO_IN_$glb_clk
.sym 44364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 44370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[1]
.sym 44371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[2]
.sym 44372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 44373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[4]
.sym 44374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 44375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[6]
.sym 44376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 44382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 44384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 44385 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 44389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 44390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 44392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 44401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 44402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 44419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 44425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 44428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 44446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 44447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 44448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 44449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 44451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 44452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 44454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 44456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 44457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 44458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 44459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 44460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 44472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 44480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 44486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 44491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 44492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 44493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 44494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 44497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 44506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 44509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 44510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 44511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 44512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 44516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 44521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 44525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 44526 CLK$SB_IO_IN_$glb_clk
.sym 44528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 44529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 44530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 44531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 44532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 44533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 44534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 44535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 44541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 44543 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 44546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 44550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 44552 fft_block.reg_stage.w_cps_reg[8]
.sym 44553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 44557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 44559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 44560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 44563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 44569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 44571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 44575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 44577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 44581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[6]
.sym 44584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 44585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 44586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 44591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 44592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 44595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 44596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 44599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 44602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 44608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 44609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 44615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 44616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 44617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 44621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 44622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[6]
.sym 44623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 44629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 44635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 44641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 44646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 44648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 44649 CLK$SB_IO_IN_$glb_clk
.sym 44651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I0[0]
.sym 44652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 44653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 44654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 44655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 44656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 44657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 44658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 44667 fft_block.reg_stage.w_cms_in[1]
.sym 44669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 44671 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 44672 fft_block.reg_stage.w_cms_in[0]
.sym 44675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 44676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 44677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 44678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 44679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 44680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 44682 fft_block.start_calc
.sym 44683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 44694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 44698 fft_block.start_calc
.sym 44700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 44702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 44703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 44706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 44713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 44728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 44737 fft_block.start_calc
.sym 44740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 44745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 44758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 44764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 44767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 44771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 44772 CLK$SB_IO_IN_$glb_clk
.sym 44774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 44775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 44777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 44778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 44779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 44787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[6]
.sym 44790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 44792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 44793 fft_block.reg_stage.w_cps_in[8]
.sym 44794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 44796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 44799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 44800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 44804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 44805 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 44807 fft_block.counter_N[0]
.sym 44820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 44825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 44829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 44880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 44887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 44892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 44894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O_$glb_ce
.sym 44895 CLK$SB_IO_IN_$glb_clk
.sym 44896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 44897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[3]
.sym 44899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2[3]
.sym 44900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2[2]
.sym 44901 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 44902 spi_out.send_data[0]
.sym 44903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 44904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 44908 fft_block.w_fft_in[11]
.sym 44912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 44913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 44918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 44922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 44924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 44926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 44930 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 44932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 44941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 44944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 44946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 44949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 44956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 44959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 44961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 44968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 44974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 44977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 44980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 44986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 44992 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 44998 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 45003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 45017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 45018 CLK$SB_IO_IN_$glb_clk
.sym 45020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 45021 fft_block.w_fft_in[10]
.sym 45022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 45023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[2]
.sym 45024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 45026 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 45027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 45031 w_fft_out[35]
.sym 45035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 45037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 45042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 45044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45046 fft_block.w_fft_in[0]
.sym 45047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 45048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 45050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 45053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 45054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 45055 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 45061 w_fft_out[32]
.sym 45063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 45064 w_fft_out[24]
.sym 45066 fft_block.counter_N[2]
.sym 45067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 45068 fft_block.counter_N[1]
.sym 45069 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 45070 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[3]
.sym 45071 w_fft_out[48]
.sym 45072 fft_block.counter_N[2]
.sym 45073 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 45074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 45075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 45076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 45077 fft_block.counter_N[0]
.sym 45078 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 45079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 45080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 45083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 45084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 45087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 45089 fft_block.sel_in
.sym 45092 fft_block.sel_in
.sym 45094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 45095 w_fft_out[24]
.sym 45096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 45100 fft_block.sel_in
.sym 45101 fft_block.counter_N[2]
.sym 45102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 45103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 45107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 45109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 45114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 45118 fft_block.counter_N[2]
.sym 45119 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 45120 fft_block.sel_in
.sym 45121 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 45124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 45125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 45126 fft_block.counter_N[2]
.sym 45127 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[3]
.sym 45131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 45136 fft_block.counter_N[1]
.sym 45137 w_fft_out[32]
.sym 45138 w_fft_out[48]
.sym 45139 fft_block.counter_N[0]
.sym 45140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 45141 CLK$SB_IO_IN_$glb_clk
.sym 45143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I2[3]
.sym 45144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 45145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 45146 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 45147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 45148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45149 fft_block.w_fft_in[9]
.sym 45150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 45155 w_fft_out[32]
.sym 45156 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[3]
.sym 45157 fft_block.w_fft_in[0]
.sym 45158 fft_block.counter_N[2]
.sym 45164 fft_block.w_fft_in[10]
.sym 45165 fft_block.w_fft_in[8]
.sym 45167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 45170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 45172 fft_block.w_fft_in[9]
.sym 45175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 45176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 45177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 45187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 45190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 45191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 45192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 45196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 45198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 45199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 45203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 45204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 45206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 45207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 45213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 45218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 45219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 45220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 45224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 45229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 45235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 45236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 45237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 45241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 45244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 45248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 45254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 45256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 45259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 45262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 45263 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 45264 CLK$SB_IO_IN_$glb_clk
.sym 45266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 45267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 45268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 45269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45271 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 45272 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 45273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45274 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 45279 fft_block.w_fft_in[9]
.sym 45281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 45282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 45283 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[3]
.sym 45285 fft_block.counter_N[1]
.sym 45287 fft_block.counter_N[0]
.sym 45289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45292 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 45293 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 45294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 45295 fft_block.sel_in
.sym 45298 fft_block.w_fft_in[11]
.sym 45299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 45300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 45301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 45308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 45313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 45314 fft_block.sel_in
.sym 45315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 45318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 45322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 45329 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 45330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45333 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 45334 fft_block.counter_N[2]
.sym 45335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 45337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 45340 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 45341 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 45342 fft_block.counter_N[2]
.sym 45343 fft_block.sel_in
.sym 45346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 45347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 45348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 45358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 45361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 45364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 45365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 45370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 45373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 45376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 45382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 45385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 45386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O_$glb_ce
.sym 45387 CLK$SB_IO_IN_$glb_clk
.sym 45388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 45389 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 45390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 45391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 45393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[14]
.sym 45394 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 45395 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I0[0]
.sym 45396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45403 fft_block.counter_N[0]
.sym 45405 spi_out.send_data[3]
.sym 45407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[3]
.sym 45408 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 45412 fft_block.counter_N[0]
.sym 45413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 45415 fft_block.w_fft_in[3]
.sym 45417 addr_count[1]
.sym 45419 fft_block.w_fft_in[2]
.sym 45421 addr_count[2]
.sym 45423 fft_block.w_fft_in[12]
.sym 45430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 45433 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[2]
.sym 45434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 45435 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[1]
.sym 45436 fft_block.counter_N[2]
.sym 45438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 45439 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[3]
.sym 45440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 45441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 45444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 45447 addr_count[2]
.sym 45449 addr_count[0]
.sym 45450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[14]
.sym 45451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 45452 addr_count[1]
.sym 45455 fft_block.sel_in
.sym 45456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 45457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 45460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 45463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 45464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 45469 addr_count[0]
.sym 45470 addr_count[1]
.sym 45471 addr_count[2]
.sym 45472 fft_block.sel_in
.sym 45475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 45476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 45477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 45478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 45482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[14]
.sym 45483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 45487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 45488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 45493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 45495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 45496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 45499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 45502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 45505 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[1]
.sym 45506 fft_block.counter_N[2]
.sym 45507 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[2]
.sym 45508 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[3]
.sym 45509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 45510 CLK$SB_IO_IN_$glb_clk
.sym 45511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 45512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 45513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 45514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 45515 fft_block.w_fft_in[12]
.sym 45516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 45517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 45519 fft_block.w_fft_in[3]
.sym 45529 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[2]
.sym 45531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 45535 fft_block.counter_N[0]
.sym 45536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45539 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 45541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 45542 $PACKER_VCC_NET
.sym 45543 fft_block.w_fft_in[3]
.sym 45545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 45547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45554 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 45555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 45558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 45559 addr_count[0]
.sym 45560 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 45562 fft_block.counter_N[2]
.sym 45563 fft_block.counter_N[1]
.sym 45564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 45565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 45566 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 45568 fft_block.counter_N[0]
.sym 45570 fft_block.sel_in
.sym 45571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 45574 w_fft_out[51]
.sym 45576 w_fft_out[35]
.sym 45577 addr_count[1]
.sym 45580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 45581 addr_count[2]
.sym 45582 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 45584 fft_block.sel_in
.sym 45586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 45588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 45592 fft_block.counter_N[1]
.sym 45593 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 45594 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 45595 fft_block.counter_N[2]
.sym 45598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 45606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 45610 addr_count[0]
.sym 45611 addr_count[2]
.sym 45612 fft_block.sel_in
.sym 45613 addr_count[1]
.sym 45616 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 45617 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 45618 fft_block.sel_in
.sym 45619 fft_block.counter_N[2]
.sym 45625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 45628 w_fft_out[51]
.sym 45630 w_fft_out[35]
.sym 45631 fft_block.counter_N[0]
.sym 45632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 45633 CLK$SB_IO_IN_$glb_clk
.sym 45635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 45636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45637 fft_block.reg_stage.w_input_regs[108]
.sym 45638 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[2]
.sym 45639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 45640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 45642 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[1]
.sym 45644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 45647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 45648 fft_block.counter_N[2]
.sym 45649 fft_block.w_fft_in[13]
.sym 45650 fft_block.w_fft_in[12]
.sym 45652 fft_block.w_fft_in[3]
.sym 45655 fft_block.w_fft_in[1]
.sym 45657 fft_block.counter_N[2]
.sym 45658 fft_block.w_fft_in[2]
.sym 45659 fft_block.reg_stage.w_input_regs[109]
.sym 45660 fft_block.reg_stage.w_input_regs[111]
.sym 45661 fft_block.w_fft_in[6]
.sym 45663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 45666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45667 fft_block.reg_stage.w_input_regs[38]
.sym 45668 fft_block.w_fft_in[15]
.sym 45670 fft_block.reg_stage.w_input_regs[100]
.sym 45676 fft_block.counter_N[2]
.sym 45677 fft_block.counter_N[1]
.sym 45678 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 45682 spi_out.addr[1]
.sym 45685 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 45687 addr_count[0]
.sym 45689 fft_block.w_fft_in[13]
.sym 45690 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 45693 addr_count[2]
.sym 45694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45695 spi_out.addr[0]
.sym 45698 w_fft_out[44]
.sym 45699 fft_block.sel_in
.sym 45701 spi_out.addr[3]
.sym 45702 spi_out.addr[2]
.sym 45703 addr_count[1]
.sym 45704 fft_block.counter_N[0]
.sym 45705 w_fft_out[60]
.sym 45706 addr_count[1]
.sym 45707 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[1]
.sym 45709 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[1]
.sym 45710 addr_count[1]
.sym 45711 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 45712 fft_block.sel_in
.sym 45715 fft_block.counter_N[1]
.sym 45716 w_fft_out[44]
.sym 45717 fft_block.counter_N[0]
.sym 45718 w_fft_out[60]
.sym 45721 spi_out.addr[1]
.sym 45722 spi_out.addr[2]
.sym 45723 spi_out.addr[3]
.sym 45724 spi_out.addr[0]
.sym 45733 fft_block.w_fft_in[13]
.sym 45740 addr_count[1]
.sym 45741 addr_count[2]
.sym 45742 addr_count[0]
.sym 45745 addr_count[1]
.sym 45746 addr_count[2]
.sym 45747 addr_count[0]
.sym 45751 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 45752 fft_block.counter_N[2]
.sym 45753 fft_block.sel_in
.sym 45754 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 45755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45756 CLK$SB_IO_IN_$glb_clk
.sym 45758 fft_block.reg_stage.w_input_regs[36]
.sym 45759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 45760 fft_block.reg_stage.w_input_regs[38]
.sym 45761 fft_block.w_fft_in[7]
.sym 45762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 45764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45765 fft_block.w_fft_in[6]
.sym 45766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 45770 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[1]
.sym 45771 fft_block.counter_N[1]
.sym 45772 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 45773 fft_block.counter_N[0]
.sym 45774 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 45775 addr_count[0]
.sym 45776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 45777 fft_block.w_fft_in[1]
.sym 45779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 45780 fft_block.reg_stage.w_input_regs[109]
.sym 45782 fft_block.reg_stage.w_input_regs[108]
.sym 45784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 45786 fft_block.reg_stage.w_input_regs[111]
.sym 45788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 45789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45790 fft_block.w_fft_in[11]
.sym 45791 fft_block.reg_stage.w_input_regs[36]
.sym 45792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 45799 fft_block.w_fft_in[4]
.sym 45800 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[0]
.sym 45803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 45807 fft_block.w_fft_in[11]
.sym 45809 fft_block.w_fft_in[15]
.sym 45813 fft_block.counter_N[0]
.sym 45814 w_fft_out[39]
.sym 45815 w_fft_out[55]
.sym 45816 spi_out.addr[3]
.sym 45817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45818 fft_block.w_fft_in[7]
.sym 45819 spi_out.addr[1]
.sym 45821 spi_out.addr[2]
.sym 45823 spi_out.addr[0]
.sym 45825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 45826 fft_block.counter_N[1]
.sym 45828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 45829 fft_block.counter_N[2]
.sym 45830 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]
.sym 45832 fft_block.counter_N[1]
.sym 45833 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[0]
.sym 45834 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]
.sym 45835 fft_block.counter_N[2]
.sym 45839 w_fft_out[55]
.sym 45840 fft_block.counter_N[0]
.sym 45841 w_fft_out[39]
.sym 45844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 45845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 45846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 45847 fft_block.counter_N[2]
.sym 45851 fft_block.w_fft_in[4]
.sym 45857 fft_block.w_fft_in[11]
.sym 45864 fft_block.w_fft_in[7]
.sym 45871 fft_block.w_fft_in[15]
.sym 45874 spi_out.addr[0]
.sym 45875 spi_out.addr[1]
.sym 45876 spi_out.addr[3]
.sym 45877 spi_out.addr[2]
.sym 45878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45879 CLK$SB_IO_IN_$glb_clk
.sym 45881 fft_block.reg_stage.w_input_regs[43]
.sym 45882 fft_block.reg_stage.w_input_regs[47]
.sym 45883 fft_block.reg_stage.w_input_regs[39]
.sym 45884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 45894 fft_block.counter_N[0]
.sym 45895 fft_block.reg_stage.w_input_regs[103]
.sym 45896 fft_block.w_fft_in[7]
.sym 45901 fft_block.counter_N[0]
.sym 45902 fft_block.reg_stage.w_input_regs[37]
.sym 45903 fft_block.reg_stage.w_input_regs[107]
.sym 45904 fft_block.reg_stage.w_input_regs[38]
.sym 45905 fft_block.reg_stage.w_input_regs[45]
.sym 45906 spi_out.addr[2]
.sym 45907 fft_block.w_fft_in[7]
.sym 45908 fft_block.w_fft_in[12]
.sym 45910 fft_block.reg_stage.w_input_regs[107]
.sym 45911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 45912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 45913 fft_block.reg_stage.w_input_regs[44]
.sym 45915 fft_block.w_fft_in[6]
.sym 45923 w_fft_out[22]
.sym 45925 fft_block.counter_N[2]
.sym 45926 fft_block.reg_stage.w_input_regs[102]
.sym 45927 fft_block.reg_stage.w_input_regs[103]
.sym 45928 fft_block.counter_N[1]
.sym 45930 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]
.sym 45931 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1]
.sym 45932 fft_block.reg_stage.w_input_regs[38]
.sym 45934 fft_block.reg_stage.w_input_regs[107]
.sym 45935 fft_block.counter_N[0]
.sym 45938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 45939 w_fft_out[38]
.sym 45940 fft_block.reg_stage.w_input_regs[39]
.sym 45942 w_fft_out[54]
.sym 45943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45946 fft_block.reg_stage.w_input_regs[43]
.sym 45949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 45955 fft_block.counter_N[0]
.sym 45957 w_fft_out[54]
.sym 45958 w_fft_out[38]
.sym 45961 fft_block.reg_stage.w_input_regs[103]
.sym 45962 fft_block.reg_stage.w_input_regs[39]
.sym 45963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 45968 w_fft_out[22]
.sym 45969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 45970 w_fft_out[38]
.sym 45973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45975 fft_block.reg_stage.w_input_regs[38]
.sym 45976 fft_block.reg_stage.w_input_regs[102]
.sym 45980 fft_block.reg_stage.w_input_regs[38]
.sym 45981 fft_block.reg_stage.w_input_regs[102]
.sym 45982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45985 fft_block.reg_stage.w_input_regs[43]
.sym 45986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45987 fft_block.reg_stage.w_input_regs[107]
.sym 45991 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1]
.sym 45992 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]
.sym 45993 fft_block.counter_N[1]
.sym 45994 fft_block.counter_N[2]
.sym 45997 fft_block.reg_stage.w_input_regs[103]
.sym 45998 fft_block.reg_stage.w_input_regs[39]
.sym 45999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46001 fft_block.start_calc_$glb_ce
.sym 46002 CLK$SB_IO_IN_$glb_clk
.sym 46004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 46005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 46007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 46009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 46010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 46011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46023 fft_block.counter_N[0]
.sym 46024 fft_block.reg_stage.w_input_regs[110]
.sym 46031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 46032 w_fft_out[47]
.sym 46036 fft_block.reg_stage.w_input_regs[110]
.sym 46039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 46049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 46053 fft_block.reg_stage.w_input_regs[43]
.sym 46054 fft_block.reg_stage.w_input_regs[108]
.sym 46056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 46057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 46064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 46066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 46069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 46070 fft_block.reg_stage.w_input_regs[107]
.sym 46071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46073 fft_block.reg_stage.w_input_regs[44]
.sym 46084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 46090 fft_block.reg_stage.w_input_regs[107]
.sym 46092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46093 fft_block.reg_stage.w_input_regs[43]
.sym 46096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 46105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 46108 fft_block.reg_stage.w_input_regs[44]
.sym 46110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46111 fft_block.reg_stage.w_input_regs[108]
.sym 46115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 46122 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 46124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 46125 CLK$SB_IO_IN_$glb_clk
.sym 46127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 46128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 46129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 46130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 46131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 46133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 46134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 46139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 46142 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 46144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 46145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 46148 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 46153 fft_block.reg_stage.w_input_regs[111]
.sym 46154 fft_block.reg_stage.w_input_regs[47]
.sym 46157 w_fft_out[47]
.sym 46158 fft_block.reg_stage.w_input_regs[100]
.sym 46159 fft_block.reg_stage.w_input_regs[109]
.sym 46160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 46174 fft_block.reg_stage.w_cps_in[7]
.sym 46177 fft_block.reg_stage.w_cps_in[8]
.sym 46179 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 46180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 46182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 46194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 46195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 46215 fft_block.reg_stage.w_cps_in[8]
.sym 46219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 46220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 46221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 46225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 46227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 46232 fft_block.reg_stage.w_cps_in[7]
.sym 46243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 46244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 46245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 46247 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 46248 CLK$SB_IO_IN_$glb_clk
.sym 46250 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[6]
.sym 46251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 46252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 46253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[2]
.sym 46254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 46255 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 46257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 46262 spi_out.addr[0]
.sym 46263 fft_block.reg_stage.w_input_regs[46]
.sym 46268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 46270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 46274 fft_block.reg_stage.w_input_regs[108]
.sym 46275 fft_block.reg_stage.w_cps_reg[17]
.sym 46276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 46278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 46279 fft_block.reg_stage.w_input_regs[36]
.sym 46280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 46281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 46299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 46302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 46311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 46316 fft_block.reg_stage.w_c_reg[10]
.sym 46319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 46321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 46348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 46349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 46350 fft_block.reg_stage.w_c_reg[10]
.sym 46360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 46362 fft_block.reg_stage.w_c_reg[10]
.sym 46363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 46366 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 46367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 46369 fft_block.reg_stage.w_c_reg[10]
.sym 46370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 46371 CLK$SB_IO_IN_$glb_clk
.sym 46373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 46374 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 46377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 46378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 46379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 46380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 46398 fft_block.reg_stage.w_input_regs[44]
.sym 46402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 46408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 46415 fft_block.reg_stage.w_input_regs[45]
.sym 46418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 46419 fft_block.reg_stage.w_input_regs[90]
.sym 46420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 46421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 46422 fft_block.reg_stage.w_input_regs[44]
.sym 46423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46424 fft_block.reg_stage.w_input_regs[47]
.sym 46425 fft_block.reg_stage.w_input_regs[111]
.sym 46426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 46428 fft_block.reg_stage.w_input_regs[100]
.sym 46429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46431 fft_block.reg_stage.w_input_regs[109]
.sym 46432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 46434 fft_block.reg_stage.w_input_regs[108]
.sym 46436 fft_block.reg_stage.w_input_regs[26]
.sym 46438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 46439 fft_block.reg_stage.w_input_regs[36]
.sym 46441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 46443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46449 fft_block.reg_stage.w_input_regs[36]
.sym 46450 fft_block.reg_stage.w_input_regs[100]
.sym 46453 fft_block.reg_stage.w_input_regs[90]
.sym 46454 fft_block.reg_stage.w_input_regs[26]
.sym 46456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 46461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 46466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46467 fft_block.reg_stage.w_input_regs[47]
.sym 46468 fft_block.reg_stage.w_input_regs[111]
.sym 46471 fft_block.reg_stage.w_input_regs[108]
.sym 46473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46474 fft_block.reg_stage.w_input_regs[44]
.sym 46477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 46478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 46483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 46485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 46486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 46489 fft_block.reg_stage.w_input_regs[45]
.sym 46490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46491 fft_block.reg_stage.w_input_regs[109]
.sym 46493 fft_block.start_calc_$glb_ce
.sym 46494 CLK$SB_IO_IN_$glb_clk
.sym 46496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 46497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 46500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 46501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 46502 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 46503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46512 fft_block.start_calc
.sym 46517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 46523 w_fft_out[47]
.sym 46528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 46531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 46538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 46543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 46544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 46546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 46547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 46548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 46549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 46550 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 46552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 46553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 46558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 46561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 46562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 46563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 46571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 46572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 46573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 46576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 46579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 46582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 46583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 46584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 46585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 46589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 46590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 46594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 46596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 46597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 46601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 46602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 46609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 46612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 46615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 46616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 46617 CLK$SB_IO_IN_$glb_clk
.sym 46618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 46631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 46635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 46636 fft_block.start_calc
.sym 46640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 46642 fft_block.reg_stage.w_cps_reg[13]
.sym 46660 fft_block.reg_stage.w_cps_reg[17]
.sym 46661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 46663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 46668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 46670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 46671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 46672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 46673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 46688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 46693 fft_block.reg_stage.w_cps_reg[17]
.sym 46694 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 46695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 46699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 46700 fft_block.reg_stage.w_cps_reg[17]
.sym 46702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 46705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 46706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 46707 fft_block.reg_stage.w_cps_reg[17]
.sym 46711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 46712 fft_block.reg_stage.w_cps_reg[17]
.sym 46714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 46717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 46718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 46719 fft_block.reg_stage.w_cps_reg[17]
.sym 46736 fft_block.reg_stage.w_cps_reg[17]
.sym 46737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 46738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 46739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 46740 CLK$SB_IO_IN_$glb_clk
.sym 48318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 48319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[1]
.sym 48321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 48322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 48323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[6]
.sym 48324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 48325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[0]
.sym 48336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 48361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[1]
.sym 48368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 48371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 48376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 48377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 48378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 48382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 48384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 48385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[1]
.sym 48386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 48391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[0]
.sym 48396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 48402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 48405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 48411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 48418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 48423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[1]
.sym 48424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[0]
.sym 48425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 48426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[1]
.sym 48430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 48436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 48439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 48440 CLK$SB_IO_IN_$glb_clk
.sym 48446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 48447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 48448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[4]
.sym 48449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 48450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 48451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 48452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 48453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 48467 fft_block.reg_stage.w_cms_in[1]
.sym 48478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 48487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 48496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 48498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 48502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 48523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 48531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 48543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 48546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 48550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 48552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 48554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 48555 $nextpnr_ICESTORM_LC_35$O
.sym 48558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 48561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 48564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 48567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 48570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 48573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 48576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 48577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 48579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 48581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 48583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 48585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 48587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 48589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 48591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 48594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 48595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 48597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 48599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 48601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 48605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 48606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 48607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 48609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 48610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 48611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 48612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 48623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 48624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 48625 fft_block.reg_stage.w_cps_in[8]
.sym 48631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 48633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 48635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 48637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 48641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 48647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 48649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 48651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 48652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 48653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 48656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 48658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 48664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 48672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 48678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 48681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 48682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 48684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 48687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 48688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 48690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 48692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 48694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 48696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 48699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 48700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 48702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 48704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 48706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 48708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 48710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 48712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 48716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 48718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 48721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 48722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 48728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 48729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 48730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 48731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 48732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 48733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 48734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 48735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 48739 fft_block.counter_N[0]
.sym 48741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 48745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 48747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 48748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 48752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 48753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 48755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 48756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 48757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 48758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 48760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I0[0]
.sym 48761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 48772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 48773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 48774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 48776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 48778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 48781 fft_block.reg_stage.w_cps_reg[8]
.sym 48782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 48784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 48788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 48789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 48802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 48803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 48805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 48808 fft_block.reg_stage.w_cps_reg[8]
.sym 48809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 48810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 48816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 48821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 48827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 48832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 48833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 48834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 48838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 48845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 48848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E_$glb_ce
.sym 48849 CLK$SB_IO_IN_$glb_clk
.sym 48851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[2]
.sym 48852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 48853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 48854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[1]
.sym 48855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 48856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 48857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 48858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 48861 fft_block.w_fft_in[10]
.sym 48867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 48873 fft_block.reg_stage.w_cps_in[7]
.sym 48875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 48878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 48879 fft_block.counter_N[0]
.sym 48882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 48883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 48886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 48893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 48894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 48901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 48903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 48908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 48912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 48927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 48934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 48946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 48950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 48958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 48971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 48972 CLK$SB_IO_IN_$glb_clk
.sym 48974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 48975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 48976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 48977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 48978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 48979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 48980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[0]
.sym 48981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 48986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 48987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 48991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 48992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 49000 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 49002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 49003 fft_block.reg_stage.w_c_reg[10]
.sym 49004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 49007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 49017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 49018 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 49020 fft_block.counter_N[1]
.sym 49021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[1]
.sym 49022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[3]
.sym 49024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 49026 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[2]
.sym 49028 fft_block.counter_N[1]
.sym 49029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 49030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2[3]
.sym 49034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2[2]
.sym 49035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49038 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 49039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49042 fft_block.counter_N[0]
.sym 49043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[0]
.sym 49046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 49048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 49050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49051 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 49060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[1]
.sym 49061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[3]
.sym 49062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[2]
.sym 49063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[0]
.sym 49066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49074 fft_block.counter_N[1]
.sym 49075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49078 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 49079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 49080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2[2]
.sym 49081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2[3]
.sym 49084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 49085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49086 fft_block.counter_N[1]
.sym 49087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 49090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 49091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49092 fft_block.counter_N[1]
.sym 49093 fft_block.counter_N[0]
.sym 49095 CLK$SB_IO_IN_$glb_clk
.sym 49097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 49098 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 49099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 49100 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 49101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49102 spi_out.send_data[1]
.sym 49103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49104 spi_out.send_data[2]
.sym 49109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 49114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 49118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 49122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 49123 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49129 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 49138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 49140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49143 w_fft_out[32]
.sym 49144 fft_block.counter_N[2]
.sym 49146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 49148 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49149 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 49150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 49152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 49153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 49154 fft_block.counter_N[0]
.sym 49155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 49156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 49157 fft_block.counter_N[1]
.sym 49158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 49162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 49164 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 49165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 49167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 49168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 49178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 49179 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 49180 fft_block.counter_N[2]
.sym 49183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49185 fft_block.counter_N[0]
.sym 49186 fft_block.counter_N[1]
.sym 49189 w_fft_out[32]
.sym 49190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 49191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 49192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 49195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 49197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 49202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 49203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 49204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 49209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 49210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 49213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 49214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 49216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 49218 CLK$SB_IO_IN_$glb_clk
.sym 49219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 49220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 49221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 49224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 49225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 49226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49227 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 49229 spi_out.send_data[1]
.sym 49235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 49236 fft_block.w_fft_in[10]
.sym 49237 spi_out.send_data[2]
.sym 49240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 49242 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 49246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 49248 fft_block.w_fft_in[9]
.sym 49251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 49252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49263 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 49264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 49269 fft_block.counter_N[1]
.sym 49270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 49271 fft_block.counter_N[0]
.sym 49272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I2[2]
.sym 49274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 49275 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[3]
.sym 49277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I2[3]
.sym 49279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 49282 fft_block.counter_N[2]
.sym 49283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 49285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 49287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49288 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 49289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 49290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 49292 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 49295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 49297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 49301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 49303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 49306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49312 fft_block.counter_N[0]
.sym 49313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49314 fft_block.counter_N[1]
.sym 49315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 49321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 49324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 49326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 49327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 49330 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 49331 fft_block.counter_N[2]
.sym 49332 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 49333 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[3]
.sym 49337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I2[3]
.sym 49339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I2[2]
.sym 49340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 49341 CLK$SB_IO_IN_$glb_clk
.sym 49342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 49344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 49347 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 49348 spi_out.send_data[3]
.sym 49349 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[1]
.sym 49350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 49355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 49358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 49368 fft_block.counter_N[0]
.sym 49371 fft_block.counter_N[1]
.sym 49372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49373 fft_block.counter_N[1]
.sym 49374 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 49377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49378 fft_block.counter_N[1]
.sym 49387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I2[3]
.sym 49393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[3]
.sym 49395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 49396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 49397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 49398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 49399 fft_block.counter_N[1]
.sym 49403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I2[2]
.sym 49404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 49410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[2]
.sym 49413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 49414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 49418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 49425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 49429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[3]
.sym 49430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[2]
.sym 49435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 49436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 49442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 49443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 49447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49453 fft_block.counter_N[1]
.sym 49454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I2[3]
.sym 49460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 49461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I2[2]
.sym 49462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 49463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 49464 CLK$SB_IO_IN_$glb_clk
.sym 49466 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[0]
.sym 49467 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 49468 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 49469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 49470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 49471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 49472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 49482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 49483 fft_block.w_fft_in[0]
.sym 49487 $PACKER_VCC_NET
.sym 49490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49492 spi_out.addr[2]
.sym 49494 spi_out.addr[3]
.sym 49495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49496 fft_block.reg_stage.w_c_reg[10]
.sym 49497 spi_out.addr[3]
.sym 49499 spi_out.addr[0]
.sym 49501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 49511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 49516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 49518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 49523 spi_out.addr[0]
.sym 49524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 49526 fft_block.counter_N[0]
.sym 49527 spi_out.addr[1]
.sym 49528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 49531 fft_block.counter_N[1]
.sym 49533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 49534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 49536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 49538 fft_block.counter_N[1]
.sym 49540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 49542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 49543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 49546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49547 spi_out.addr[0]
.sym 49548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49549 spi_out.addr[1]
.sym 49552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 49554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 49555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 49567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 49570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49571 fft_block.counter_N[1]
.sym 49572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49577 fft_block.counter_N[0]
.sym 49578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49579 fft_block.counter_N[1]
.sym 49582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 49584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 49586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O_$glb_ce
.sym 49587 CLK$SB_IO_IN_$glb_clk
.sym 49588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 49589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 49590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 49591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_I2[3]
.sym 49592 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I0[1]
.sym 49593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_I2[2]
.sym 49594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 49595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 49604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 49607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49613 spi_out.addr[1]
.sym 49615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 49618 spi_out.addr[3]
.sym 49619 fft_block.w_fft_in[3]
.sym 49620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 49621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 49623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 49624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 49631 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 49632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 49634 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[3]
.sym 49636 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I0[0]
.sym 49638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 49639 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 49642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 49643 fft_block.counter_N[2]
.sym 49648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 49649 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I0[1]
.sym 49650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 49653 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I0[3]
.sym 49654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 49658 fft_block.sel_in
.sym 49660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 49661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 49666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 49670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 49675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 49678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 49681 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I0[1]
.sym 49682 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I0[0]
.sym 49683 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I0[3]
.sym 49684 fft_block.counter_N[2]
.sym 49687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 49689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 49690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 49693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 49694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 49695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 49699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 49701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 49705 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 49706 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 49707 fft_block.sel_in
.sym 49708 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[3]
.sym 49709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 49710 CLK$SB_IO_IN_$glb_clk
.sym 49712 fft_block.reg_stage.w_input_regs[35]
.sym 49713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_I2[2]
.sym 49714 fft_block.reg_stage.w_input_regs[44]
.sym 49715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_I2[3]
.sym 49717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 49718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 49719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49726 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 49737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49739 fft_block.w_fft_in[6]
.sym 49741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 49743 spi_out.addr[0]
.sym 49744 fft_block.reg_stage.w_input_regs[46]
.sym 49745 fft_block.w_fft_in[9]
.sym 49747 fft_block.w_fft_in[7]
.sym 49753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 49756 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[2]
.sym 49757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 49758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49759 fft_block.counter_N[0]
.sym 49762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 49763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 49764 fft_block.w_fft_in[12]
.sym 49765 fft_block.counter_N[1]
.sym 49766 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[1]
.sym 49768 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 49769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 49772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 49774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 49775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 49776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 49780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49782 fft_block.counter_N[2]
.sym 49783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 49786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 49789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 49792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 49794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 49795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 49798 fft_block.w_fft_in[12]
.sym 49804 fft_block.counter_N[1]
.sym 49805 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 49806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49807 fft_block.counter_N[0]
.sym 49810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 49811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 49813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 49816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 49817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 49818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 49819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 49822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 49823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 49824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 49825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 49828 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[2]
.sym 49829 fft_block.counter_N[2]
.sym 49830 fft_block.counter_N[1]
.sym 49831 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[1]
.sym 49832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49833 CLK$SB_IO_IN_$glb_clk
.sym 49835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 49836 w_fft_out[46]
.sym 49837 w_fft_out[45]
.sym 49838 w_fft_out[40]
.sym 49839 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 49840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 49841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 49842 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[1]
.sym 49843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 49848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 49850 fft_block.reg_stage.w_input_regs[45]
.sym 49853 fft_block.reg_stage.w_input_regs[108]
.sym 49854 fft_block.reg_stage.w_input_regs[35]
.sym 49856 fft_block.w_fft_in[2]
.sym 49857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 49858 fft_block.reg_stage.w_input_regs[44]
.sym 49859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 49862 fft_block.counter_N[1]
.sym 49863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 49864 fft_block.reg_stage.w_input_regs[43]
.sym 49865 fft_block.sel_in
.sym 49866 fft_block.reg_stage.w_input_regs[47]
.sym 49867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 49868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 49877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49878 fft_block.counter_N[1]
.sym 49880 fft_block.counter_N[0]
.sym 49883 fft_block.sel_in
.sym 49884 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[0]
.sym 49885 spi_out.addr[1]
.sym 49886 fft_block.counter_N[1]
.sym 49887 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[1]
.sym 49888 spi_out.addr[3]
.sym 49891 fft_block.w_fft_in[6]
.sym 49892 fft_block.w_fft_in[4]
.sym 49894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 49896 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 49897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49898 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[2]
.sym 49899 w_fft_out[39]
.sym 49900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 49903 spi_out.addr[0]
.sym 49904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_I1[1]
.sym 49905 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[2]
.sym 49906 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[0]
.sym 49907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_I1[1]
.sym 49911 fft_block.w_fft_in[4]
.sym 49915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49916 fft_block.counter_N[1]
.sym 49917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_I1[1]
.sym 49918 fft_block.counter_N[0]
.sym 49921 fft_block.w_fft_in[6]
.sym 49927 fft_block.sel_in
.sym 49928 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[2]
.sym 49929 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[0]
.sym 49930 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[1]
.sym 49933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 49934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 49936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 49939 fft_block.counter_N[1]
.sym 49940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_I1[1]
.sym 49941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49942 fft_block.counter_N[0]
.sym 49945 spi_out.addr[0]
.sym 49946 w_fft_out[39]
.sym 49947 spi_out.addr[1]
.sym 49948 spi_out.addr[3]
.sym 49951 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[0]
.sym 49952 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 49953 fft_block.sel_in
.sym 49954 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[2]
.sym 49955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49956 CLK$SB_IO_IN_$glb_clk
.sym 49958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 49959 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 49960 fft_block.reg_stage.w_input_regs[102]
.sym 49961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_I1[1]
.sym 49963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 49965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_I1[1]
.sym 49970 fft_block.reg_stage.w_input_regs[36]
.sym 49974 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 49975 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[1]
.sym 49976 fft_block.reg_stage.w_input_regs[99]
.sym 49979 fft_block.reg_stage.w_input_regs[110]
.sym 49981 w_fft_out[45]
.sym 49982 w_fft_out[45]
.sym 49983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49984 fft_block.reg_stage.w_c_reg[10]
.sym 49985 spi_out.addr[0]
.sym 49986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 49987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49990 spi_out.addr[3]
.sym 49999 fft_block.reg_stage.w_input_regs[36]
.sym 50000 fft_block.reg_stage.w_input_regs[109]
.sym 50001 spi_out.addr[0]
.sym 50002 fft_block.w_fft_in[7]
.sym 50003 fft_block.w_fft_in[11]
.sym 50005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50015 spi_out.addr[2]
.sym 50016 spi_out.addr[3]
.sym 50017 fft_block.w_fft_in[15]
.sym 50018 fft_block.reg_stage.w_input_regs[100]
.sym 50019 fft_block.reg_stage.w_input_regs[110]
.sym 50020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50021 fft_block.reg_stage.w_input_regs[37]
.sym 50022 fft_block.reg_stage.w_input_regs[101]
.sym 50024 fft_block.reg_stage.w_input_regs[45]
.sym 50026 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50027 spi_out.addr[1]
.sym 50029 fft_block.reg_stage.w_input_regs[46]
.sym 50030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50032 fft_block.w_fft_in[11]
.sym 50041 fft_block.w_fft_in[15]
.sym 50045 fft_block.w_fft_in[7]
.sym 50050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50051 fft_block.reg_stage.w_input_regs[45]
.sym 50052 fft_block.reg_stage.w_input_regs[109]
.sym 50056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50057 fft_block.reg_stage.w_input_regs[46]
.sym 50058 fft_block.reg_stage.w_input_regs[110]
.sym 50062 fft_block.reg_stage.w_input_regs[101]
.sym 50063 fft_block.reg_stage.w_input_regs[37]
.sym 50065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50068 fft_block.reg_stage.w_input_regs[36]
.sym 50069 fft_block.reg_stage.w_input_regs[100]
.sym 50070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50074 spi_out.addr[1]
.sym 50075 spi_out.addr[2]
.sym 50076 spi_out.addr[3]
.sym 50077 spi_out.addr[0]
.sym 50078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 50079 CLK$SB_IO_IN_$glb_clk
.sym 50082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 50087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50088 w_fft_out[41]
.sym 50094 fft_block.start_calc
.sym 50097 fft_block.reg_stage.w_input_regs[47]
.sym 50098 fft_block.reg_stage.w_input_regs[38]
.sym 50099 fft_block.reg_stage.w_input_regs[39]
.sym 50101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 50103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 50110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 50112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 50114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 50122 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 50123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 50124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 50125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 50126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[1]
.sym 50130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 50131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 50133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 50134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 50137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[0]
.sym 50139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[1]
.sym 50145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 50156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 50162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 50163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 50164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 50173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 50174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 50180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 50186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 50187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 50188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 50193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 50197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 50198 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[1]
.sym 50199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[1]
.sym 50200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[0]
.sym 50201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 50202 CLK$SB_IO_IN_$glb_clk
.sym 50205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[1]
.sym 50206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[2]
.sym 50207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 50208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 50209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 50210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[6]
.sym 50211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 50216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 50217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50223 fft_block.reg_stage.w_input_regs[111]
.sym 50224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 50227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 50228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 50229 fft_block.reg_stage.w_input_regs[42]
.sym 50231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 50245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[6]
.sym 50248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[2]
.sym 50250 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 50252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 50253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 50256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50258 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 50260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 50263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[2]
.sym 50264 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 50265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 50267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[6]
.sym 50268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 50269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 50272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 50274 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 50275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 50278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 50281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 50284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[2]
.sym 50285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 50287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[2]
.sym 50290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[6]
.sym 50291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[6]
.sym 50293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 50296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 50297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 50298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 50299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 50302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 50305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 50308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 50309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 50310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 50311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 50314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 50316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 50322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 50323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 50327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 50328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 50329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 50330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 50331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 50332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 50333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 50334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 50339 spi_out.addr[2]
.sym 50351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 50354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 50356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 50358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 50360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 50370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 50376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 50380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 50381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 50382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 50383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 50385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 50389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 50402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 50408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 50416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 50421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 50428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 50431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 50444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 50447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 50448 CLK$SB_IO_IN_$glb_clk
.sym 50450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 50451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 50452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 50453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 50454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 50455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 50456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 50457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 50464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 50469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 50476 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 50480 fft_block.reg_stage.w_cps_reg[16]
.sym 50481 fft_block.reg_stage.w_c_reg[10]
.sym 50485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 50491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 50492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 50496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 50497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 50500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50502 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 50503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 50504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 50506 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 50511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 50514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 50517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 50519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 50520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 50522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 50525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 50526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 50527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 50531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 50536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 50537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 50542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 50544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 50545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 50550 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 50551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 50556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 50560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 50562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 50566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 50567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 50570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 50571 CLK$SB_IO_IN_$glb_clk
.sym 50572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 50573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 50574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 50575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 50576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 50577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 50578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 50579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 50580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 50585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 50589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 50607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 50616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 50618 fft_block.reg_stage.w_cps_reg[13]
.sym 50620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 50622 fft_block.reg_stage.w_cps_reg[17]
.sym 50623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 50627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 50629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 50630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 50631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 50632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 50636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 50640 fft_block.reg_stage.w_cps_reg[16]
.sym 50641 fft_block.reg_stage.w_c_reg[10]
.sym 50643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 50644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 50648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 50649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 50650 fft_block.reg_stage.w_cps_reg[16]
.sym 50653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 50654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 50656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 50661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 50666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 50667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 50668 fft_block.reg_stage.w_cps_reg[13]
.sym 50672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 50673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 50674 fft_block.reg_stage.w_cps_reg[17]
.sym 50677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 50678 fft_block.reg_stage.w_cps_reg[13]
.sym 50679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 50683 fft_block.reg_stage.w_c_reg[10]
.sym 50684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 50685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 50690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 50691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 50693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 50694 CLK$SB_IO_IN_$glb_clk
.sym 50716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 50841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 52365 CLK$SB_IO_IN
.sym 52400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 52401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 52402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 52406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 52416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 52437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 52438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 52439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 52440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 52441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 52450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 52453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 52456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 52459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 52463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[2]
.sym 52465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 52468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 52470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 52476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 52488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[2]
.sym 52489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 52490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 52491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 52495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 52501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 52508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 52509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 52515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 52516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 52517 CLK$SB_IO_IN_$glb_clk
.sym 52523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 52524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 52525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 52528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 52538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 52539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 52543 fft_block.reg_stage.w_cms_in[0]
.sym 52546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 52564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 52567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 52568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 52573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 52575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 52577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 52579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 52585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 52586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 52600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 52601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 52603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 52604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[4]
.sym 52605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 52606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[6]
.sym 52607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 52608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 52611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 52613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[6]
.sym 52615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 52618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 52619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 52621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 52622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 52623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 52624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 52626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[4]
.sym 52627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 52633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[6]
.sym 52634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 52635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[6]
.sym 52636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 52639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 52640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[4]
.sym 52641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[4]
.sym 52642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 52646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 52653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 52657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 52658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 52659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 52663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 52666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 52669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 52670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[4]
.sym 52671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[4]
.sym 52672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 52675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 52677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 52678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 52679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 52680 CLK$SB_IO_IN_$glb_clk
.sym 52682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 52683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 52685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 52686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 52687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 52688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 52692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 52694 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 52697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 52698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52699 fft_block.reg_stage.w_c_reg[25]
.sym 52700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 52702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 52703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 52708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 52723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 52726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 52730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 52731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 52734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 52735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 52737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 52738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 52740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 52741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 52743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 52745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 52746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 52747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 52750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 52751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 52752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 52759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 52762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 52764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 52769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 52770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 52771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 52780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 52781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 52782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 52783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 52786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 52788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 52792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 52793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 52794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 52800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 52801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 52803 CLK$SB_IO_IN_$glb_clk
.sym 52804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 52807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[6]
.sym 52808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 52810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 52812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 52822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 52824 fft_block.reg_stage.w_cms_in[7]
.sym 52829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 52831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 52832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 52833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 52836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 52838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 52840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 52846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 52848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 52852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 52853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 52854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 52856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 52857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 52859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 52863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 52870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 52871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 52880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 52885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 52887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 52888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 52891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 52892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 52893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 52894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 52900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 52903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 52904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 52905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 52906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 52910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 52916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 52917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 52918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 52923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 52924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 52925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 52926 CLK$SB_IO_IN_$glb_clk
.sym 52928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 52929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[3]
.sym 52930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 52932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 52933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 52934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 52937 fft_block.reg_stage.w_c_reg[17]
.sym 52940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 52943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 52944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 52950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 52954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 52957 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 52958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 52960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 52961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 52962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 52973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 52975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 52976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 52978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 52979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 52980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 52982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 52987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 52990 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 52992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 52993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I0[0]
.sym 52996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 53002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 53004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 53005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I0[0]
.sym 53009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 53010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 53011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 53014 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 53015 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 53016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 53023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 53027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 53032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 53033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 53034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 53035 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53038 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 53041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 53045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 53046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 53048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 53049 CLK$SB_IO_IN_$glb_clk
.sym 53051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 53053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 53054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 53055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53056 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 53058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 53067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 53068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 53072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 53075 spi_out.addr[1]
.sym 53076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53077 spi_out.addr[0]
.sym 53079 spi_out.addr[1]
.sym 53083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 53084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I0[0]
.sym 53094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 53097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 53098 fft_block.counter_N[1]
.sym 53100 fft_block.counter_N[0]
.sym 53101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[1]
.sym 53104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 53105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 53106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 53107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 53108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 53110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 53113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 53116 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53118 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 53119 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 53123 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 53125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 53126 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 53127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[1]
.sym 53128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 53131 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 53132 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[1]
.sym 53133 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 53134 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 53137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 53140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 53143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53146 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 53149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53151 fft_block.counter_N[1]
.sym 53152 fft_block.counter_N[0]
.sym 53155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 53156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 53157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I0[0]
.sym 53158 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 53162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53169 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 53170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 53171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 53172 CLK$SB_IO_IN_$glb_clk
.sym 53173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 53174 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 53175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 53176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 53177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 53179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 53180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 53181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 53190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53191 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I0[0]
.sym 53196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 53197 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53198 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 53199 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 53201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 53202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53203 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 53204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 53205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 53209 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 53215 fft_block.counter_N[0]
.sym 53216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 53220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 53222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 53223 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53227 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 53230 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 53231 fft_block.counter_N[1]
.sym 53232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 53233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 53234 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 53236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 53242 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 53243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 53245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 53248 fft_block.counter_N[0]
.sym 53249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53250 fft_block.counter_N[1]
.sym 53251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 53256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 53257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53268 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 53269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 53272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 53273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 53278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 53279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 53280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 53281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 53285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53286 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 53287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 53290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 53292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 53295 CLK$SB_IO_IN_$glb_clk
.sym 53297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 53298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 53299 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 53300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 53301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53302 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 53303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 53304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53309 fft_block.counter_N[0]
.sym 53311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 53315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 53321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 53322 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[1]
.sym 53324 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 53326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 53338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53340 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 53342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 53343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 53345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 53346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 53348 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 53349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 53350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 53353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 53355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 53356 fft_block.counter_N[1]
.sym 53360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53361 fft_block.counter_N[0]
.sym 53362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53363 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 53364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 53365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 53366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I2[0]
.sym 53369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53371 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 53372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 53380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 53383 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 53385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I2[0]
.sym 53389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 53392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 53396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 53401 fft_block.counter_N[0]
.sym 53402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I2[0]
.sym 53403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 53404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 53407 fft_block.counter_N[1]
.sym 53408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53410 fft_block.counter_N[0]
.sym 53413 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 53414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 53416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 53417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 53418 CLK$SB_IO_IN_$glb_clk
.sym 53419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 53420 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 53421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 53422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 53423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0[3]
.sym 53424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0[2]
.sym 53425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 53426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 53427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 53433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 53434 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 53435 spi_out.addr[0]
.sym 53436 spi_out.addr[3]
.sym 53441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 53442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 53444 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 53445 fft_block.counter_N[2]
.sym 53446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 53448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 53449 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 53450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 53451 fft_block.counter_N[1]
.sym 53452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 53453 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 53454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 53462 spi_out.addr[1]
.sym 53463 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 53465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 53469 spi_out.addr[2]
.sym 53471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53473 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 53474 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 53475 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53477 spi_out.addr[3]
.sym 53478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 53479 fft_block.counter_N[0]
.sym 53481 spi_out.addr[0]
.sym 53482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 53484 fft_block.counter_N[1]
.sym 53485 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 53486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53489 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 53490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53491 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 53492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 53500 fft_block.counter_N[1]
.sym 53501 fft_block.counter_N[0]
.sym 53502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 53506 spi_out.addr[0]
.sym 53507 spi_out.addr[1]
.sym 53508 spi_out.addr[3]
.sym 53509 spi_out.addr[2]
.sym 53512 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 53513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 53518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 53519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 53524 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 53525 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 53526 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 53527 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 53530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 53531 fft_block.counter_N[1]
.sym 53532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53538 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 53539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53541 CLK$SB_IO_IN_$glb_clk
.sym 53543 spi_out.send_data[4]
.sym 53544 spi_out.send_data[5]
.sym 53545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 53547 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[1]
.sym 53548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 53555 spi_out.addr[2]
.sym 53556 spi_out.addr[1]
.sym 53557 fft_block.start_calc
.sym 53567 spi_out.addr[0]
.sym 53568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 53569 spi_out.addr[0]
.sym 53570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I2[0]
.sym 53571 spi_out.addr[1]
.sym 53572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53573 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 53574 spi_out.addr[3]
.sym 53575 fft_block.w_fft_in[9]
.sym 53576 spi_out.addr[0]
.sym 53577 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 53578 spi_out.addr[2]
.sym 53584 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[0]
.sym 53585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53589 fft_block.counter_N[0]
.sym 53590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 53591 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 53592 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 53593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 53594 fft_block.counter_N[1]
.sym 53596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53597 spi_out.addr[1]
.sym 53598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 53599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 53602 spi_out.addr[2]
.sym 53604 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[1]
.sym 53605 fft_block.counter_N[2]
.sym 53606 spi_out.addr[3]
.sym 53607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 53609 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 53610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 53611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 53613 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 53617 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 53618 fft_block.counter_N[0]
.sym 53619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53623 fft_block.counter_N[2]
.sym 53624 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[0]
.sym 53625 fft_block.counter_N[1]
.sym 53626 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[1]
.sym 53629 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 53630 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 53631 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 53632 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 53635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 53636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 53641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 53643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 53647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 53648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 53649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 53650 spi_out.addr[3]
.sym 53653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 53654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 53656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53660 spi_out.addr[1]
.sym 53661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53662 spi_out.addr[2]
.sym 53666 spi_out.send_data[6]
.sym 53667 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 53668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 53670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 53671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53672 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[1]
.sym 53673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 53678 spi_out.addr[1]
.sym 53681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 53684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 53685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 53688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 53691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 53693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53695 fft_block.reg_stage.w_input_regs[35]
.sym 53696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 53699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 53700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 53701 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 53707 fft_block.counter_N[0]
.sym 53708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 53709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 53711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 53712 spi_out.addr[0]
.sym 53713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 53716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 53719 fft_block.counter_N[0]
.sym 53720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 53721 spi_out.addr[2]
.sym 53723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 53725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 53729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53730 fft_block.counter_N[1]
.sym 53731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53737 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 53740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53741 fft_block.counter_N[1]
.sym 53742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53743 fft_block.counter_N[0]
.sym 53746 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 53748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 53753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 53754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 53755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 53758 fft_block.counter_N[1]
.sym 53759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53760 fft_block.counter_N[0]
.sym 53761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53770 spi_out.addr[2]
.sym 53771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53772 spi_out.addr[0]
.sym 53773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 53777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 53779 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 53782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 53783 fft_block.counter_N[0]
.sym 53784 fft_block.counter_N[1]
.sym 53785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 53790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 53791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 53794 spi_out.send_data[7]
.sym 53795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 53796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 53802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 53804 w_fft_out[33]
.sym 53806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 53807 fft_block.counter_N[0]
.sym 53809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 53811 fft_block.counter_N[0]
.sym 53812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 53813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 53814 fft_block.reg_stage.w_input_regs[40]
.sym 53818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 53824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 53830 spi_out.addr[0]
.sym 53831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 53833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 53834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 53835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 53836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 53838 spi_out.addr[3]
.sym 53839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 53840 spi_out.addr[2]
.sym 53842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 53843 spi_out.addr[1]
.sym 53845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 53848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53849 fft_block.w_fft_in[12]
.sym 53852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 53854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 53857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 53860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53861 fft_block.w_fft_in[3]
.sym 53865 fft_block.w_fft_in[3]
.sym 53870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 53871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 53872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 53878 fft_block.w_fft_in[12]
.sym 53881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 53882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 53883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 53884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 53893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 53894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 53902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 53905 spi_out.addr[2]
.sym 53906 spi_out.addr[0]
.sym 53907 spi_out.addr[3]
.sym 53908 spi_out.addr[1]
.sym 53909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 53910 CLK$SB_IO_IN_$glb_clk
.sym 53912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 53915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 53917 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 53918 fft_block.reg_stage.w_input_regs[99]
.sym 53919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53924 spi_out.addr[3]
.sym 53926 spi_out.addr[2]
.sym 53928 spi_out.addr[0]
.sym 53929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 53930 fft_block.reg_stage.w_input_regs[44]
.sym 53932 spi_out.addr[3]
.sym 53934 spi_out.addr[0]
.sym 53936 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 53938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53939 fft_block.reg_stage.w_input_regs[105]
.sym 53941 fft_block.reg_stage.w_input_regs[104]
.sym 53942 fft_block.counter_N[2]
.sym 53943 fft_block.counter_N[1]
.sym 53944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 53945 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 53947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 53954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 53955 fft_block.reg_stage.w_input_regs[110]
.sym 53956 spi_out.addr[2]
.sym 53957 fft_block.reg_stage.w_input_regs[104]
.sym 53958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 53962 spi_out.addr[1]
.sym 53963 fft_block.reg_stage.w_input_regs[105]
.sym 53964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 53965 fft_block.reg_stage.w_input_regs[46]
.sym 53967 fft_block.counter_N[1]
.sym 53968 fft_block.counter_N[2]
.sym 53969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53971 fft_block.counter_N[1]
.sym 53972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53973 fft_block.reg_stage.w_input_regs[111]
.sym 53974 fft_block.reg_stage.w_input_regs[40]
.sym 53977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 53978 fft_block.reg_stage.w_input_regs[47]
.sym 53979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53980 fft_block.reg_stage.w_input_regs[41]
.sym 53981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53983 fft_block.counter_N[0]
.sym 53987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53989 fft_block.counter_N[0]
.sym 53992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53993 fft_block.reg_stage.w_input_regs[111]
.sym 53995 fft_block.reg_stage.w_input_regs[47]
.sym 53998 fft_block.reg_stage.w_input_regs[110]
.sym 53999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54001 fft_block.reg_stage.w_input_regs[46]
.sym 54004 fft_block.reg_stage.w_input_regs[40]
.sym 54005 fft_block.reg_stage.w_input_regs[104]
.sym 54006 fft_block.reg_stage.w_input_regs[105]
.sym 54007 fft_block.reg_stage.w_input_regs[41]
.sym 54010 fft_block.counter_N[2]
.sym 54011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 54012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 54013 fft_block.counter_N[1]
.sym 54016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54018 fft_block.counter_N[0]
.sym 54019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 54022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 54023 spi_out.addr[2]
.sym 54024 spi_out.addr[1]
.sym 54025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 54029 fft_block.counter_N[2]
.sym 54030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 54031 fft_block.counter_N[1]
.sym 54032 fft_block.start_calc_$glb_ce
.sym 54033 CLK$SB_IO_IN_$glb_clk
.sym 54035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 54036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54038 fft_block.reg_stage.w_input_regs[41]
.sym 54039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 54041 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 54042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 54048 spi_out.addr[1]
.sym 54050 spi_out.addr[3]
.sym 54052 spi_out.addr[2]
.sym 54054 spi_out.addr[3]
.sym 54056 fft_block.w_fft_in[3]
.sym 54059 spi_out.addr[2]
.sym 54060 fft_block.w_fft_in[9]
.sym 54061 spi_out.addr[3]
.sym 54062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54063 spi_out.addr[0]
.sym 54064 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 54066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I2[0]
.sym 54067 spi_out.addr[1]
.sym 54068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 54077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 54078 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 54085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 54088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 54089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 54091 fft_block.counter_N[1]
.sym 54092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 54096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54097 fft_block.counter_N[0]
.sym 54099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 54102 fft_block.counter_N[2]
.sym 54104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 54105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 54106 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 54107 fft_block.w_fft_in[6]
.sym 54109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 54110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 54111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 54115 fft_block.counter_N[2]
.sym 54117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 54118 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 54121 fft_block.w_fft_in[6]
.sym 54128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 54130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 54133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 54134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 54135 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 54140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 54142 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 54147 fft_block.counter_N[1]
.sym 54148 fft_block.counter_N[0]
.sym 54151 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 54152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54153 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 54154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 54155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 54156 CLK$SB_IO_IN_$glb_clk
.sym 54158 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 54159 fft_block.reg_stage.w_input_regs[105]
.sym 54160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 54162 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 54163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54164 fft_block.reg_stage.w_input_regs[106]
.sym 54165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 54170 fft_block.reg_stage.w_input_regs[42]
.sym 54171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 54172 spi_out.addr[1]
.sym 54173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54174 fft_block.w_fft_in[9]
.sym 54178 spi_out.addr[0]
.sym 54185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 54192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 54208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 54210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54220 fft_block.reg_stage.w_input_regs[42]
.sym 54221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 54229 fft_block.reg_stage.w_input_regs[106]
.sym 54238 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 54239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 54241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 54258 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54259 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 54269 fft_block.reg_stage.w_input_regs[42]
.sym 54270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54271 fft_block.reg_stage.w_input_regs[106]
.sym 54274 fft_block.reg_stage.w_input_regs[106]
.sym 54276 fft_block.reg_stage.w_input_regs[42]
.sym 54277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54278 fft_block.start_calc_$glb_ce
.sym 54279 CLK$SB_IO_IN_$glb_clk
.sym 54281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 54282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 54283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 54284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I2[0]
.sym 54285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 54286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 54287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 54288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 54295 fft_block.reg_stage.w_input_regs[43]
.sym 54296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 54297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54301 fft_block.reg_stage.w_input_regs[47]
.sym 54305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 54337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 54340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 54342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 54346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 54348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 54349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 54350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 54353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 54354 $nextpnr_ICESTORM_LC_27$O
.sym 54357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 54360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 54363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 54364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 54366 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 54369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 54370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 54372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 54374 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 54376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 54378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 54380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 54382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 54384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 54387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 54388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 54390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 54393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 54394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 54396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 54398 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 54400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 54404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 54405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 54406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 54407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 54408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 54409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 54410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 54411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 54422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 54427 spi_out.addr[3]
.sym 54428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 54430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 54431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 54432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 54434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 54435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 54436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 54438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 54439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 54440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 54445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 54449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 54455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 54456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 54457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 54458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 54460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 54465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 54475 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 54477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 54480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 54481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 54483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 54485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 54487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 54489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 54491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 54493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 54495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 54498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 54499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 54501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 54504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 54505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 54507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 54509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 54511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 54514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 54515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 54517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 54523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 54527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 54528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 54529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 54530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 54531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 54532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 54533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 54534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 54542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 54545 PIN_21$SB_IO_OUT
.sym 54552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 54554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 54556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 54557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 54558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 54562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 54573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 54574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 54575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 54577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 54581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 54591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 54594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 54595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 54604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 54607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 54613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 54619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 54626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 54634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 54638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 54644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 54648 CLK$SB_IO_IN_$glb_clk
.sym 54652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 54653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 54657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 54698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 54702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 54705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 54707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 54712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 54713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 54716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 54718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 54720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 54724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 54730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 54738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 54742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 54750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 54757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 54761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 54769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 54770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 54771 CLK$SB_IO_IN_$glb_clk
.sym 54775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 54779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 56475 fft_block.reg_stage.w_cms_reg[28]
.sym 56476 fft_block.reg_stage.w_cms_reg[27]
.sym 56485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 56494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 56506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 56520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 56523 fft_block.reg_stage.w_c_reg[25]
.sym 56525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 56526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 56528 fft_block.reg_stage.w_cps_reg[31]
.sym 56535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 56543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 56578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 56579 fft_block.reg_stage.w_cps_reg[31]
.sym 56580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 56583 fft_block.reg_stage.w_c_reg[25]
.sym 56585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 56586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 56589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 56590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 56591 fft_block.reg_stage.w_cps_reg[31]
.sym 56593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 56594 CLK$SB_IO_IN_$glb_clk
.sym 56600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 56601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 56602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 56603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 56605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 56611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 56616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 56621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 56623 fft_block.reg_stage.w_c_reg[25]
.sym 56631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 56638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 56642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 56646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 56647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 56648 fft_block.reg_stage.w_cps_reg[31]
.sym 56649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 56652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 56655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 56662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 56664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 56665 fft_block.reg_stage.w_cps_in[8]
.sym 56666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 56677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 56678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 56680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 56681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 56682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 56684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 56685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 56687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 56690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 56691 fft_block.reg_stage.w_c_reg[25]
.sym 56692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 56693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 56695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 56697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 56701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 56705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 56706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 56710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 56712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 56713 fft_block.reg_stage.w_c_reg[25]
.sym 56716 fft_block.reg_stage.w_c_reg[25]
.sym 56717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 56719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 56722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 56723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 56728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 56730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 56735 fft_block.reg_stage.w_c_reg[25]
.sym 56736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 56737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 56740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 56743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 56746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 56749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 56752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 56753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 56754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 56755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 56756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 56757 CLK$SB_IO_IN_$glb_clk
.sym 56759 fft_block.reg_stage.w_cps_reg[34]
.sym 56760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56762 fft_block.reg_stage.w_cps_reg[31]
.sym 56763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56764 fft_block.reg_stage.w_cps_reg[35]
.sym 56765 fft_block.reg_stage.w_cms_reg[34]
.sym 56766 fft_block.reg_stage.w_cps_reg[27]
.sym 56771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 56774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 56777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 56778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 56779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 56781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 56782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 56783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 56786 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 56787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 56790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 56793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 56800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 56801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 56802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 56803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 56804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 56805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 56809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 56810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 56813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 56814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 56818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 56821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 56822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 56823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 56824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 56825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 56827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 56828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 56833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 56835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 56836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 56840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 56841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 56842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 56845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 56848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 56851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 56852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 56857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 56860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 56863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 56864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 56865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 56866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 56869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 56870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 56875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 56877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 56879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 56880 CLK$SB_IO_IN_$glb_clk
.sym 56881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 56882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 56883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 56886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 56887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 56888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 56889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 56893 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 56896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 56897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 56900 fft_block.reg_stage.w_cps_in[4]
.sym 56902 fft_block.reg_stage.w_cps_in[0]
.sym 56904 fft_block.reg_stage.w_cms_in[7]
.sym 56909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 56912 fft_block.reg_stage.w_cps_reg[35]
.sym 56914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 56916 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 56917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 56925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 56929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 56940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 56945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 56950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 56970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 56976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 56989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 56998 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 56999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 57002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 57003 CLK$SB_IO_IN_$glb_clk
.sym 57005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 57007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 57008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 57009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 57011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 57012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 57018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 57019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 57023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 57025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 57028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 57037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 57040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 57048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 57049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 57053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 57057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 57059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 57061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 57064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 57066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 57074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 57077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 57079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 57087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 57088 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 57091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 57093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 57097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 57103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 57109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 57115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 57125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 57126 CLK$SB_IO_IN_$glb_clk
.sym 57129 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 57131 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 57133 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 57134 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 57135 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 57138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 57141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 57142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 57147 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 57148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 57150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 57154 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 57157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 57158 fft_block.counter_N[0]
.sym 57159 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 57162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 57170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 57171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I0[0]
.sym 57176 fft_block.counter_N[0]
.sym 57178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[3]
.sym 57179 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 57180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 57181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 57184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 57187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 57188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 57190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 57192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 57193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[2]
.sym 57194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 57199 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 57200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 57202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[3]
.sym 57203 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[2]
.sym 57204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 57205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 57208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 57209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 57210 fft_block.counter_N[0]
.sym 57211 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I0[0]
.sym 57216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 57220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 57221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 57226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57227 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 57228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 57232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 57233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 57234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[2]
.sym 57235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[3]
.sym 57241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 57244 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 57245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 57248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 57249 CLK$SB_IO_IN_$glb_clk
.sym 57251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57253 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 57256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 57257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 57258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57263 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57267 spi_out.send_data[0]
.sym 57275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 57276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 57278 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 57280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 57282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 57283 fft_block.counter_N[0]
.sym 57285 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 57292 spi_out.addr[1]
.sym 57293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 57294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 57296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 57298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 57299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 57304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57305 fft_block.counter_N[1]
.sym 57306 spi_out.addr[0]
.sym 57307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 57308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57318 fft_block.counter_N[0]
.sym 57319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 57321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 57323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 57325 fft_block.counter_N[1]
.sym 57326 fft_block.counter_N[0]
.sym 57327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 57334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 57337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 57338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 57344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 57345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 57346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 57350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57355 spi_out.addr[0]
.sym 57356 spi_out.addr[1]
.sym 57357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 57368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 57369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 57371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 57372 CLK$SB_IO_IN_$glb_clk
.sym 57373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 57374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 57376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 57379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 57380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 57381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 57393 fft_block.counter_N[1]
.sym 57402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57404 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 57416 spi_out.addr[1]
.sym 57417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 57418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 57420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 57421 spi_out.addr[0]
.sym 57422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 57423 spi_out.addr[2]
.sym 57424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 57425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 57427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 57428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 57430 spi_out.addr[3]
.sym 57431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 57432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 57434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 57436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 57438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 57442 fft_block.counter_N[1]
.sym 57448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 57456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 57460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 57461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 57466 spi_out.addr[2]
.sym 57467 spi_out.addr[3]
.sym 57468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 57469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 57472 spi_out.addr[3]
.sym 57473 spi_out.addr[1]
.sym 57474 spi_out.addr[0]
.sym 57475 spi_out.addr[2]
.sym 57478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 57479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 57480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 57481 fft_block.counter_N[1]
.sym 57487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 57490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 57491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 57492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 57495 CLK$SB_IO_IN_$glb_clk
.sym 57497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 57503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[3]
.sym 57504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 57512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 57515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 57519 spi_out.addr[2]
.sym 57521 spi_out.send_data[6]
.sym 57522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 57523 fft_block.w_fft_in[0]
.sym 57526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57527 fft_block.w_fft_in[10]
.sym 57528 spi_out.send_data[5]
.sym 57530 fft_block.w_fft_in[8]
.sym 57538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 57541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 57546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 57547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 57548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 57550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 57554 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 57557 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 57558 fft_block.counter_N[0]
.sym 57559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 57560 fft_block.counter_N[1]
.sym 57561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57565 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 57567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 57568 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 57571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 57573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 57574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 57577 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 57579 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 57585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 57586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 57590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 57591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 57595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 57596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 57597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 57598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 57601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57602 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 57603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57604 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 57607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 57608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 57610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57614 fft_block.counter_N[1]
.sym 57615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57616 fft_block.counter_N[0]
.sym 57622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 57623 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 57624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 57626 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 57632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 57636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 57645 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[1]
.sym 57646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 57648 spi_out.addr[0]
.sym 57651 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 57654 fft_block.counter_N[0]
.sym 57661 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 57662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 57664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0[3]
.sym 57665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0[2]
.sym 57666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 57667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 57668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 57669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 57670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 57674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 57675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 57676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 57683 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 57686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 57689 fft_block.counter_N[0]
.sym 57690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 57691 spi_out.addr[3]
.sym 57692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 57694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 57695 spi_out.addr[3]
.sym 57696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 57697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 57700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 57701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 57702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 57703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 57708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 57709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 57712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 57713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 57715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57718 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 57720 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 57721 fft_block.counter_N[0]
.sym 57724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0[3]
.sym 57725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0[2]
.sym 57726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 57727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 57730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 57731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 57732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0[2]
.sym 57733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0[3]
.sym 57736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 57737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 57739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57741 CLK$SB_IO_IN_$glb_clk
.sym 57744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57745 fft_block.reg_stage.w_input_regs[32]
.sym 57746 fft_block.reg_stage.w_input_regs[33]
.sym 57747 fft_block.reg_stage.w_input_regs[34]
.sym 57748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 57754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 57755 spi_out.send_data[4]
.sym 57769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 57774 fft_block.counter_N[0]
.sym 57777 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 57784 spi_out.addr[1]
.sym 57785 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 57786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57787 spi_out.addr[3]
.sym 57788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57789 spi_out.addr[0]
.sym 57790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 57791 spi_out.addr[2]
.sym 57792 spi_out.addr[1]
.sym 57793 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 57794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_I2[3]
.sym 57795 spi_out.addr[3]
.sym 57796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_I2[2]
.sym 57797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 57799 spi_out.addr[2]
.sym 57801 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 57803 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 57805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 57806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 57808 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 57809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_I2[2]
.sym 57811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_I2[3]
.sym 57813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57814 fft_block.counter_N[0]
.sym 57817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57818 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 57819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_I2[2]
.sym 57820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_I2[3]
.sym 57823 spi_out.addr[0]
.sym 57824 spi_out.addr[1]
.sym 57825 spi_out.addr[3]
.sym 57826 spi_out.addr[2]
.sym 57829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 57831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 57832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 57835 spi_out.addr[2]
.sym 57836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57837 spi_out.addr[1]
.sym 57838 spi_out.addr[3]
.sym 57841 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 57842 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 57843 spi_out.addr[1]
.sym 57844 spi_out.addr[2]
.sym 57847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 57848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 57849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 57850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 57854 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 57855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57856 fft_block.counter_N[0]
.sym 57859 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 57860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_I2[3]
.sym 57861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_I2[2]
.sym 57862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57864 CLK$SB_IO_IN_$glb_clk
.sym 57866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 57869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57871 fft_block.reg_stage.w_input_regs[96]
.sym 57872 fft_block.reg_stage.w_input_regs[98]
.sym 57873 fft_block.reg_stage.w_input_regs[97]
.sym 57880 fft_block.reg_stage.w_cms_reg[16]
.sym 57884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 57887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57889 w_fft_out[34]
.sym 57895 fft_block.start_calc
.sym 57896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 57897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 57898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 57911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 57912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 57913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57914 spi_out.addr[2]
.sym 57917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57918 spi_out.addr[3]
.sym 57919 fft_block.start_calc
.sym 57920 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57922 spi_out.addr[0]
.sym 57929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 57937 fft_block.counter_N[0]
.sym 57938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 57947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57948 fft_block.counter_N[0]
.sym 57949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57952 spi_out.addr[3]
.sym 57953 spi_out.addr[2]
.sym 57954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57958 fft_block.counter_N[0]
.sym 57959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 57971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 57972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 57973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 57976 spi_out.addr[3]
.sym 57977 spi_out.addr[2]
.sym 57978 spi_out.addr[0]
.sym 57979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57984 fft_block.start_calc
.sym 57985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 57987 CLK$SB_IO_IN_$glb_clk
.sym 57990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 57991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 57992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 57993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 57994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 57995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 57996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 58003 spi_out.send_data[7]
.sym 58004 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 58006 spi_out.addr[0]
.sym 58008 spi_out.addr[2]
.sym 58017 fft_block.reg_stage.w_input_regs[99]
.sym 58019 fft_block.w_fft_in[10]
.sym 58020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 58023 fft_block.w_fft_in[8]
.sym 58024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 58032 fft_block.reg_stage.w_input_regs[101]
.sym 58033 fft_block.reg_stage.w_input_regs[100]
.sym 58034 spi_out.addr[1]
.sym 58036 spi_out.addr[2]
.sym 58037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58038 spi_out.addr[3]
.sym 58039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 58040 fft_block.w_fft_in[3]
.sym 58041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 58043 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 58045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 58048 fft_block.reg_stage.w_input_regs[102]
.sym 58052 fft_block.reg_stage.w_input_regs[99]
.sym 58053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_I1[1]
.sym 58054 spi_out.addr[0]
.sym 58057 fft_block.counter_N[0]
.sym 58058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58060 fft_block.counter_N[1]
.sym 58064 fft_block.reg_stage.w_input_regs[100]
.sym 58070 fft_block.reg_stage.w_input_regs[99]
.sym 58075 fft_block.counter_N[0]
.sym 58076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 58078 fft_block.counter_N[1]
.sym 58084 fft_block.reg_stage.w_input_regs[101]
.sym 58087 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 58088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 58090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_I1[1]
.sym 58093 spi_out.addr[3]
.sym 58094 spi_out.addr[2]
.sym 58095 spi_out.addr[0]
.sym 58096 spi_out.addr[1]
.sym 58100 fft_block.w_fft_in[3]
.sym 58106 fft_block.reg_stage.w_input_regs[102]
.sym 58109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 58110 CLK$SB_IO_IN_$glb_clk
.sym 58112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 58113 fft_block.reg_stage.w_input_regs[40]
.sym 58115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 58116 fft_block.reg_stage.w_input_regs[42]
.sym 58118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 58124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 58126 fft_block.reg_stage.w_input_regs[35]
.sym 58127 fft_block.reg_stage.w_input_regs[100]
.sym 58128 fft_block.reg_stage.w_input_regs[101]
.sym 58129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 58136 fft_block.reg_stage.w_input_regs[109]
.sym 58139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 58140 spi_out.addr[0]
.sym 58141 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 58154 fft_block.reg_stage.w_input_regs[105]
.sym 58155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 58156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 58157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 58158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58159 fft_block.reg_stage.w_input_regs[41]
.sym 58160 spi_out.addr[1]
.sym 58162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 58164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 58168 fft_block.w_fft_in[9]
.sym 58170 spi_out.addr[2]
.sym 58171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 58172 fft_block.reg_stage.w_input_regs[104]
.sym 58176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 58178 fft_block.reg_stage.w_input_regs[40]
.sym 58179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 58180 spi_out.addr[3]
.sym 58182 spi_out.addr[0]
.sym 58183 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 58186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 58187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 58192 fft_block.reg_stage.w_input_regs[105]
.sym 58193 fft_block.reg_stage.w_input_regs[41]
.sym 58194 fft_block.reg_stage.w_input_regs[104]
.sym 58195 fft_block.reg_stage.w_input_regs[40]
.sym 58198 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 58199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 58201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 58205 fft_block.w_fft_in[9]
.sym 58211 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 58212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 58213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 58216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 58217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 58218 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 58219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 58222 spi_out.addr[0]
.sym 58223 spi_out.addr[1]
.sym 58224 spi_out.addr[3]
.sym 58225 spi_out.addr[2]
.sym 58228 spi_out.addr[2]
.sym 58229 spi_out.addr[0]
.sym 58230 spi_out.addr[1]
.sym 58231 spi_out.addr[3]
.sym 58232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 58233 CLK$SB_IO_IN_$glb_clk
.sym 58235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 58236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 58238 fft_block.reg_stage.w_input_regs[104]
.sym 58239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 58240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 58241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 58242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 58247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 58248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 58250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 58255 fft_block.reg_stage.w_input_regs[41]
.sym 58256 fft_block.reg_stage.w_input_regs[40]
.sym 58265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 58268 fft_block.reg_stage.w_input_regs[107]
.sym 58277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 58278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58281 fft_block.w_fft_in[9]
.sym 58283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 58286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 58288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 58289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 58291 fft_block.w_fft_in[10]
.sym 58293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 58294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 58296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 58302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 58307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 58309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 58312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 58317 fft_block.w_fft_in[9]
.sym 58321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 58322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 58324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 58328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 58330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 58334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 58335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 58336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 58339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 58340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 58341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 58342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 58345 fft_block.w_fft_in[10]
.sym 58351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 58353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 58355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 58356 CLK$SB_IO_IN_$glb_clk
.sym 58359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 58360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 58361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 58362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 58363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 58364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 58365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 58373 fft_block.reg_stage.w_input_regs[104]
.sym 58376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 58381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 58388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 58391 fft_block.start_calc
.sym 58399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 58401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 58405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 58406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 58408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 58417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 58418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 58419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 58422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 58423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 58425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 58427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 58429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 58430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 58433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 58435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 58440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 58441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 58444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 58445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 58446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 58447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 58451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 58452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 58453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 58456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 58458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 58459 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 58462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 58463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 58464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 58465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 58468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 58469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 58470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 58475 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 58477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 58481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 58482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_I3[2]
.sym 58483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 58484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 58485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 58486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 58487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 58488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 58493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 58494 spi_out.addr[2]
.sym 58497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 58498 spi_out.addr[3]
.sym 58500 spi_out.addr[0]
.sym 58502 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 58504 spi_out.addr[1]
.sym 58508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 58510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 58512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 58514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 58524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 58525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 58528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 58530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 58536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 58537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 58541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 58545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 58549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 58550 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 58558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 58564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 58568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 58574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 58581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 58587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 58592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 58594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 58597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 58601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 58602 CLK$SB_IO_IN_$glb_clk
.sym 58604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 58605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[2]
.sym 58607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 58609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[0]
.sym 58610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[1]
.sym 58611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 58645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 58646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 58647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 58651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O[1]
.sym 58652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 58654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 58656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 58657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 58660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 58661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 58666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[0]
.sym 58668 fft_block.start_calc
.sym 58672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 58674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 58675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[1]
.sym 58678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 58684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[1]
.sym 58685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 58686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[0]
.sym 58687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 58693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 58697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 58703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 58704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 58708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 58709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 58710 fft_block.start_calc
.sym 58711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O[1]
.sym 58714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 58723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 58724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 58725 CLK$SB_IO_IN_$glb_clk
.sym 58727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 58729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 58730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 58732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 58733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 58734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 58739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 58740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 58744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 58747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O[1]
.sym 58752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 58756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 58758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 58778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 58780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 58786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 58790 fft_block.start_calc
.sym 58791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 58798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 58814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 58819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 58821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 58845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 58846 fft_block.start_calc
.sym 58847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 58848 CLK$SB_IO_IN_$glb_clk
.sym 58853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 58855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 58884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 58897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 58902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 58910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 58918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 58936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 58960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 58961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 58970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 58971 CLK$SB_IO_IN_$glb_clk
.sym 58972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 58976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 58984 PIN_21$SB_IO_OUT
.sym 60453 PIN_21$SB_IO_OUT
.sym 60551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 60552 fft_block.reg_stage.w_cms_reg[11]
.sym 60556 fft_block.reg_stage.w_cms_reg[10]
.sym 60566 fft_block.start_calc
.sym 60567 fft_block.reg_stage.w_cps_reg[27]
.sym 60593 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 60609 fft_block.reg_stage.w_cms_in[1]
.sym 60613 fft_block.reg_stage.w_cms_in[0]
.sym 60645 fft_block.reg_stage.w_cms_in[1]
.sym 60650 fft_block.reg_stage.w_cms_in[0]
.sym 60670 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 60671 CLK$SB_IO_IN_$glb_clk
.sym 60677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 60678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 60679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 60681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 60682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 60683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 60684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60686 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 60691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 60693 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 60699 fft_block.reg_stage.w_cms_reg[27]
.sym 60719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 60723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 60725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 60731 fft_block.reg_stage.w_cps_reg[26]
.sym 60741 fft_block.reg_stage.w_cps_in[7]
.sym 60754 fft_block.reg_stage.w_cps_reg[34]
.sym 60755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 60756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 60759 fft_block.reg_stage.w_cps_reg[35]
.sym 60761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 60764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 60765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 60769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 60770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 60771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 60772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 60776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 60779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 60780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 60782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 60784 fft_block.start_calc
.sym 60785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 60789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 60790 fft_block.reg_stage.w_cps_reg[35]
.sym 60793 fft_block.reg_stage.w_cps_reg[35]
.sym 60795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 60796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 60799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 60800 fft_block.reg_stage.w_cps_reg[35]
.sym 60801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 60806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 60808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 60812 fft_block.start_calc
.sym 60814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 60817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 60819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 60823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 60826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 60830 fft_block.reg_stage.w_cps_reg[34]
.sym 60831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 60832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 60833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 60834 CLK$SB_IO_IN_$glb_clk
.sym 60836 fft_block.reg_stage.w_cms_reg[18]
.sym 60837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 60838 fft_block.reg_stage.w_cps_reg[25]
.sym 60839 fft_block.reg_stage.w_cps_reg[22]
.sym 60840 fft_block.reg_stage.w_cps_reg[18]
.sym 60841 fft_block.reg_stage.w_cms_reg[19]
.sym 60842 fft_block.reg_stage.w_cps_reg[26]
.sym 60843 fft_block.reg_stage.w_cms_reg[25]
.sym 60844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 60848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 60851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 60852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 60853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 60856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 60858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 60859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 60861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 60871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 60877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 60878 fft_block.reg_stage.w_cps_in[4]
.sym 60880 fft_block.reg_stage.w_cps_in[0]
.sym 60882 fft_block.reg_stage.w_cms_in[7]
.sym 60884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 60885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 60886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 60890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60891 fft_block.reg_stage.w_cps_in[8]
.sym 60895 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 60899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 60906 fft_block.reg_stage.w_cps_in[7]
.sym 60907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 60910 fft_block.reg_stage.w_cps_in[7]
.sym 60917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 60919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 60922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 60924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 60928 fft_block.reg_stage.w_cps_in[4]
.sym 60935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 60936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 60942 fft_block.reg_stage.w_cps_in[8]
.sym 60947 fft_block.reg_stage.w_cms_in[7]
.sym 60954 fft_block.reg_stage.w_cps_in[0]
.sym 60956 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 60957 CLK$SB_IO_IN_$glb_clk
.sym 60960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 60965 fft_block.reg_stage.w_cps_reg[35]
.sym 60966 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 60969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 60972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 60973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 60976 fft_block.reg_stage.w_cms_reg[25]
.sym 60977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 60978 fft_block.reg_stage.w_cms_in[1]
.sym 60979 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 60980 fft_block.reg_stage.w_cms_in[0]
.sym 60990 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 60992 fft_block.reg_stage.w_cms_reg[34]
.sym 60993 fft_block.reg_stage.w_cps_in[8]
.sym 61000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 61001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 61010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 61011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61014 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 61016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 61017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 61022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 61023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 61026 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 61028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 61029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 61033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 61034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61036 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 61039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 61042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 61046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 61048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 61051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 61052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 61053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 61059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 61060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 61064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 61065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 61072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 61075 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 61077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61078 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 61079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61080 CLK$SB_IO_IN_$glb_clk
.sym 61081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 61082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 61083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 61084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 61086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 61087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 61088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 61089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 61096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 61102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 61104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 61113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 61114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 61130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 61134 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 61135 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 61138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[14]
.sym 61142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 61143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 61145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 61147 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 61149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 61150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61152 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 61154 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 61156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 61158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61159 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 61162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 61163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 61165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 61169 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 61171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 61174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 61175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 61176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 61182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 61183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[14]
.sym 61194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 61198 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 61199 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 61200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 61201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 61202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61203 CLK$SB_IO_IN_$glb_clk
.sym 61204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 61206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[14]
.sym 61207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 61209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 61210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 61211 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 61218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 61220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 61221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 61226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 61233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 61238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 61239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 61247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 61248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 61260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 61261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 61273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 61276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 61285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 61297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 61309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 61317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 61324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 61325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 61326 CLK$SB_IO_IN_$glb_clk
.sym 61327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 61329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[1]
.sym 61330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[2]
.sym 61331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 61332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 61333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 61334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 61335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 61343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 61349 fft_block.reg_stage.w_cps_reg[35]
.sym 61359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 61371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 61379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 61385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 61389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 61391 fft_block.reg_stage.w_cps_reg[27]
.sym 61392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 61395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 61396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 61399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 61400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 61402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 61404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 61408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 61409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 61410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 61416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 61417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 61435 fft_block.reg_stage.w_cps_reg[27]
.sym 61439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 61441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 61445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 61446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 61447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 61449 CLK$SB_IO_IN_$glb_clk
.sym 61450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 61451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 61452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 61453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 61454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 61455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 61456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 61457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 61458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 61464 spi_out.send_data[6]
.sym 61466 spi_out.send_data[5]
.sym 61469 w_fft_out[32]
.sym 61493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 61494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61496 fft_block.counter_N[0]
.sym 61498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 61499 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 61501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 61502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 61503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 61509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 61510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 61514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 61518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 61519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 61520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 61525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 61526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 61527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 61533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 61534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 61537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 61538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 61539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 61540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 61555 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 61556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 61557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 61558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 61564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 61567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 61568 fft_block.counter_N[0]
.sym 61569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 61570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 61571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61572 CLK$SB_IO_IN_$glb_clk
.sym 61573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 61574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 61575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 61576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 61577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 61578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 61579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[2]
.sym 61580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 61581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 61587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 61588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 61590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 61592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 61595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 61599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 61603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 61604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 61616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 61618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 61619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 61622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 61629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 61630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 61640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 61642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 61644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[2]
.sym 61645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[3]
.sym 61648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 61649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 61651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 61656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 61660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[2]
.sym 61661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 61662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 61663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[3]
.sym 61672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 61673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[3]
.sym 61674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[2]
.sym 61675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 61684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 61686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 61690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 61691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 61692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 61698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 61699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 61701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 61702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 61703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 61704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 61710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 61714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 61716 spi_out.send_data[3]
.sym 61738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 61740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 61744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 61750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 61751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 61753 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 61754 spi_out.addr[1]
.sym 61759 spi_out.addr[0]
.sym 61762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 61766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 61768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 61783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 61784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 61785 spi_out.addr[1]
.sym 61786 spi_out.addr[0]
.sym 61792 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 61795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 61797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 61798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 61801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 61803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 61804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 61807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 61808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 61810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 61820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 61821 fft_block.reg_stage.w_cms_reg[16]
.sym 61822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 61823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 61826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 61836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 61837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 61839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 61840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 61844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 61846 fft_block.w_fft_in[0]
.sym 61849 fft_block.reg_stage.w_input_regs[99]
.sym 61851 fft_block.reg_stage.w_input_regs[36]
.sym 61862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 61863 fft_block.w_fft_in[1]
.sym 61864 fft_block.w_fft_in[0]
.sym 61866 fft_block.w_fft_in[2]
.sym 61870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 61871 fft_block.reg_stage.w_input_regs[32]
.sym 61874 fft_block.reg_stage.w_input_regs[96]
.sym 61888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 61891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 61892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61900 fft_block.reg_stage.w_input_regs[32]
.sym 61903 fft_block.reg_stage.w_input_regs[96]
.sym 61907 fft_block.w_fft_in[0]
.sym 61915 fft_block.w_fft_in[1]
.sym 61919 fft_block.w_fft_in[2]
.sym 61924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 61925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 61930 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 61932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 61933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 61940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 61941 CLK$SB_IO_IN_$glb_clk
.sym 61943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 61945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 61947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 61948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 61949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 61950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 61956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61957 fft_block.reg_stage.w_input_regs[99]
.sym 61959 fft_block.w_fft_in[1]
.sym 61962 fft_block.w_fft_in[2]
.sym 61963 fft_block.reg_stage.w_input_regs[33]
.sym 61965 fft_block.reg_stage.w_input_regs[34]
.sym 61993 fft_block.w_fft_in[1]
.sym 61997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 61998 fft_block.reg_stage.w_input_regs[98]
.sym 61999 fft_block.reg_stage.w_input_regs[97]
.sym 62004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 62005 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 62006 fft_block.w_fft_in[0]
.sym 62007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 62010 fft_block.w_fft_in[2]
.sym 62011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 62013 fft_block.reg_stage.w_input_regs[96]
.sym 62018 fft_block.reg_stage.w_input_regs[98]
.sym 62024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 62025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 62026 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 62029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 62030 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 62031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 62032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 62038 fft_block.reg_stage.w_input_regs[96]
.sym 62043 fft_block.reg_stage.w_input_regs[97]
.sym 62050 fft_block.w_fft_in[0]
.sym 62056 fft_block.w_fft_in[2]
.sym 62062 fft_block.w_fft_in[1]
.sym 62063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 62064 CLK$SB_IO_IN_$glb_clk
.sym 62066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 62067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 62068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 62069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 62070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 62071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 62072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 62073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 62075 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 62078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 62079 fft_block.w_fft_in[1]
.sym 62087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 62090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 62099 fft_block.reg_stage.w_input_regs[98]
.sym 62101 fft_block.reg_stage.w_input_regs[97]
.sym 62107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 62108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 62109 fft_block.reg_stage.w_input_regs[103]
.sym 62110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 62111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 62115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 62118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62122 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 62139 $nextpnr_ICESTORM_LC_21$O
.sym 62142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62145 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 62147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 62149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 62153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 62155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 62157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 62160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 62161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 62163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 62166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 62167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 62169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 62172 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 62173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 62175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 62178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 62179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 62183 fft_block.reg_stage.w_input_regs[103]
.sym 62185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 62189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 62193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 62194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 62195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 62196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 62202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 62203 fft_block.reg_stage.w_input_regs[103]
.sym 62204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 62205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 62206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 62208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 62210 fft_block.reg_stage.w_input_regs[37]
.sym 62212 fft_block.reg_stage.w_input_regs[38]
.sym 62218 fft_block.reg_stage.w_input_regs[108]
.sym 62221 fft_block.reg_stage.w_input_regs[44]
.sym 62223 fft_block.reg_stage.w_input_regs[45]
.sym 62233 fft_block.reg_stage.w_input_regs[41]
.sym 62236 fft_block.w_fft_in[8]
.sym 62239 fft_block.reg_stage.w_input_regs[110]
.sym 62240 fft_block.w_fft_in[10]
.sym 62241 fft_block.reg_stage.w_input_regs[104]
.sym 62247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 62255 fft_block.reg_stage.w_input_regs[40]
.sym 62257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 62265 fft_block.reg_stage.w_input_regs[110]
.sym 62270 fft_block.w_fft_in[8]
.sym 62281 fft_block.reg_stage.w_input_regs[41]
.sym 62282 fft_block.reg_stage.w_input_regs[40]
.sym 62283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 62284 fft_block.reg_stage.w_input_regs[104]
.sym 62288 fft_block.w_fft_in[10]
.sym 62299 fft_block.reg_stage.w_input_regs[40]
.sym 62300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 62301 fft_block.reg_stage.w_input_regs[104]
.sym 62302 fft_block.reg_stage.w_input_regs[41]
.sym 62309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 62310 CLK$SB_IO_IN_$glb_clk
.sym 62313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 62314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 62315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 62316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 62317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 62318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 62319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 62325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 62329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 62333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 62335 fft_block.reg_stage.w_input_regs[110]
.sym 62344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 62356 fft_block.w_fft_in[8]
.sym 62357 fft_block.reg_stage.w_input_regs[109]
.sym 62362 fft_block.reg_stage.w_input_regs[105]
.sym 62364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 62367 fft_block.reg_stage.w_input_regs[106]
.sym 62369 fft_block.reg_stage.w_input_regs[107]
.sym 62378 fft_block.reg_stage.w_input_regs[108]
.sym 62380 fft_block.reg_stage.w_input_regs[104]
.sym 62387 fft_block.reg_stage.w_input_regs[106]
.sym 62393 fft_block.reg_stage.w_input_regs[108]
.sym 62404 fft_block.w_fft_in[8]
.sym 62410 fft_block.reg_stage.w_input_regs[104]
.sym 62419 fft_block.reg_stage.w_input_regs[105]
.sym 62424 fft_block.reg_stage.w_input_regs[109]
.sym 62429 fft_block.reg_stage.w_input_regs[107]
.sym 62432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 62433 CLK$SB_IO_IN_$glb_clk
.sym 62435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 62437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 62439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 62441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 62442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 62449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 62450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 62452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 62455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 62461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 62466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 62468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 62478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 62481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 62490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 62497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 62498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 62499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 62503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 62505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 62507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 62517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 62523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 62527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 62529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 62530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 62535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 62541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 62546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 62547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 62548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 62554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 62555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 62556 CLK$SB_IO_IN_$glb_clk
.sym 62558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 62570 spi_out.addr[0]
.sym 62571 fft_block.reg_stage.w_input_regs[46]
.sym 62579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 62583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 62584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 62589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 62591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 62602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 62606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 62610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 62611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 62612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 62614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 62615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 62616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 62617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 62618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 62619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 62621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 62622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 62623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 62624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_I3[2]
.sym 62625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 62626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 62630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 62634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 62638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 62639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 62640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 62641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 62645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 62650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 62651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 62652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 62653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 62656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 62657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 62658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 62659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 62663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 62668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_I3[2]
.sym 62669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 62670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 62674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 62675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 62676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 62677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 62678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 62679 CLK$SB_IO_IN_$glb_clk
.sym 62681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 62682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 62686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 62688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 62724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 62725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 62727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 62730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 62731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 62732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 62733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 62736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 62737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 62740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 62742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 62748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[2]
.sym 62750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 62751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 62755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 62758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 62762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 62763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 62767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 62773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 62774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 62775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[2]
.sym 62776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 62782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 62786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 62794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 62799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 62801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 62802 CLK$SB_IO_IN_$glb_clk
.sym 62804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 62805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 62806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 62808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 62809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 62810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 62818 fft_block.start_calc
.sym 62828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 62832 fft_block.reg_stage.w_cms_reg[11]
.sym 62834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 62835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 62848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 62850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 62853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 62855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 62856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 62863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 62865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 62867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 62868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 62871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 62873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 62874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 62875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 62878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 62879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 62885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 62886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 62891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 62892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 62897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 62898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 62902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 62903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 62908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 62910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 62914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 62915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 62916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 62917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 62921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 62922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 62924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 62925 CLK$SB_IO_IN_$glb_clk
.sym 62926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 62927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 62928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 62929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 62931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 62933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 62954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 62957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 62962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 62970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 62974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 62979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 62982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 62992 fft_block.reg_stage.w_cms_reg[11]
.sym 62994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 62997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 63021 fft_block.reg_stage.w_cms_reg[11]
.sym 63031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 63032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 63033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 63034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 63047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 63048 CLK$SB_IO_IN_$glb_clk
.sym 63049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 63051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 63109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 63116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 63145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 63170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 63171 CLK$SB_IO_IN_$glb_clk
.sym 63200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 64599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 64619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O
.sym 64627 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 64628 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 64629 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 64630 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 64631 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 64632 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 64639 fft_block.reg_stage.w_cms_reg[10]
.sym 64648 fft_block.reg_stage.w_cms_reg[11]
.sym 64653 fft_block.reg_stage.w_cps_in[7]
.sym 64672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 64674 fft_block.reg_stage.w_cms_in[1]
.sym 64686 fft_block.reg_stage.w_cms_in[0]
.sym 64694 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 64715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 64720 fft_block.reg_stage.w_cms_in[0]
.sym 64742 fft_block.reg_stage.w_cms_in[1]
.sym 64746 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 64747 CLK$SB_IO_IN_$glb_clk
.sym 64754 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 64756 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 64760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 64766 $PACKER_VCC_NET
.sym 64768 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 64770 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 64771 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 64772 $PACKER_VCC_NET
.sym 64774 fft_block.reg_stage.w_cms_in[1]
.sym 64775 spi_out.w_tx_ready
.sym 64780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 64788 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 64793 fft_block.reg_stage.w_cms_reg[11]
.sym 64812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 64813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 64814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 64817 fft_block.reg_stage.w_cps_reg[25]
.sym 64819 fft_block.reg_stage.w_cps_reg[22]
.sym 64830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 64833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 64834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 64836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 64837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 64841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 64846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 64848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 64849 fft_block.reg_stage.w_cms_reg[28]
.sym 64850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 64856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 64858 fft_block.reg_stage.w_cms_reg[27]
.sym 64859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 64863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 64864 fft_block.reg_stage.w_cms_reg[27]
.sym 64866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 64869 fft_block.reg_stage.w_cms_reg[27]
.sym 64870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 64871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 64876 fft_block.reg_stage.w_cms_reg[28]
.sym 64877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 64878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 64888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 64889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 64890 fft_block.reg_stage.w_cms_reg[27]
.sym 64893 fft_block.reg_stage.w_cms_reg[28]
.sym 64894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 64895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 64900 fft_block.reg_stage.w_cms_reg[28]
.sym 64901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 64902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 64905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 64906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 64907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 64909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 64910 CLK$SB_IO_IN_$glb_clk
.sym 64912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 64913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 64914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 64915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 64916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 64917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 64918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 64919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 64925 fft_block.reg_stage.w_cms_reg[34]
.sym 64928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 64930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 64933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 64934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 64935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 64939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 64940 fft_block.reg_stage.w_cps_reg[26]
.sym 64946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 64953 fft_block.reg_stage.w_cms_in[1]
.sym 64955 fft_block.reg_stage.w_cms_in[0]
.sym 64964 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 64970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 64971 fft_block.reg_stage.w_cps_in[7]
.sym 64973 fft_block.reg_stage.w_cps_in[4]
.sym 64975 fft_block.reg_stage.w_cps_in[0]
.sym 64977 fft_block.reg_stage.w_cms_in[7]
.sym 64983 fft_block.reg_stage.w_cps_in[8]
.sym 64988 fft_block.reg_stage.w_cms_in[0]
.sym 64994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 64998 fft_block.reg_stage.w_cps_in[7]
.sym 65005 fft_block.reg_stage.w_cps_in[4]
.sym 65010 fft_block.reg_stage.w_cps_in[0]
.sym 65017 fft_block.reg_stage.w_cms_in[1]
.sym 65025 fft_block.reg_stage.w_cps_in[8]
.sym 65028 fft_block.reg_stage.w_cms_in[7]
.sym 65032 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 65033 CLK$SB_IO_IN_$glb_clk
.sym 65035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65036 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 65040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 65047 fft_block.reg_stage.w_cms_reg[18]
.sym 65049 fft_block.reg_stage.w_cms_reg[19]
.sym 65054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 65057 fft_block.reg_stage.w_cps_reg[18]
.sym 65058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 65059 fft_block.reg_stage.w_cms_reg[11]
.sym 65061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 65065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 65066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 65067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 65068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 65069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 65070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 65081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 65087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 65093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 65105 fft_block.reg_stage.w_cps_reg[35]
.sym 65115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 65145 fft_block.reg_stage.w_cps_reg[35]
.sym 65151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 65155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 65156 CLK$SB_IO_IN_$glb_clk
.sym 65157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 65159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 65160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 65161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 65162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 65163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 65164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_I3[2]
.sym 65165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 65174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 65179 fft_block.reg_stage.w_cps_reg[26]
.sym 65184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 65186 fft_block.reg_stage.w_cms_in[7]
.sym 65188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 65190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 65192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 65193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 65201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 65203 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 65205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 65213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 65220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 65225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 65227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 65229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 65233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 65241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 65245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 65258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 65262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 65271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 65274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 65278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 65279 CLK$SB_IO_IN_$glb_clk
.sym 65281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 65282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 65283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 65284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[1]
.sym 65285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[2]
.sym 65286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 65287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[0]
.sym 65288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 65289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 65295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 65299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 65305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 65311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 65314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 65324 fft_block.reg_stage.w_cps_reg[35]
.sym 65328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 65329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 65333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 65334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 65336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 65340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 65341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 65342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 65344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 65350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 65351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 65362 fft_block.reg_stage.w_cps_reg[35]
.sym 65363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 65364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 65367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 65368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 65369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 65374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 65375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 65376 fft_block.reg_stage.w_cps_reg[35]
.sym 65379 fft_block.reg_stage.w_cps_reg[35]
.sym 65380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 65381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 65386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 65387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 65388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 65391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 65392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 65393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 65401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 65402 CLK$SB_IO_IN_$glb_clk
.sym 65404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 65405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 65406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 65407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 65408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 65409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 65411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 65421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 65433 fft_block.start_calc
.sym 65448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 65467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 65468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 65472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 65475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 65476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 65477 $nextpnr_ICESTORM_LC_40$O
.sym 65480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 65483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 65485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 65489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 65491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 65495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 65498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 65499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 65501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 65503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 65505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 65507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 65510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 65511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 65513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 65516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 65517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 65519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 65522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 65523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 65527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 65528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 65529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 65530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 65532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 65533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 65534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65547 spi_out.send_data[2]
.sym 65551 fft_block.reg_stage.w_cms_reg[11]
.sym 65553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 65554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 65555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 65556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 65557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 65560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 65561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 65563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 65568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 65570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 65572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 65575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 65577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 65578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 65581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 65582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 65585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 65589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 65600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 65602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 65604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 65606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 65608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 65610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 65612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 65614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 65616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 65618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 65621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 65622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 65624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 65626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 65628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 65630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 65633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 65634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 65637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 65639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 65640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 65644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 65647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 65648 CLK$SB_IO_IN_$glb_clk
.sym 65651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 65653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 65654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 65655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 65656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 65660 fft_block.reg_stage.w_cms_reg[10]
.sym 65664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 65674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 65681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 65683 fft_block.reg_stage.w_cms_in[7]
.sym 65685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 65696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 65700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 65702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 65703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 65709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 65712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 65714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 65716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 65720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 65721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 65726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 65730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 65737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 65743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 65751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 65754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 65755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 65756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 65760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 65767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 65770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 65771 CLK$SB_IO_IN_$glb_clk
.sym 65773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 65774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 65775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 65778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 65779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 65780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 65791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 65794 $PACKER_VCC_NET
.sym 65795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 65796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 65798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 65799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 65800 spi_out.addr[3]
.sym 65802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 65806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 65807 spi_out.addr[0]
.sym 65808 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 65814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 65816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 65818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 65819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 65820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 65822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 65826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 65828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 65834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 65835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 65837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 65847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 65855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 65860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 65873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 65874 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 65877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 65878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 65886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 65889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 65890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 65891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 65892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 65893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 65894 CLK$SB_IO_IN_$glb_clk
.sym 65896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 65897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 65898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 65899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 65900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 65901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 65902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 65903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 65918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 65920 spi_out.addr[1]
.sym 65921 spi_out.addr[2]
.sym 65926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 65941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 65943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 65946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 65948 fft_block.reg_stage.w_input_regs[33]
.sym 65949 fft_block.reg_stage.w_input_regs[34]
.sym 65951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 65952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 65953 fft_block.reg_stage.w_cms_in[7]
.sym 65959 fft_block.reg_stage.w_input_regs[98]
.sym 65960 fft_block.reg_stage.w_input_regs[97]
.sym 65964 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 65971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 65979 fft_block.reg_stage.w_cms_in[7]
.sym 65985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 65989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65990 fft_block.reg_stage.w_input_regs[34]
.sym 65991 fft_block.reg_stage.w_input_regs[98]
.sym 66001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 66003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 66006 fft_block.reg_stage.w_input_regs[33]
.sym 66008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66009 fft_block.reg_stage.w_input_regs[97]
.sym 66012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 66013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 66014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 66015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 66016 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 66017 CLK$SB_IO_IN_$glb_clk
.sym 66019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 66020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 66021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66023 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 66024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 66025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 66031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66032 fft_block.reg_stage.w_input_regs[98]
.sym 66036 fft_block.reg_stage.w_input_regs[97]
.sym 66039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 66043 fft_block.reg_stage.w_cms_reg[11]
.sym 66044 spi_out.addr[1]
.sym 66046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 66048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 66053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 66060 fft_block.reg_stage.w_input_regs[35]
.sym 66061 fft_block.reg_stage.w_input_regs[99]
.sym 66062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 66070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 66071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 66080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 66086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 66087 fft_block.reg_stage.w_input_regs[33]
.sym 66088 fft_block.reg_stage.w_input_regs[34]
.sym 66093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 66095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66096 fft_block.reg_stage.w_input_regs[34]
.sym 66105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66106 fft_block.reg_stage.w_input_regs[99]
.sym 66107 fft_block.reg_stage.w_input_regs[35]
.sym 66112 fft_block.reg_stage.w_input_regs[33]
.sym 66113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 66117 fft_block.reg_stage.w_input_regs[33]
.sym 66118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 66123 fft_block.reg_stage.w_input_regs[34]
.sym 66124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 66126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 66135 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 66139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 66140 CLK$SB_IO_IN_$glb_clk
.sym 66142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 66143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 66145 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 66146 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 66148 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 66149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66152 fft_block.reg_stage.w_cms_reg[11]
.sym 66159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 66161 fft_block.reg_stage.w_input_regs[35]
.sym 66164 fft_block.reg_stage.w_input_regs[35]
.sym 66167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 66171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 66185 fft_block.reg_stage.w_input_regs[37]
.sym 66186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 66187 fft_block.reg_stage.w_input_regs[38]
.sym 66188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 66189 fft_block.reg_stage.w_input_regs[36]
.sym 66194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 66195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 66196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66197 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 66200 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66209 fft_block.reg_stage.w_input_regs[35]
.sym 66210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 66216 fft_block.reg_stage.w_input_regs[38]
.sym 66217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 66222 fft_block.reg_stage.w_input_regs[35]
.sym 66223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 66225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66228 fft_block.reg_stage.w_input_regs[36]
.sym 66229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 66231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66235 fft_block.reg_stage.w_input_regs[36]
.sym 66236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 66242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 66243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 66246 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 66247 fft_block.reg_stage.w_input_regs[37]
.sym 66249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66254 fft_block.reg_stage.w_input_regs[37]
.sym 66255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 66258 fft_block.reg_stage.w_input_regs[35]
.sym 66259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 66261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 66267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 66268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 66269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 66270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 66271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 66272 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 66277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 66278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 66285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 66286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 66289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 66291 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 66294 spi_out.addr[2]
.sym 66296 spi_out.addr[3]
.sym 66297 fft_block.reg_stage.w_input_regs[44]
.sym 66298 spi_out.addr[0]
.sym 66300 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 66309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 66310 fft_block.reg_stage.w_input_regs[42]
.sym 66311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 66317 fft_block.reg_stage.w_input_regs[38]
.sym 66318 fft_block.reg_stage.w_input_regs[39]
.sym 66320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 66321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 66328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 66329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 66333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 66342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 66345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 66346 fft_block.reg_stage.w_input_regs[42]
.sym 66347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 66357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 66360 fft_block.reg_stage.w_input_regs[38]
.sym 66363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 66364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 66365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 66369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 66371 fft_block.reg_stage.w_input_regs[39]
.sym 66372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 66377 fft_block.reg_stage.w_input_regs[42]
.sym 66378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 66381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 66383 fft_block.reg_stage.w_input_regs[39]
.sym 66384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 66388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 66389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 66390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 66392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 66393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 66394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 66395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 66403 fft_block.reg_stage.w_input_regs[38]
.sym 66406 fft_block.reg_stage.w_input_regs[39]
.sym 66411 fft_block.start_calc
.sym 66412 spi_out.addr[1]
.sym 66417 spi_out.state_SB_DFFESR_Q_R
.sym 66420 spi_out.addr[2]
.sym 66422 spi_out.addr[3]
.sym 66430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 66433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 66437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 66438 fft_block.reg_stage.w_input_regs[111]
.sym 66442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 66453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 66461 $nextpnr_ICESTORM_LC_36$O
.sym 66464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 66469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 66475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 66477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 66479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 66482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 66483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 66485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 66487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 66489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 66491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 66494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 66495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 66497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 66499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 66501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 66505 fft_block.reg_stage.w_input_regs[111]
.sym 66507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 66513 spi_out.addr[2]
.sym 66514 spi_out.addr[3]
.sym 66515 spi_out.addr[0]
.sym 66516 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 66517 spi_out.addr[1]
.sym 66518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 66524 fft_block.reg_stage.w_input_regs[111]
.sym 66526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 66531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 66536 spi_out.addr[0]
.sym 66540 spi_out.addr[1]
.sym 66543 fft_block.reg_stage.w_cms_reg[11]
.sym 66544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 66554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 66556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 66557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 66558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 66561 fft_block.reg_stage.w_input_regs[44]
.sym 66562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66563 fft_block.reg_stage.w_input_regs[45]
.sym 66564 fft_block.reg_stage.w_input_regs[46]
.sym 66565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 66574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 66575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 66576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 66579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 66585 fft_block.reg_stage.w_input_regs[45]
.sym 66587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 66591 fft_block.reg_stage.w_input_regs[46]
.sym 66592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 66597 fft_block.reg_stage.w_input_regs[44]
.sym 66598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 66603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 66605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 66606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 66612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 66616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 66618 fft_block.reg_stage.w_input_regs[45]
.sym 66621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 66622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 66627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 66628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 66631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66632 CLK$SB_IO_IN_$glb_clk
.sym 66633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 66635 fft_block.fft_finish_SB_LUT4_I1_I3[1]
.sym 66636 spi_out.state_SB_DFFESR_Q_E
.sym 66637 fft_block.fft_finish_SB_LUT4_I3_O[0]
.sym 66638 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 66639 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 66641 fft_block.fft_finish_SB_LUT4_I1_I3[0]
.sym 66657 spi_out.addr[2]
.sym 66662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 66678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 66679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 66682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 66686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 66699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 66700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 66711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 66738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 66739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 66750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 66754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 66755 CLK$SB_IO_IN_$glb_clk
.sym 66757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 66759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 66761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 66800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 66801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 66805 fft_block.start_calc
.sym 66806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 66816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 66822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 66826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 66827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 66829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 66833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 66838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 66839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 66840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 66851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 66857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 66858 fft_block.start_calc
.sym 66861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 66875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 66877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 66878 CLK$SB_IO_IN_$glb_clk
.sym 66879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 66880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 66881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 66882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 66884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 66887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 66888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 66890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 66894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 66896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 66902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 66903 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 66905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 66914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 66921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 66923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 66929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 66930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 66937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 66939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 66943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 66945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 66947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 66949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 66952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 66954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 66957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 66960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 66961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 66966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 66969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 66972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 66974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 66978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 66980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 66981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 66984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 66986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 66987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 66991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 66992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 66997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 67000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 67001 CLK$SB_IO_IN_$glb_clk
.sym 67002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 67046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 67047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 67053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 67061 fft_block.reg_stage.w_cms_reg[11]
.sym 67062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 67063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 67068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 67069 fft_block.reg_stage.w_cms_reg[10]
.sym 67071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 67072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 67077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 67078 fft_block.reg_stage.w_cms_reg[11]
.sym 67079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 67084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 67085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 67086 fft_block.reg_stage.w_cms_reg[10]
.sym 67089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 67091 fft_block.reg_stage.w_cms_reg[10]
.sym 67092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 67102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 67103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 67104 fft_block.reg_stage.w_cms_reg[11]
.sym 67113 fft_block.reg_stage.w_cms_reg[10]
.sym 67114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 67115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 67123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 67124 CLK$SB_IO_IN_$glb_clk
.sym 67170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 67206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 68366 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 68646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 68666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 68672 CLK$SB_IO_IN
.sym 68676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68707 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 68708 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 68709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 68723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 68744 $PACKER_VCC_NET
.sym 68746 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 68747 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 68748 $PACKER_VCC_NET
.sym 68751 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 68752 $PACKER_VCC_NET
.sym 68755 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 68756 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 68757 spi_out.w_tx_ready
.sym 68767 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 68774 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 68776 $nextpnr_ICESTORM_LC_14$O
.sym 68778 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 68782 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 68784 $PACKER_VCC_NET
.sym 68785 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 68788 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 68790 $PACKER_VCC_NET
.sym 68791 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 68792 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 68794 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 68796 $PACKER_VCC_NET
.sym 68797 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 68798 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 68802 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 68803 $PACKER_VCC_NET
.sym 68804 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 68809 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 68814 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 68821 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 68823 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 68824 CLK$SB_IO_IN_$glb_clk
.sym 68825 spi_out.w_tx_ready
.sym 68831 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 68832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 68835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 68836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 68843 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 68845 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 68849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 68851 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 68860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 68886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 68887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 68892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 68895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 68909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 68911 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 68917 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 68919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 68922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 68925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 68927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 68935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 68946 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 68959 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 68982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 68983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 68984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 68985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 68986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 68987 CLK$SB_IO_IN_$glb_clk
.sym 68988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 68989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 68990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 68991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 68992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 68993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 68994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 68995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 68996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 69011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 69012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 69014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 69018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 69019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 69020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 69022 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 69030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 69034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 69038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 69040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 69042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 69043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 69052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 69053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 69057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69059 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 69063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 69066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 69069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 69071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 69072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 69077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 69081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 69082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 69087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 69089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 69093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 69094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 69099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 69101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 69105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 69106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 69109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69110 CLK$SB_IO_IN_$glb_clk
.sym 69111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 69112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 69114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 69115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 69116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 69118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 69119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 69120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 69123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 69129 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 69131 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 69132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 69133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 69138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 69139 spi_out.send_data[0]
.sym 69141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 69142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 69145 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 69153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 69157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 69159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 69164 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 69167 fft_block.reg_stage.w_cps_reg[35]
.sym 69175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 69177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 69180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 69183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 69186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 69188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 69189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69192 fft_block.reg_stage.w_cps_reg[35]
.sym 69194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 69195 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 69216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 69217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 69224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 69232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 69233 CLK$SB_IO_IN_$glb_clk
.sym 69235 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 69236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 69237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 69238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 69247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 69249 fft_block.reg_stage.w_cps_reg[22]
.sym 69251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 69253 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 69255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 69257 fft_block.reg_stage.w_cps_reg[25]
.sym 69259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 69261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 69267 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 69269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 69277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 69279 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 69287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 69289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 69291 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 69294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 69296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 69297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 69303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 69304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 69305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 69308 $nextpnr_ICESTORM_LC_18$O
.sym 69310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 69314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 69317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 69318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 69320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 69323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 69324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 69326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 69328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 69330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 69334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 69336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 69339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 69345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 69346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 69347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 69348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 69351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 69352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 69353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 69354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 69355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 69356 CLK$SB_IO_IN_$glb_clk
.sym 69357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 69360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 69361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 69364 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 69365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 69371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 69373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69377 fft_block.reg_stage.w_cps_reg[26]
.sym 69381 fft_block.start_calc
.sym 69384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 69392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 69405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 69409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 69410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 69411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 69414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 69419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 69421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 69426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 69429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 69433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 69441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 69444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 69451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 69459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 69462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 69470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 69475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 69478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 69479 CLK$SB_IO_IN_$glb_clk
.sym 69481 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 69482 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 69484 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 69485 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 69486 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 69487 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 69488 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 69504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 69507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 69513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 69515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 69522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 69523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[1]
.sym 69524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 69525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[1]
.sym 69526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[2]
.sym 69527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 69528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[0]
.sym 69530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 69531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 69532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[2]
.sym 69533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 69534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 69535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 69536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 69537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 69543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 69544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 69546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 69547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 69548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 69549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 69555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[2]
.sym 69556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[2]
.sym 69557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 69558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 69562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 69564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 69567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 69568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 69569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 69570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 69573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 69574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 69575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 69576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 69579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 69580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 69581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 69582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 69585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[1]
.sym 69586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[0]
.sym 69587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[1]
.sym 69588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 69591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 69592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 69593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 69594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 69598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 69604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[0]
.sym 69605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 69606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 69607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[1]
.sym 69608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 69609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 69610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 69611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 69629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 69633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 69634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 69635 spi_out.send_data[4]
.sym 69636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 69639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 69651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 69653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 69654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 69656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 69657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 69660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 69663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 69669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 69676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 69678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 69680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 69681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 69684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 69693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 69698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 69704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 69708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 69709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 69711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 69714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 69723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 69724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 69725 CLK$SB_IO_IN_$glb_clk
.sym 69727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 69728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 69729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 69730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 69731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 69732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 69733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 69740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 69744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 69745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 69749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 69754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 69756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 69758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 69770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 69774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 69777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 69778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 69786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 69796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 69809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 69821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 69827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 69834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 69839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 69847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 69848 CLK$SB_IO_IN_$glb_clk
.sym 69850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 69851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 69852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 69853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 69854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 69856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 69861 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 69881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 69882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 69883 spi_out.addr[2]
.sym 69884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 69885 spi_out.send_data[7]
.sym 69891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 69895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 69896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 69897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 69898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 69901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 69902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 69903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 69905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 69916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 69921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 69925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 69927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 69930 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 69931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 69932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 69933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 69939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 69955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 69961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 69969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 69970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 69971 CLK$SB_IO_IN_$glb_clk
.sym 69973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 69974 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 69975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 69976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 69977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 69980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 70001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 70002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 70004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 70017 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 70020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 70022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 70023 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 70027 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 70028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 70029 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 70030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 70031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 70032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 70033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 70036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 70038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 70041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 70042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 70044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 70047 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 70054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 70059 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 70060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 70061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 70062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 70065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 70071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 70072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 70073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 70074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 70079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 70083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 70084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 70085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 70086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 70089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 70090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 70091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 70092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 70093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 70094 CLK$SB_IO_IN_$glb_clk
.sym 70096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 70099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 70100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 70101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 70103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 70118 w_fft_out[33]
.sym 70119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 70121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 70123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 70125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 70127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 70128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 70130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 70139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 70141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 70143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 70145 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 70146 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 70147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 70150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 70161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 70163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 70164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 70167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 70168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 70172 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 70176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 70178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 70182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 70185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 70189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 70190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 70194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 70197 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 70200 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 70203 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 70206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 70207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 70208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 70209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 70216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70217 CLK$SB_IO_IN_$glb_clk
.sym 70218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 70219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 70221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 70222 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 70225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 70234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 70235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 70245 fft_block.reg_stage.w_cms_reg[16]
.sym 70260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 70261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 70262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 70263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 70264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 70265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 70266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 70267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 70268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 70269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 70272 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 70274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 70276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 70278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 70279 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 70280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 70281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 70282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 70289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70290 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 70294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 70295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 70296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 70299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 70301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 70302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 70307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 70308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 70312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 70313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 70314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 70319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 70320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 70323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 70324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 70329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 70331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 70335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 70337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 70338 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 70339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 70340 CLK$SB_IO_IN_$glb_clk
.sym 70341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 70342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 70343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 70344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 70345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 70346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 70347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 70348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 70349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 70356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 70367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 70370 spi_out.addr[2]
.sym 70374 spi_out.addr[0]
.sym 70375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 70376 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 70383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 70392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70396 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 70397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 70402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 70407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 70415 $nextpnr_ICESTORM_LC_41$O
.sym 70418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 70424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 70429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 70433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 70436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 70437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 70439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 70442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 70443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 70445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 70448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 70449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 70451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 70454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 70455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 70457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 70460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 70461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 70465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 70468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 70469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 70470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 70471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 70472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 70487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 70499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 70501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 70508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 70510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 70512 fft_block.reg_stage.w_input_regs[43]
.sym 70513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 70516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 70518 fft_block.reg_stage.w_input_regs[44]
.sym 70521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 70522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 70523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 70526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 70534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 70535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 70536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 70539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 70540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 70541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 70546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 70547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 70548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 70551 fft_block.reg_stage.w_input_regs[43]
.sym 70552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 70557 fft_block.reg_stage.w_input_regs[44]
.sym 70558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 70563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 70564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 70565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 70572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 70575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 70577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 70578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 70581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 70583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70584 fft_block.reg_stage.w_input_regs[43]
.sym 70585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 70586 CLK$SB_IO_IN_$glb_clk
.sym 70604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 70608 fft_block.reg_stage.w_input_regs[43]
.sym 70609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 70611 fft_block.reg_stage.w_input_regs[47]
.sym 70614 fft_block.fft_finish_SB_LUT4_I3_O[1]
.sym 70622 spi_out.state_SB_DFFESR_Q_R
.sym 70637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70641 spi_out.addr[0]
.sym 70642 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 70647 spi_out.addr[2]
.sym 70648 spi_out.addr[3]
.sym 70651 spi_out.addr[1]
.sym 70654 fft_block.reg_stage.w_input_regs[46]
.sym 70656 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 70659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 70661 $nextpnr_ICESTORM_LC_15$O
.sym 70663 spi_out.addr[0]
.sym 70667 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 70669 spi_out.addr[1]
.sym 70673 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 70676 spi_out.addr[2]
.sym 70677 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 70682 spi_out.addr[3]
.sym 70683 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 70689 spi_out.addr[0]
.sym 70692 spi_out.addr[3]
.sym 70693 spi_out.addr[2]
.sym 70694 spi_out.addr[0]
.sym 70695 spi_out.addr[1]
.sym 70698 spi_out.addr[1]
.sym 70699 spi_out.addr[0]
.sym 70704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70705 fft_block.reg_stage.w_input_regs[46]
.sym 70706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 70708 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 70709 CLK$SB_IO_IN_$glb_clk
.sym 70710 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 70712 fft_block.fft_finish_SB_LUT4_I1_I3[2]
.sym 70713 spi_out.start_tx_SB_DFFE_Q_E
.sym 70714 spi_out.state_SB_DFFESR_Q_R
.sym 70715 PIN_16_SB_LUT4_O_I3[1]
.sym 70717 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 70718 fft_block.fft_finish_SB_LUT4_I3_O[1]
.sym 70731 spi_out.addr[3]
.sym 70742 fft_block.reg_stage.w_cms_reg[16]
.sym 70755 fft_block.fft_finish_SB_LUT4_I3_O[0]
.sym 70756 spi_out.state_SB_DFFESR_Q_R
.sym 70759 fft_block.fft_finish_SB_LUT4_I1_I3[0]
.sym 70760 PIN_21$SB_IO_OUT
.sym 70765 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 70767 fft_block.fft_finish_SB_LUT4_I1_I3[0]
.sym 70769 fft_block.fft_finish_SB_LUT4_I1_I3[2]
.sym 70770 spi_out.state_SB_DFFESR_Q_E
.sym 70777 fft_block.fft_finish_SB_LUT4_I1_I3[1]
.sym 70781 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 70792 fft_block.fft_finish_SB_LUT4_I1_I3[1]
.sym 70794 fft_block.fft_finish_SB_LUT4_I1_I3[0]
.sym 70797 fft_block.fft_finish_SB_LUT4_I1_I3[0]
.sym 70798 PIN_21$SB_IO_OUT
.sym 70799 fft_block.fft_finish_SB_LUT4_I1_I3[1]
.sym 70800 fft_block.fft_finish_SB_LUT4_I1_I3[2]
.sym 70803 PIN_21$SB_IO_OUT
.sym 70804 fft_block.fft_finish_SB_LUT4_I1_I3[1]
.sym 70805 fft_block.fft_finish_SB_LUT4_I1_I3[0]
.sym 70810 fft_block.fft_finish_SB_LUT4_I3_O[0]
.sym 70811 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 70812 fft_block.fft_finish_SB_LUT4_I1_I3[2]
.sym 70817 fft_block.fft_finish_SB_LUT4_I1_I3[0]
.sym 70818 fft_block.fft_finish_SB_LUT4_I1_I3[1]
.sym 70828 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 70830 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 70831 spi_out.state_SB_DFFESR_Q_E
.sym 70832 CLK$SB_IO_IN_$glb_clk
.sym 70833 spi_out.state_SB_DFFESR_Q_R
.sym 70835 spi_out.count_spi[1]
.sym 70836 spi_out.count_spi[2]
.sym 70837 spi_out.count_spi[3]
.sym 70838 spi_out.count_spi[4]
.sym 70839 spi_out.count_spi[5]
.sym 70840 spi_out.count_spi[6]
.sym 70841 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 70846 PIN_21$SB_IO_OUT
.sym 70849 spi_out.state_SB_DFFESR_Q_R
.sym 70879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 70882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 70883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 70884 fft_block.reg_stage.w_cms_reg[11]
.sym 70886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 70896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 70902 fft_block.reg_stage.w_cms_reg[16]
.sym 70909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 70910 fft_block.reg_stage.w_cms_reg[11]
.sym 70911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 70922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 70933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 70934 fft_block.reg_stage.w_cms_reg[16]
.sym 70935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 70954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 70955 CLK$SB_IO_IN_$glb_clk
.sym 70961 spi_out.count_spi[0]
.sym 70969 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 70998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 71000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 71002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 71010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 71016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 71019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 71023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 71033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 71039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 71044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 71057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 71074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 71076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 71077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 71078 CLK$SB_IO_IN_$glb_clk
.sym 71079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O_$glb_sr
.sym 72723 CLK$SB_IO_IN
.sym 72745 CLK$SB_IO_IN
.sym 72780 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 72781 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 72782 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 72783 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 72784 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 72785 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 72825 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 72829 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 72833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 72834 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 72837 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 72838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 72841 fft_block.reg_stage.w_cms_reg[27]
.sym 72845 $PACKER_VCC_NET
.sym 72847 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 72851 spi_out.w_tx_ready
.sym 72852 $nextpnr_ICESTORM_LC_6$O
.sym 72854 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 72858 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[1]
.sym 72860 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 72864 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[2]
.sym 72866 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 72870 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[3]
.sym 72873 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 72876 $nextpnr_ICESTORM_LC_7$I3
.sym 72879 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 72882 $nextpnr_ICESTORM_LC_7$COUT
.sym 72884 $PACKER_VCC_NET
.sym 72886 $nextpnr_ICESTORM_LC_7$I3
.sym 72891 spi_out.w_tx_ready
.sym 72892 $nextpnr_ICESTORM_LC_7$COUT
.sym 72895 fft_block.reg_stage.w_cms_reg[27]
.sym 72899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 72900 CLK$SB_IO_IN_$glb_clk
.sym 72901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 72906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 72916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 72920 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 72922 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 72923 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 72925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 72932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 72952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 72968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 72969 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 72970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 72971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 72972 spi_out.w_tx_ready
.sym 72985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 72988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 72989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 72994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 73005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 73007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 73010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 73012 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 73013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73025 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 73028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 73031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 73046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 73047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 73052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 73053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 73062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73063 CLK$SB_IO_IN_$glb_clk
.sym 73064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 73067 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73068 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73078 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 73082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 73089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 73096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 73100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 73106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 73107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 73117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 73124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 73126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 73127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 73128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 73131 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 73132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 73133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 73135 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 73137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 73140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 73146 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 73148 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 73152 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 73154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 73157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 73158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 73163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 73165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 73166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 73170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 73171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 73172 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 73176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 73178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 73182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 73183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 73185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73186 CLK$SB_IO_IN_$glb_clk
.sym 73187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 73188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 73189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 73190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 73191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 73192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 73193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 73194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 73195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 73201 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 73211 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73212 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73214 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 73229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 73232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 73240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 73243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 73244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 73245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 73248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 73250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 73251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 73252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 73253 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 73256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 73257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 73263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 73264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 73265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 73269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 73270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 73271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 73274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 73277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 73280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 73281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 73282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 73287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 73292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 73294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 73295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 73299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 73300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 73301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 73307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 73308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73309 CLK$SB_IO_IN_$glb_clk
.sym 73310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 73311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 73312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 73314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 73316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 73317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 73318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 73327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 73334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 73344 fft_block.reg_stage.w_cms_reg[25]
.sym 73346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 73353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 73356 fft_block.start_calc
.sym 73357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 73358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_I3[2]
.sym 73359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 73365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 73366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 73367 spi_out.send_data[0]
.sym 73368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 73377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 73379 spi_out.w_tx_ready
.sym 73382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 73387 spi_out.send_data[0]
.sym 73391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 73392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_I3[2]
.sym 73393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 73398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 73399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 73403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 73404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 73405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 73406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 73421 fft_block.start_calc
.sym 73422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 73431 spi_out.w_tx_ready
.sym 73432 CLK$SB_IO_IN_$glb_clk
.sym 73434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 73435 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 73436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73438 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 73439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 73441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 73447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 73449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 73453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 73454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 73455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 73456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 73457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 73459 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73461 spi_out.w_tx_ready
.sym 73465 spi_out.w_tx_ready
.sym 73467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 73475 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 73476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 73477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 73479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 73480 fft_block.start_calc
.sym 73482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 73484 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 73487 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 73521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 73523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 73527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 73544 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73545 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 73546 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 73550 fft_block.start_calc
.sym 73553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 73554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 73555 CLK$SB_IO_IN_$glb_clk
.sym 73557 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 73558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 73560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 73563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 73569 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 73573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 73574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 73575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 73585 spi_out.send_data[3]
.sym 73586 spi_out.spi_master.master_ready
.sym 73587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 73590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 73599 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73601 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 73603 spi_out.send_data[1]
.sym 73604 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 73617 spi_out.send_data[4]
.sym 73618 spi_out.send_data[6]
.sym 73620 spi_out.send_data[5]
.sym 73622 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 73625 spi_out.w_tx_ready
.sym 73628 spi_out.send_data[2]
.sym 73629 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 73632 spi_out.send_data[2]
.sym 73637 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 73638 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 73639 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73649 spi_out.send_data[1]
.sym 73658 spi_out.send_data[4]
.sym 73661 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73663 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 73664 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 73669 spi_out.send_data[6]
.sym 73676 spi_out.send_data[5]
.sym 73677 spi_out.w_tx_ready
.sym 73678 CLK$SB_IO_IN_$glb_clk
.sym 73681 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 73686 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 73698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 73705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 73723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 73726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 73727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 73730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 73731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 73733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 73735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 73737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[0]
.sym 73738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 73739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 73740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[1]
.sym 73742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 73743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 73748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 73749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 73751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 73756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 73760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[1]
.sym 73761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 73762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 73763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[0]
.sym 73769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 73774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 73778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 73779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 73780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 73781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 73784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 73787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 73791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 73796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 73800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 73801 CLK$SB_IO_IN_$glb_clk
.sym 73803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 73807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 73808 $PACKER_VCC_NET
.sym 73810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[6]
.sym 73815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 73817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 73819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 73820 spi_out.send_data[7]
.sym 73837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 73838 w_fft_out[32]
.sym 73845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 73846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 73848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 73849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 73850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 73853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 73856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 73858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 73860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 73863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 73864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 73867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[6]
.sym 73868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 73870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 73872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 73873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 73877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 73878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 73879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 73880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[6]
.sym 73883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 73884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 73885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 73889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 73890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 73891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 73892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 73897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 73901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 73902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 73903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 73904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 73908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 73909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 73916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 73923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 73924 CLK$SB_IO_IN_$glb_clk
.sym 73926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 73928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 73929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 73930 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 73933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73953 spi_out.w_tx_ready
.sym 73955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 73957 spi_out.w_tx_ready
.sym 73969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 73977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 73979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 73984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 73986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 73989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 73992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 73993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 73994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 73995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 73998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 74003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 74008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 74009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 74012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 74013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 74014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 74018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 74020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 74025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 74026 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74027 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 74030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 74032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 74036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 74037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 74038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 74039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 74046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74047 CLK$SB_IO_IN_$glb_clk
.sym 74048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 74049 w_fft_out[33]
.sym 74051 w_fft_out[34]
.sym 74052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74054 w_fft_out[32]
.sym 74055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 74075 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 74077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 74078 spi_out.spi_master.master_ready
.sym 74083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 74084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 74091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 74094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 74097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 74101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 74109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 74111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 74112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 74113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 74116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 74117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 74119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 74123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 74125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 74129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 74131 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 74135 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 74137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 74141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 74144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 74147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 74150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 74153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 74155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 74159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 74160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 74162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 74167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 74169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74170 CLK$SB_IO_IN_$glb_clk
.sym 74171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 74172 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 74174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 74175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 74178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 74186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 74195 w_fft_out[34]
.sym 74202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 74206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 74217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 74225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 74227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 74231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 74233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 74235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 74236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 74237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 74239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 74240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 74243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 74246 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 74266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 74270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 74276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 74277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 74278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 74279 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 74283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 74288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 74289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74290 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 74292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 74293 CLK$SB_IO_IN_$glb_clk
.sym 74295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 74300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 74301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 74305 fft_block.fft_finish_SB_LUT4_I3_O[1]
.sym 74314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 74315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 74321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 74322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 74326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 74329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 74338 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 74340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 74342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 74349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 74352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 74353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 74354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 74355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 74358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 74363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 74364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 74365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 74366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 74369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 74371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 74375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 74376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 74378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 74383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 74384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 74388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 74393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 74395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 74405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 74406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 74408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 74413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 74415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74416 CLK$SB_IO_IN_$glb_clk
.sym 74417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 74418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 74419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 74420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 74421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 74422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 74423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 74425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 74433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 74442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 74448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 74449 spi_out.w_tx_ready
.sym 74459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 74462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 74463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 74464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 74465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 74467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 74470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 74474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 74476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 74478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 74479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 74483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 74484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 74485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 74486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 74489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 74490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 74492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 74493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 74494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 74499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 74500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 74501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 74504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 74505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 74506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 74510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 74511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 74512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 74513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 74516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 74517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 74519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 74522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 74524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 74525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 74528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 74530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 74531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 74534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 74535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 74537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 74538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 74539 CLK$SB_IO_IN_$glb_clk
.sym 74541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 74542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[2]
.sym 74544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 74545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[1]
.sym 74547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 74548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[0]
.sym 74554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 74556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 74558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 74559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 74562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 74566 spi_out.spi_master.master_ready
.sym 74585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 74589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 74594 fft_block.reg_stage.w_input_regs[47]
.sym 74595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 74602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 74609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 74612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 74613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 74616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 74621 fft_block.reg_stage.w_input_regs[47]
.sym 74623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 74624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 74633 fft_block.reg_stage.w_input_regs[47]
.sym 74634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 74635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 74642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 74648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 74653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 74659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 74661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 74662 CLK$SB_IO_IN_$glb_clk
.sym 74664 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 74665 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 74666 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 74667 spi_out.w_tx_ready
.sym 74669 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 74671 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 74690 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 74696 spi_out.spi_master.r_SM_CS[0]
.sym 74793 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 74794 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 74829 fft_block.fft_finish_SB_LUT4_I1_I3[2]
.sym 74830 spi_out.start_tx_SB_DFFE_Q_E
.sym 74834 spi_out.count_spi[6]
.sym 74835 fft_block.fft_finish_SB_LUT4_I1_I3[0]
.sym 74837 fft_block.fft_finish_SB_LUT4_I1_I3[1]
.sym 74838 spi_out.count_spi[2]
.sym 74839 fft_block.fft_finish_SB_LUT4_I3_O[0]
.sym 74840 spi_out.count_spi[4]
.sym 74841 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 74843 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 74851 fft_block.fft_finish_SB_LUT4_I3_O[1]
.sym 74858 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 74867 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 74868 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 74870 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 74873 fft_block.fft_finish_SB_LUT4_I3_O[0]
.sym 74874 fft_block.fft_finish_SB_LUT4_I3_O[1]
.sym 74879 fft_block.fft_finish_SB_LUT4_I1_I3[0]
.sym 74880 fft_block.fft_finish_SB_LUT4_I1_I3[1]
.sym 74886 fft_block.fft_finish_SB_LUT4_I1_I3[0]
.sym 74898 spi_out.count_spi[2]
.sym 74899 spi_out.count_spi[6]
.sym 74900 spi_out.count_spi[4]
.sym 74903 fft_block.fft_finish_SB_LUT4_I1_I3[2]
.sym 74904 fft_block.fft_finish_SB_LUT4_I1_I3[1]
.sym 74905 fft_block.fft_finish_SB_LUT4_I1_I3[0]
.sym 74907 spi_out.start_tx_SB_DFFE_Q_E
.sym 74908 CLK$SB_IO_IN_$glb_clk
.sym 74912 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 74913 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 74914 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 74915 spi_out.state_SB_DFFESR_Q_R
.sym 74916 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 74917 PIN_16_SB_LUT4_O_I3[0]
.sym 74933 spi_out.spi_master.master_ready
.sym 74952 spi_out.count_spi[1]
.sym 74954 spi_out.count_spi[3]
.sym 74955 spi_out.count_spi[0]
.sym 74962 fft_block.fft_finish_SB_LUT4_I3_O[1]
.sym 74963 spi_out.count_spi[4]
.sym 74964 spi_out.state_SB_DFFESR_Q_R
.sym 74969 spi_out.count_spi[2]
.sym 74980 spi_out.count_spi[5]
.sym 74981 spi_out.count_spi[6]
.sym 74983 $nextpnr_ICESTORM_LC_29$O
.sym 74986 spi_out.count_spi[0]
.sym 74989 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 74992 spi_out.count_spi[1]
.sym 74993 spi_out.count_spi[0]
.sym 74995 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 74998 spi_out.count_spi[2]
.sym 74999 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 75001 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 75004 spi_out.count_spi[3]
.sym 75005 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 75007 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 75009 spi_out.count_spi[4]
.sym 75011 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 75013 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 75015 spi_out.count_spi[5]
.sym 75017 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 75021 spi_out.count_spi[6]
.sym 75023 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 75026 spi_out.count_spi[3]
.sym 75027 spi_out.count_spi[5]
.sym 75028 spi_out.count_spi[1]
.sym 75029 spi_out.count_spi[0]
.sym 75030 fft_block.fft_finish_SB_LUT4_I3_O[1]
.sym 75031 CLK$SB_IO_IN_$glb_clk
.sym 75032 spi_out.state_SB_DFFESR_Q_R
.sym 75052 spi_out.state_SB_DFFESR_Q_R
.sym 75078 spi_out.count_spi[0]
.sym 75087 spi_out.state_SB_DFFESR_Q_R
.sym 75092 fft_block.fft_finish_SB_LUT4_I3_O[1]
.sym 75133 spi_out.count_spi[0]
.sym 75153 fft_block.fft_finish_SB_LUT4_I3_O[1]
.sym 75154 CLK$SB_IO_IN_$glb_clk
.sym 75155 spi_out.state_SB_DFFESR_Q_R
.sym 76856 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 76857 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 76860 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 76861 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 76862 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 76865 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 76901 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 76908 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 76910 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 76915 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 76918 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 76923 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 76929 $nextpnr_ICESTORM_LC_13$O
.sym 76931 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 76935 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 76937 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 76941 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 76943 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 76945 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 76949 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 76951 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 76954 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 76955 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 76960 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 76966 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 76967 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 76968 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 76969 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 76972 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 76973 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 76974 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 76975 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 76976 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 76977 CLK$SB_IO_IN_$glb_clk
.sym 76978 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 76985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 77009 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 77011 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 77034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 77037 spi_out.w_tx_ready
.sym 77049 spi_out.w_tx_ready
.sym 77050 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 77065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 77071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 77088 fft_block.reg_stage.w_cms_reg[34]
.sym 77091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 77094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 77095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 77096 fft_block.reg_stage.w_cms_reg[34]
.sym 77139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 77140 CLK$SB_IO_IN_$glb_clk
.sym 77142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 77154 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 77161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 77165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 77169 spi_out.w_tx_ready
.sym 77172 $PACKER_VCC_NET
.sym 77176 $PACKER_VCC_NET
.sym 77177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 77183 $PACKER_VCC_NET
.sym 77186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 77187 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 77190 $PACKER_VCC_NET
.sym 77191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 77194 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 77195 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 77196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 77201 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 77210 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 77212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 77215 $nextpnr_ICESTORM_LC_10$O
.sym 77217 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 77221 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 77223 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 77224 $PACKER_VCC_NET
.sym 77228 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 77229 $PACKER_VCC_NET
.sym 77231 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 77235 $PACKER_VCC_NET
.sym 77236 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 77237 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 77258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 77259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 77260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 77261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 77262 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 77263 CLK$SB_IO_IN_$glb_clk
.sym 77264 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 77270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 77283 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 77284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 77291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 77292 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 77294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 77296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 77297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 77307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 77310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 77311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 77313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 77317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 77319 fft_block.reg_stage.w_c_reg[17]
.sym 77320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 77322 fft_block.reg_stage.w_cps_reg[25]
.sym 77324 fft_block.reg_stage.w_cps_reg[22]
.sym 77325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 77330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 77332 fft_block.reg_stage.w_cps_reg[26]
.sym 77333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 77336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 77339 fft_block.reg_stage.w_c_reg[17]
.sym 77340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 77341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 77345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 77346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 77348 fft_block.reg_stage.w_c_reg[17]
.sym 77351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 77352 fft_block.reg_stage.w_cps_reg[26]
.sym 77353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 77357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 77358 fft_block.reg_stage.w_cps_reg[22]
.sym 77360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 77363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 77364 fft_block.reg_stage.w_cps_reg[26]
.sym 77366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 77369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 77370 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 77372 fft_block.reg_stage.w_cps_reg[25]
.sym 77375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 77377 fft_block.reg_stage.w_cps_reg[22]
.sym 77378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 77382 fft_block.reg_stage.w_c_reg[17]
.sym 77383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 77384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 77385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 77386 CLK$SB_IO_IN_$glb_clk
.sym 77390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 77391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 77408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 77409 spi_out.w_tx_ready
.sym 77413 fft_block.reg_stage.w_cms_reg[18]
.sym 77414 fft_block.reg_stage.w_cms_reg[19]
.sym 77417 spi_out.spi_master.master_ready
.sym 77418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77421 fft_block.reg_stage.w_cps_reg[18]
.sym 77422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 77423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 77439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 77447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 77448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 77450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 77452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 77454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 77458 fft_block.reg_stage.w_cps_reg[26]
.sym 77459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 77462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 77464 fft_block.reg_stage.w_cps_reg[26]
.sym 77465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 77471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 77480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 77481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 77483 fft_block.reg_stage.w_cps_reg[26]
.sym 77492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 77493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 77495 fft_block.reg_stage.w_cps_reg[26]
.sym 77498 fft_block.reg_stage.w_cps_reg[26]
.sym 77500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 77501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 77504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 77505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 77507 fft_block.reg_stage.w_cps_reg[26]
.sym 77508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 77509 CLK$SB_IO_IN_$glb_clk
.sym 77512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 77515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 77527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 77529 spi_out.spi_master.master_ready
.sym 77530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77541 spi_out.w_tx_ready
.sym 77546 spi_out.w_tx_ready
.sym 77554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 77559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 77560 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 77561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 77562 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 77563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77565 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 77566 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 77568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 77569 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 77571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 77572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 77577 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 77579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77581 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 77585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 77588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 77591 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 77592 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 77593 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 77594 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 77597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 77600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 77603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 77604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 77609 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 77610 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 77611 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 77612 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 77616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 77618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 77627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 77629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 77630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77632 CLK$SB_IO_IN_$glb_clk
.sym 77633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 77634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 77635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 77638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 77640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 77646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 77650 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 77656 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 77661 spi_out.w_tx_ready
.sym 77668 $PACKER_VCC_NET
.sym 77669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 77675 fft_block.reg_stage.w_cms_reg[25]
.sym 77676 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 77677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 77683 fft_block.reg_stage.w_cms_reg[18]
.sym 77684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 77686 fft_block.reg_stage.w_cms_reg[19]
.sym 77688 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 77689 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 77692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 77693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 77694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 77700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 77702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 77709 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 77710 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 77711 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 77714 fft_block.reg_stage.w_cms_reg[18]
.sym 77715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 77717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 77727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 77728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 77729 fft_block.reg_stage.w_cms_reg[19]
.sym 77744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 77746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 77750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 77751 fft_block.reg_stage.w_cms_reg[25]
.sym 77753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 77754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 77755 CLK$SB_IO_IN_$glb_clk
.sym 77758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 77759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 77760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 77761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 77762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 77763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77785 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 77787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 77792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 77804 spi_out.send_data[7]
.sym 77806 spi_out.send_data[3]
.sym 77809 spi_out.w_tx_ready
.sym 77839 spi_out.send_data[3]
.sym 77869 spi_out.send_data[7]
.sym 77877 spi_out.w_tx_ready
.sym 77878 CLK$SB_IO_IN_$glb_clk
.sym 77881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 77885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 77887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 77895 spi_out.w_tx_ready
.sym 77904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 77905 spi_out.spi_master.master_ready
.sym 77909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 77912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 77923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 77932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 77936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 77939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 77954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 77980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 77997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 78000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 78001 CLK$SB_IO_IN_$glb_clk
.sym 78004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 78005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 78031 fft_block.reg_stage.w_input_regs[35]
.sym 78032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 78033 spi_out.w_tx_ready
.sym 78034 $PACKER_VCC_NET
.sym 78035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 78038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 78045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 78050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 78051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 78056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 78057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 78062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 78063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 78064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 78070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 78077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 78078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 78079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 78085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 78090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 78097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 78104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 78119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 78120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 78123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 78124 CLK$SB_IO_IN_$glb_clk
.sym 78125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 78132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 78149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 78150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 78152 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 78155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 78156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 78157 spi_out.w_tx_ready
.sym 78159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 78167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 78168 fft_block.reg_stage.w_input_regs[33]
.sym 78169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 78170 fft_block.reg_stage.w_input_regs[34]
.sym 78177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 78178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 78179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78181 fft_block.reg_stage.w_input_regs[99]
.sym 78182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 78186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78187 fft_block.reg_stage.w_input_regs[98]
.sym 78189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 78190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78191 fft_block.reg_stage.w_input_regs[35]
.sym 78193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 78194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78197 fft_block.reg_stage.w_input_regs[97]
.sym 78200 fft_block.reg_stage.w_input_regs[98]
.sym 78201 fft_block.reg_stage.w_input_regs[34]
.sym 78203 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78213 fft_block.reg_stage.w_input_regs[99]
.sym 78215 fft_block.reg_stage.w_input_regs[35]
.sym 78218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 78219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 78221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78230 fft_block.reg_stage.w_input_regs[97]
.sym 78232 fft_block.reg_stage.w_input_regs[33]
.sym 78233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 78237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 78238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 78239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 78244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 78246 fft_block.start_calc_$glb_ce
.sym 78247 CLK$SB_IO_IN_$glb_clk
.sym 78249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 78250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 78256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 78264 fft_block.reg_stage.w_input_regs[34]
.sym 78267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78269 fft_block.reg_stage.w_input_regs[99]
.sym 78272 fft_block.reg_stage.w_input_regs[33]
.sym 78275 fft_block.start_calc
.sym 78276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 78282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 78292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 78298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 78301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 78308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 78309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 78310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 78312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 78313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 78314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 78316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 78317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 78318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 78319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 78320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 78323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 78324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 78325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 78326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 78335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 78336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 78337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 78338 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 78341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 78342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 78343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 78344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 78360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 78362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 78369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 78370 CLK$SB_IO_IN_$glb_clk
.sym 78384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 78393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 78396 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 78397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 78405 spi_out.spi_master.master_ready
.sym 78413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 78414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 78415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 78416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 78419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 78433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 78439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 78440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 78446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 78448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 78476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 78477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 78478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 78479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 78484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 78492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 78493 CLK$SB_IO_IN_$glb_clk
.sym 78496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 78497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 78498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 78499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 78500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_I1[0]
.sym 78501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 78502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 78524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 78525 spi_out.w_tx_ready
.sym 78526 $PACKER_VCC_NET
.sym 78536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 78538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 78540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 78542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 78545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 78553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 78556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 78557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 78561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 78562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 78563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 78564 fft_block.start_calc
.sym 78566 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 78570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 78572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 78575 fft_block.start_calc
.sym 78576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 78583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 78588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 78593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 78600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 78602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 78611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 78612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 78613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 78614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 78615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 78616 CLK$SB_IO_IN_$glb_clk
.sym 78641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 78653 spi_out.w_tx_ready
.sym 78660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 78661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 78662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 78663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 78664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 78665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 78666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 78668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 78669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 78670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 78671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 78674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 78678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 78679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[1]
.sym 78682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[0]
.sym 78684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[2]
.sym 78686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 78689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 78692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[1]
.sym 78693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 78694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[2]
.sym 78695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[0]
.sym 78698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 78699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 78700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 78701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 78710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 78711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 78712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 78713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 78716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 78717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 78718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 78719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 78730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 78734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 78735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 78736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 78737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 78738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 78739 CLK$SB_IO_IN_$glb_clk
.sym 78743 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 78744 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 78745 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 78746 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 78747 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_R
.sym 78767 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 78768 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 78770 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_R
.sym 78776 spi_out.spi_master.r_SM_CS[1]
.sym 78782 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 78783 spi_out.spi_master.r_SM_CS[1]
.sym 78786 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_R
.sym 78787 spi_out.spi_master.master_ready
.sym 78792 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 78796 $PACKER_VCC_NET
.sym 78802 PIN_16_SB_LUT4_O_I3[1]
.sym 78807 spi_out.spi_master.r_SM_CS[0]
.sym 78809 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 78810 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 78811 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 78816 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 78817 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 78818 $PACKER_VCC_NET
.sym 78821 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 78827 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 78833 spi_out.spi_master.master_ready
.sym 78834 spi_out.spi_master.r_SM_CS[0]
.sym 78835 spi_out.spi_master.r_SM_CS[1]
.sym 78836 PIN_16_SB_LUT4_O_I3[1]
.sym 78847 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 78858 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 78861 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 78862 CLK$SB_IO_IN_$glb_clk
.sym 78863 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_R
.sym 78864 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 78867 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 78871 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 78877 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_R
.sym 78898 spi_out.spi_master.master_ready
.sym 78909 spi_out.spi_master.master_ready
.sym 78914 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 78918 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 78919 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 78920 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 78924 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 78928 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 78929 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 78931 spi_out.spi_master.r_SM_CS[0]
.sym 78934 spi_out.spi_master.r_SM_CS[1]
.sym 78937 $nextpnr_ICESTORM_LC_2$O
.sym 78940 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 78943 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 78945 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 78949 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 78951 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 78955 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 78958 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 78961 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 78964 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 78967 $nextpnr_ICESTORM_LC_3$I3
.sym 78970 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 78977 $nextpnr_ICESTORM_LC_3$I3
.sym 78980 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 78981 spi_out.spi_master.master_ready
.sym 78982 spi_out.spi_master.r_SM_CS[0]
.sym 78983 spi_out.spi_master.r_SM_CS[1]
.sym 78989 spi_out.spi_master.r_SM_CS[0]
.sym 78990 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 78992 spi_out.spi_master.r_SM_CS[1]
.sym 78994 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 79034 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 79035 PIN_16_SB_LUT4_O_I3[0]
.sym 79038 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 79039 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 79042 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 79046 spi_out.spi_master.r_SM_CS[0]
.sym 79047 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 79055 spi_out.state_SB_DFFESR_Q_R
.sym 79056 PIN_16_SB_LUT4_O_I3[1]
.sym 79057 spi_out.spi_master.r_SM_CS[1]
.sym 79058 spi_out.spi_master.master_ready
.sym 79074 PIN_16_SB_LUT4_O_I3[0]
.sym 79076 PIN_16_SB_LUT4_O_I3[1]
.sym 79079 spi_out.spi_master.master_ready
.sym 79080 spi_out.spi_master.r_SM_CS[0]
.sym 79081 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 79082 spi_out.spi_master.r_SM_CS[1]
.sym 79086 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 79087 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 79088 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 79092 spi_out.state_SB_DFFESR_Q_R
.sym 79097 spi_out.spi_master.r_SM_CS[0]
.sym 79099 spi_out.spi_master.r_SM_CS[1]
.sym 79103 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 79107 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 79108 CLK$SB_IO_IN_$glb_clk
.sym 79118 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 79133 spi_out.spi_master.r_SM_CS[0]
.sym 79145 PIN_16_SB_LUT4_O_I3[0]
.sym 80932 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 80934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 80976 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 80980 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 80982 $PACKER_VCC_NET
.sym 80988 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 80989 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 80992 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 80994 spi_out.w_tx_ready
.sym 80995 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 80997 spi_out.w_tx_ready
.sym 81002 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 81013 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 81019 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 81037 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 81039 $PACKER_VCC_NET
.sym 81040 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 81044 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 81046 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 81049 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 81051 spi_out.w_tx_ready
.sym 81052 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 81053 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 81054 CLK$SB_IO_IN_$glb_clk
.sym 81055 spi_out.w_tx_ready
.sym 81060 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 81072 $PACKER_VCC_NET
.sym 81080 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 81092 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 81110 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 81139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 81150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 81166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 81182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 81183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 81184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81217 CLK$SB_IO_IN_$glb_clk
.sym 81218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 81219 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 81221 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 81224 spi_out.spi_master.master_ready
.sym 81225 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 81240 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 81249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 81254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 81267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 81273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 81278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 81282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 81288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 81293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 81294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 81295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 81296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 81339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 81340 CLK$SB_IO_IN_$glb_clk
.sym 81349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 81356 spi_out.spi_master.master_ready
.sym 81373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 81375 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 81401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 81403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 81412 fft_block.reg_stage.w_cps_reg[18]
.sym 81447 fft_block.reg_stage.w_cps_reg[18]
.sym 81462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 81463 CLK$SB_IO_IN_$glb_clk
.sym 81464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 81469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 81470 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 81477 spi_out.w_tx_ready
.sym 81496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 81512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 81523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 81524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 81531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 81533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 81536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 81551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 81552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 81553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 81554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 81560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 81585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 81586 CLK$SB_IO_IN_$glb_clk
.sym 81591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 81617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 81631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 81634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 81638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 81654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 81668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 81671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 81686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 81687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 81693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 81694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 81695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 81700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 81708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81709 CLK$SB_IO_IN_$glb_clk
.sym 81710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 81716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 81723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 81725 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 81726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 81753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 81754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 81755 fft_block.reg_stage.w_cms_reg[19]
.sym 81760 fft_block.reg_stage.w_cms_reg[18]
.sym 81763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 81764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 81776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 81777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 81781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 81782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 81785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 81787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 81788 fft_block.reg_stage.w_cms_reg[19]
.sym 81791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 81792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 81793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 81794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 81803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 81804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 81805 fft_block.reg_stage.w_cms_reg[19]
.sym 81809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 81810 fft_block.reg_stage.w_cms_reg[18]
.sym 81812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 81822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 81823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 81824 fft_block.reg_stage.w_cms_reg[18]
.sym 81831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 81832 CLK$SB_IO_IN_$glb_clk
.sym 81846 fft_block.reg_stage.w_cms_reg[18]
.sym 81859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 81863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 81875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 81877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 81880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 81881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 81882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 81885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 81888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 81889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 81903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 81905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 81914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 81915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 81920 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 81921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 81926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 81927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 81928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 81929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 81932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 81933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 81935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 81941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 81944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 81945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 81950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 81952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 81953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 81954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81955 CLK$SB_IO_IN_$glb_clk
.sym 81956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 81973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 81988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 81999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 82000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 82002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 82004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 82013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 82037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 82062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 82063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 82064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 82075 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 82077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 82078 CLK$SB_IO_IN_$glb_clk
.sym 82079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 82121 fft_block.start_calc
.sym 82123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 82128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 82132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 82133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 82134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82161 fft_block.start_calc
.sym 82162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 82166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 82168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 82200 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 82201 CLK$SB_IO_IN_$glb_clk
.sym 82202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 82206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 82219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 82225 fft_block.start_calc
.sym 82246 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 82255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 82264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 82274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 82313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 82314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 82315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 82324 CLK$SB_IO_IN_$glb_clk
.sym 82325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 82355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 82368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 82369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 82373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 82378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 82380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 82383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 82388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 82397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 82400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 82401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 82402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 82403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 82406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 82408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 82409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 82442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 82444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 82446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 82447 CLK$SB_IO_IN_$glb_clk
.sym 82448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 82574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 82575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 82615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 82616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 82625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 82631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 82638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 82639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 82642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_I1[0]
.sym 82644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 82645 $nextpnr_ICESTORM_LC_20$O
.sym 82648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 82651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 82653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 82655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 82657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 82659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 82661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 82663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 82666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 82667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 82671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 82673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 82676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 82677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 82678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 82679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 82682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 82684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_I1[0]
.sym 82685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 82689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 82692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 82693 CLK$SB_IO_IN_$glb_clk
.sym 82694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 82846 spi_out.spi_master.r_SM_CS[0]
.sym 82848 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 82859 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 82861 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 82863 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_R
.sym 82865 $PACKER_VCC_NET
.sym 82869 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 82870 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 82872 spi_out.spi_master.r_SM_CS[0]
.sym 82873 $PACKER_VCC_NET
.sym 82877 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 82880 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 82885 spi_out.spi_master.r_SM_CS[1]
.sym 82887 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 82891 $nextpnr_ICESTORM_LC_0$O
.sym 82893 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 82897 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 82899 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 82900 $PACKER_VCC_NET
.sym 82903 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 82905 $PACKER_VCC_NET
.sym 82906 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 82907 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 82909 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 82911 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 82912 $PACKER_VCC_NET
.sym 82913 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 82915 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 82917 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 82918 $PACKER_VCC_NET
.sym 82919 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 82922 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 82924 $PACKER_VCC_NET
.sym 82925 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 82930 spi_out.spi_master.r_SM_CS[0]
.sym 82931 spi_out.spi_master.r_SM_CS[1]
.sym 82938 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 82939 CLK$SB_IO_IN_$glb_clk
.sym 82940 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_R
.sym 82992 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 82993 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 82995 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 83017 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 83033 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 83058 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 83078 PIN_16_SB_LUT4_O_I3[0]
.sym 83107 spi_out.spi_master.r_SM_CS[0]
.sym 83110 spi_out.spi_master.r_SM_CS[1]
.sym 83116 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 83134 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 83136 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 83150 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 83156 spi_out.spi_master.r_SM_CS[1]
.sym 83171 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 83182 spi_out.spi_master.r_SM_CS[1]
.sym 83183 spi_out.spi_master.r_SM_CS[0]
.sym 83184 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 83185 CLK$SB_IO_IN_$glb_clk
.sym 83186 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 83196 fft_block.start_calc
.sym 85064 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 85065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 85073 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 85086 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 85097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 85131 CLK$SB_IO_IN_$glb_clk
.sym 85132 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 85216 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 85222 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 85250 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 85293 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 85294 CLK$SB_IO_IN_$glb_clk
.sym 85297 spi_out.spi_master.master_ready
.sym 85308 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 85322 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 85328 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 85330 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 85331 spi_out.spi_master.master_ready
.sym 85339 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 85345 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 85347 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 85350 spi_out.spi_master.master_ready
.sym 85351 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 85354 spi_out.spi_master.master_ready
.sym 85364 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 85371 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 85373 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 85384 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 85385 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 85400 spi_out.spi_master.master_ready
.sym 85407 spi_out.spi_master.master_ready
.sym 85408 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 85416 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 85417 CLK$SB_IO_IN_$glb_clk
.sym 85418 spi_out.spi_master.master_ready
.sym 85422 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 85431 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 85443 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 85444 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 85454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 85462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 85465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 85469 fft_block.reg_stage.w_c_reg[17]
.sym 85490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 85535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 85537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 85538 fft_block.reg_stage.w_c_reg[17]
.sym 85539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 85540 CLK$SB_IO_IN_$glb_clk
.sym 85545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 85568 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 85588 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 85594 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 85595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 85601 spi_out.spi_master.master_ready
.sym 85603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 85604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 85610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 85612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 85642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 85643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 85646 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 85647 spi_out.spi_master.master_ready
.sym 85649 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 85662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 85663 CLK$SB_IO_IN_$glb_clk
.sym 85664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 85669 PIN_15$SB_IO_OUT
.sym 85711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 85724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 85757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 85785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 85786 CLK$SB_IO_IN_$glb_clk
.sym 85818 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 85840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 85842 fft_block.reg_stage.w_cms_reg[18]
.sym 85858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 85895 fft_block.reg_stage.w_cms_reg[18]
.sym 85908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 85909 CLK$SB_IO_IN_$glb_clk
.sym 85910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 85926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 86063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 86304 spi_out.spi_master.master_ready
.sym 86334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 86373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 86559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 86693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 86701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 86716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 86736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 86741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 86769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 86770 CLK$SB_IO_IN_$glb_clk
.sym 86787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 86792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 86804 spi_out.spi_master.master_ready
.sym 89005 PIN_21$SB_IO_OUT
.sym 89109 spi_out.spi_master.master_ready
.sym 89224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 89268 spi_out.w_tx_ready
.sym 89407 spi_out.spi_master.master_ready
.sym 89434 spi_out.w_tx_ready
.sym 89441 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 89454 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 89494 CLK$SB_IO_IN_$glb_clk
.sym 89495 spi_out.w_tx_ready
.sym 89561 spi_out.w_tx_ready
.sym 89588 spi_out.w_tx_ready
.sym 89617 CLK$SB_IO_IN_$glb_clk
.sym 89685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 89712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 89789 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 89801 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 89806 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 89809 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 89812 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 89840 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 89841 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 89842 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 89843 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 89862 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 89863 CLK$SB_IO_IN_$glb_clk
.sym 89873 PIN_15$SB_IO_OUT
.sym 99386 PIN_16_SB_LUT4_O_I3[0]
.sym 101396 PIN_14$SB_IO_OUT
.sym 101578 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 102805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 104661 PIN_21$SB_IO_OUT
.sym 104669 PIN_21$SB_IO_OUT
.sym 104687 PIN_21$SB_IO_OUT
.sym 104940 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 104977 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 105006 CLK$SB_IO_IN_$glb_clk
.sym 105028 PIN_14$SB_IO_OUT
.sym 115021 PIN_16_SB_LUT4_O_I3[0]
.sym 118735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 121339 PIN_14$SB_IO_OUT
.sym 127118 PIN_16$SB_IO_OUT
.sym 127122 fft_block.start_calc
.sym 130092 fft_block.start_calc
.sym 131719 PIN_16_SB_LUT4_O_I3[0]
.sym 131727 fft_block.start_calc
.sym 131760 PIN_16_SB_LUT4_O_I3[0]
.sym 131785 fft_block.start_calc
.sym 131801 PIN_16_SB_LUT4_O_I3[0]
.sym 134262 PIN_14$SB_IO_OUT
.sym 134280 PIN_14$SB_IO_OUT
.sym 134382 PIN_15$SB_IO_OUT
.sym 134395 PIN_15$SB_IO_OUT
.sym 134650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 134681 fft_block.start_calc
.sym 134698 fft_block.start_calc
.sym 134711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 134712 PIN_16$SB_IO_OUT
.sym 134728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 134732 PIN_16$SB_IO_OUT
.sym 135182 fft_block.reg_stage.w_cps_in[8]
.sym 135189 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 135190 fft_block.reg_stage.w_c_in[1]
.sym 135218 fft_block.reg_stage.w_c_in[1]
.sym 135239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 135244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 135248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 135249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 135252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 135253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 135256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 135257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 135264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 135265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 135269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 135271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 135276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 135277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 135280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 135281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 135284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 135285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 135288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 135289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 135291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 135292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 135293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 135297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 135299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 135300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 135301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 135302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 135303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 135304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 135305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 135306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 135310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 135311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 135312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 135313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 135314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 135318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 135322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 135323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 135324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 135325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 135328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 135329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 135330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 135334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 135340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 135341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 135343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 135344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 135345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 135346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 135350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 135354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0[0]
.sym 135355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 135356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 135357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 135359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 135360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 135361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 135362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 135363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 135364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 135365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 135366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 135367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 135368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 135369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 135373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 135377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 135378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 135382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 135389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 135393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 135397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 135398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 135404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 135405 fft_block.start_calc
.sym 135407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 135408 fft_block.reg_stage.w_input_regs[5]
.sym 135409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 135413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 135414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 135415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 135416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 135417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 135420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 135421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 135422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 135423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 135424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 135425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 135431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 135432 fft_block.reg_stage.w_input_regs[5]
.sym 135433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 135435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 135436 fft_block.reg_stage.w_input_regs[4]
.sym 135437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 135439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 135440 fft_block.reg_stage.w_input_regs[4]
.sym 135441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 135442 fft_block.reg_stage.w_c_reg[17]
.sym 135447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 135448 fft_block.reg_stage.w_input_regs[6]
.sym 135449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 135451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 135452 fft_block.reg_stage.w_input_regs[6]
.sym 135453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 135458 fft_block.reg_stage.w_c_reg[16]
.sym 135463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 135476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 135477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 135480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 135481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 135485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 135495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 135497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135498 fft_block.reg_stage.w_c_reg[23]
.sym 135502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[0]
.sym 135503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 135504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 135505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 135506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 135508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 135509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 135511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 135512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 135513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135514 fft_block.reg_stage.w_c_reg[19]
.sym 135519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 135523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 135524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 135540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 135541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 135544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 135545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 135546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 135547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 135548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[2]
.sym 135549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 135551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 135559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[2]
.sym 135560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 135561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 135563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 135564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 135565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 135567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_1_O[1]
.sym 135568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 135571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 135572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 135576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 135577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 135579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 135580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 135581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 135582 fft_block.reg_stage.w_c_reg[25]
.sym 135586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 135587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 135588 fft_block.start_calc
.sym 135589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 135590 fft_block.reg_stage.w_c_reg[24]
.sym 135598 fft_block.reg_stage.w_c_reg[27]
.sym 135614 fft_block.reg_stage.w_c_reg[31]
.sym 135623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 135636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 135637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 135640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 135641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 135643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[0]
.sym 135651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 135652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 135653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 135655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 135656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 135657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 135659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 135660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135662 fft_block.reg_stage.w_c_reg[1]
.sym 135669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 135678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 135679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 135681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 135684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 135685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 135687 count[0]
.sym 135692 count[1]
.sym 135693 count[0]
.sym 135696 count[2]
.sym 135697 count_SB_CARRY_CI_CO[2]
.sym 135700 count[3]
.sym 135701 count_SB_CARRY_CI_CO[3]
.sym 135704 count[4]
.sym 135705 count_SB_CARRY_CI_CO[4]
.sym 135708 count[5]
.sym 135709 count_SB_CARRY_CI_CO[5]
.sym 135712 count[6]
.sym 135713 count_SB_CARRY_CI_CO[6]
.sym 135716 count[7]
.sym 135717 count_SB_CARRY_CI_CO[7]
.sym 135720 count[8]
.sym 135721 count_SB_CARRY_CI_CO[8]
.sym 135724 count[9]
.sym 135725 count_SB_CARRY_CI_CO[9]
.sym 135728 count[10]
.sym 135729 count_SB_CARRY_CI_CO[10]
.sym 135732 count[11]
.sym 135733 count_SB_CARRY_CI_CO[11]
.sym 135736 count[12]
.sym 135737 count_SB_CARRY_CI_CO[12]
.sym 135740 count[13]
.sym 135741 count_SB_CARRY_CI_CO[13]
.sym 135744 count[14]
.sym 135745 count_SB_CARRY_CI_CO[14]
.sym 135746 count[8]
.sym 135747 count[9]
.sym 135748 count[10]
.sym 135749 count[11]
.sym 135770 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 135779 fft_block.stage[0]
.sym 135780 fft_block.stage[1]
.sym 135781 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 135785 count[0]
.sym 136202 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 136209 fft_block.reg_stage.w_c_map_addr[0]
.sym 136212 fft_block.reg_stage.c_map.stage_data[0]
.sym 136213 fft_block.reg_stage.w_cps_in[8]
.sym 136231 fft_block.reg_stage.w_c_map_addr[0]
.sym 136232 fft_block.reg_stage.w_c_map_addr[1]
.sym 136233 fft_block.reg_stage.w_we_c_map
.sym 136236 fft_block.stage[1]
.sym 136237 fft_block.reg_stage.c_map.state[0]
.sym 136240 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 136241 fft_block.stage[0]
.sym 136243 fft_block.reg_stage.w_c_map_addr[0]
.sym 136244 fft_block.reg_stage.w_c_map_addr[1]
.sym 136245 fft_block.reg_stage.w_we_c_map
.sym 136247 fft_block.reg_stage.w_c_map_addr[1]
.sym 136248 fft_block.reg_stage.w_c_map_addr[0]
.sym 136249 fft_block.reg_stage.w_we_c_map
.sym 136251 fft_block.reg_stage.w_c_map_addr[1]
.sym 136252 fft_block.stage[0]
.sym 136253 fft_block.reg_stage.w_c_map_addr[0]
.sym 136254 fft_block.reg_stage.w_c_map_addr[0]
.sym 136255 fft_block.reg_stage.w_c_map_addr[1]
.sym 136256 fft_block.fill_regs
.sym 136257 fft_block.reg_stage.c_map.state[0]
.sym 136259 fft_block.reg_stage.w_c_map_addr[0]
.sym 136260 fft_block.reg_stage.w_c_map_addr[1]
.sym 136261 fft_block.reg_stage.w_we_c_map
.sym 136262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 136267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 136268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 136269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 136273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 136275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 136276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 136277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 136284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 136285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 136288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 136289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 136292 fft_block.reg_stage.c_map.stage_data[0]
.sym 136293 fft_block.reg_stage.w_cps_in[8]
.sym 136294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 136295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 136296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 136297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 136299 fft_block.start_calc
.sym 136300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 136301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 136304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 136305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 136306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 136307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 136308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 136309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 136312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 136313 fft_block.start_calc
.sym 136314 fft_block.reg_stage.w_c_in[1]
.sym 136318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 136319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 136320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 136321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 136324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 136325 fft_block.start_calc
.sym 136327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 136328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 136332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 136333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 136335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 136336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 136337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 136338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 136339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 136340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 136341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 136343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 136344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 136345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 136349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 136353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 136354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 136355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 136356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 136369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 136372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 136373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 136376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 136377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 136380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 136381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 136384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 136385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 136388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 136389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 136390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 136392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 136393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 136395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136396 fft_block.reg_stage.w_input_regs[12]
.sym 136397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 136399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136400 fft_block.reg_stage.w_input_regs[11]
.sym 136401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 136402 fft_block.w_fft_in[11]
.sym 136407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 136408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 136409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 136413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 136415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 136416 fft_block.reg_stage.w_input_regs[15]
.sym 136417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 136419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 136420 fft_block.reg_stage.w_input_regs[15]
.sym 136421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 136423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 136424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 136427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136428 fft_block.reg_stage.w_input_regs[2]
.sym 136429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 136431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136432 fft_block.reg_stage.w_input_regs[3]
.sym 136433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 136436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 136437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 136439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136440 fft_block.reg_stage.w_input_regs[2]
.sym 136441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 136443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136444 fft_block.reg_stage.w_input_regs[3]
.sym 136445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 136447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 136449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 136450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 136455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 136465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 136468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 136469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 136472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 136473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 136476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 136477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 136480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 136481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 136482 fft_block.reg_stage.w_input_regs[71]
.sym 136485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 136486 fft_block.reg_stage.w_c_in[0]
.sym 136496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 136497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 136498 fft_block.reg_stage.w_c_in[7]
.sym 136502 fft_block.reg_stage.w_c_in[3]
.sym 136507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136508 fft_block.reg_stage.w_input_regs[7]
.sym 136509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 136515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136516 fft_block.reg_stage.w_input_regs[7]
.sym 136517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 136518 fft_block.w_fft_in[2]
.sym 136530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 136532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 136533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 136536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 136537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136538 fft_block.w_fft_in[1]
.sym 136544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 136545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 136546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 136547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 136548 fft_block.start_calc
.sym 136549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 136560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[0]
.sym 136561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 136564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 136565 fft_block.start_calc
.sym 136568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 136569 fft_block.start_calc
.sym 136576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 136577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 136578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 136588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 136592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 136593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 136596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 136597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 136600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 136601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 136614 fft_block.reg_stage.w_c_in[3]
.sym 136619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 136620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 136621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 136624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 136625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 136626 fft_block.reg_stage.w_c_in[0]
.sym 136630 fft_block.reg_stage.w_c_in[7]
.sym 136637 fft_block.reg_stage.w_cps_in[7]
.sym 136641 fft_block.reg_stage.w_cps_in[8]
.sym 136647 fft_block.counter_N[0]
.sym 136652 fft_block.counter_N[1]
.sym 136656 fft_block.counter_N[2]
.sym 136657 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 136660 fft_block.counter_N[1]
.sym 136661 fft_block.counter_N[0]
.sym 136662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 136663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 136664 fft_block.start_calc
.sym 136665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 136668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 136669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136673 fft_block.counter_N[0]
.sym 136674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 136677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 136681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 136686 fft_block.counter_N[0]
.sym 136687 fft_block.counter_N[1]
.sym 136688 fft_block.counter_N[2]
.sym 136689 addr_count_SB_DFFESR_Q_R[2]
.sym 136690 fft_block.reg_stage.w_c_reg[0]
.sym 136696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 136697 fft_block.start_calc
.sym 136698 fft_block.reg_stage.w_c_reg[7]
.sym 136702 fft_block.reg_stage.w_c_reg[3]
.sym 136706 fft_block.counter_N[0]
.sym 136707 fft_block.counter_N[1]
.sym 136709 insert_data
.sym 136710 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 136711 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 136712 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 136713 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 136716 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 136717 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 136718 fft_block.reg_stage.w_c_in[7]
.sym 136722 fft_block.reg_stage.w_c_in[0]
.sym 136727 insert_data
.sym 136728 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 136729 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 136730 fft_block.reg_stage.w_c_in[3]
.sym 136734 insert_data
.sym 136735 count[0]
.sym 136736 count[1]
.sym 136737 count[3]
.sym 136738 count[4]
.sym 136739 count[5]
.sym 136740 count[6]
.sym 136741 count[7]
.sym 136742 fft_block.state[1]
.sym 136743 fft_block.state_SB_DFFESR_Q_R[1]
.sym 136744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[2]
.sym 136745 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 136746 fft_block.stage[0]
.sym 136747 fft_block.stage[1]
.sym 136748 fft_block.state[1]
.sym 136749 fft_block.state_SB_DFFESR_Q_R[1]
.sym 136751 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 136752 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 136753 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 136754 fft_block.fill_regs_SB_DFFE_Q_D
.sym 136760 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 136761 fft_block.w_calc_finish
.sym 136762 count[12]
.sym 136763 count[13]
.sym 136764 count[14]
.sym 136765 count[2]
.sym 136768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[2]
.sym 136769 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 136771 fft_block.state[0]
.sym 136772 fft_block.state[1]
.sym 136773 insert_data
.sym 136780 fft_block.state[0]
.sym 136781 fft_block.state[1]
.sym 136782 fft_block.reg_stage.w_c_in[0]
.sym 136788 fft_block.state[0]
.sym 136789 fft_block.state[1]
.sym 136790 fft_block.reg_stage.w_c_in[3]
.sym 136796 fft_block.state[1]
.sym 136797 fft_block.state[0]
.sym 136801 fft_block.state[0]
.sym 136802 fft_block.reg_stage.w_c_in[7]
.sym 137224 fft_block.reg_stage.w_c_map_addr[0]
.sym 137225 fft_block.reg_stage.w_c_map_addr[1]
.sym 137227 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 137228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 137229 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 137230 fft_block.reg_stage.w_c_map_addr[0]
.sym 137231 fft_block.reg_stage.w_c_map_addr[1]
.sym 137232 fft_block.fill_regs
.sym 137233 fft_block.reg_stage.c_map.state[0]
.sym 137234 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 137241 fft_block.reg_stage.c_map.state[0]
.sym 137244 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 137245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 137247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 137248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 137249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 137251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 137252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 137253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 137255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 137260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 137264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 137265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 137268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 137269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 137272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 137273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 137277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 137281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 137284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 137285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 137287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 137300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 137301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 137304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 137305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 137308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 137309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 137312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 137313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 137314 fft_block.reg_stage.w_input_regs[119]
.sym 137317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 137321 fft_block.reg_stage.w_input_regs[114]
.sym 137325 fft_block.reg_stage.w_input_regs[113]
.sym 137329 fft_block.reg_stage.w_input_regs[115]
.sym 137333 fft_block.reg_stage.w_input_regs[112]
.sym 137337 fft_block.reg_stage.w_input_regs[116]
.sym 137340 fft_block.reg_stage.w_input_regs[112]
.sym 137341 fft_block.reg_stage.w_input_regs[48]
.sym 137342 fft_block.w_fft_in[0]
.sym 137346 fft_block.w_fft_in[1]
.sym 137352 fft_block.reg_stage.w_input_regs[64]
.sym 137353 fft_block.reg_stage.w_input_regs[0]
.sym 137354 fft_block.w_fft_in[1]
.sym 137359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 137360 fft_block.reg_stage.w_input_regs[1]
.sym 137361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 137362 fft_block.w_fft_in[0]
.sym 137368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 137369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 137370 fft_block.w_fft_in[8]
.sym 137380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137381 fft_block.start_calc
.sym 137383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 137384 fft_block.reg_stage.w_input_regs[10]
.sym 137385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 137386 fft_block.reg_stage.w_input_regs[72]
.sym 137387 fft_block.reg_stage.w_input_regs[8]
.sym 137388 fft_block.reg_stage.w_input_regs[9]
.sym 137389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 137391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137392 fft_block.reg_stage.w_input_regs[14]
.sym 137393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 137397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 137398 fft_block.reg_stage.w_input_regs[9]
.sym 137399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 137400 fft_block.reg_stage.w_input_regs[8]
.sym 137401 fft_block.reg_stage.w_input_regs[72]
.sym 137403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137404 fft_block.reg_stage.w_input_regs[11]
.sym 137405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 137408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 137409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 137411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 137412 fft_block.reg_stage.w_input_regs[10]
.sym 137413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 137415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 137428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 137429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 137432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 137433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 137436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 137437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 137440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 137441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 137442 fft_block.reg_stage.w_input_regs[79]
.sym 137445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 137447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137448 fft_block.reg_stage.w_input_regs[13]
.sym 137449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 137451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137452 fft_block.reg_stage.w_input_regs[14]
.sym 137453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 137455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 137456 fft_block.reg_stage.w_input_regs[1]
.sym 137457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 137461 fft_block.reg_stage.w_input_regs[75]
.sym 137462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 137463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 137464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 137465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 137467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137468 fft_block.reg_stage.w_input_regs[12]
.sym 137469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 137473 fft_block.reg_stage.w_input_regs[65]
.sym 137477 fft_block.reg_stage.w_input_regs[64]
.sym 137479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 137480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 137483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 137484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 137487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 137489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 137490 fft_block.w_fft_in[3]
.sym 137497 fft_block.reg_stage.w_input_regs[67]
.sym 137498 fft_block.w_fft_in[2]
.sym 137502 fft_block.w_fft_in[4]
.sym 137509 fft_block.reg_stage.w_input_regs[66]
.sym 137510 fft_block.w_fft_in[3]
.sym 137517 fft_block.reg_stage.w_input_regs[69]
.sym 137521 fft_block.reg_stage.w_input_regs[70]
.sym 137525 fft_block.reg_stage.w_input_regs[78]
.sym 137529 fft_block.reg_stage.w_input_regs[68]
.sym 137531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137532 fft_block.reg_stage.w_input_regs[67]
.sym 137533 fft_block.reg_stage.w_input_regs[3]
.sym 137534 fft_block.w_fft_in[4]
.sym 137538 fft_block.w_fft_in[0]
.sym 137543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 137545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 137547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 137549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 137552 fft_block.reg_stage.w_input_regs[80]
.sym 137553 fft_block.reg_stage.w_input_regs[16]
.sym 137555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 137557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 137559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 137560 fft_block.reg_stage.w_input_regs[81]
.sym 137561 fft_block.reg_stage.w_input_regs[17]
.sym 137563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137564 fft_block.reg_stage.w_input_regs[82]
.sym 137565 fft_block.reg_stage.w_input_regs[18]
.sym 137567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137568 fft_block.reg_stage.w_input_regs[68]
.sym 137569 fft_block.reg_stage.w_input_regs[4]
.sym 137573 fft_block.reg_stage.w_input_regs[82]
.sym 137575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137576 fft_block.reg_stage.w_input_regs[18]
.sym 137577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 137581 fft_block.reg_stage.w_input_regs[81]
.sym 137585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 137587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 137588 fft_block.reg_stage.w_input_regs[17]
.sym 137589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 137593 fft_block.reg_stage.w_input_regs[80]
.sym 137595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 137596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 137597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 137599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137600 fft_block.reg_stage.w_input_regs[18]
.sym 137601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 137603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 137604 fft_block.reg_stage.w_input_regs[17]
.sym 137605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 137606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 137611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137612 fft_block.reg_stage.w_input_regs[19]
.sym 137613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 137614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 137619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137620 fft_block.reg_stage.w_input_regs[19]
.sym 137621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 137622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 137623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 137624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 137625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 137626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 137630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 137635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 137636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 137637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 137639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137640 fft_block.reg_stage.w_input_regs[68]
.sym 137641 fft_block.reg_stage.w_input_regs[4]
.sym 137642 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 137643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 137644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 137645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 137646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 137647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 137648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 137649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 137650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 137651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 137652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 137653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 137654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 137655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 137656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 137657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 137659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 137660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 137661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 137663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 137664 fft_block.reg_stage.w_input_regs[81]
.sym 137665 fft_block.reg_stage.w_input_regs[17]
.sym 137667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 137668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 137669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 137671 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[3]
.sym 137676 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 137678 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 137679 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]
.sym 137680 fft_block.stage[1]
.sym 137681 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3]
.sym 137683 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[0]
.sym 137684 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 137685 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[2]
.sym 137686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 137690 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[0]
.sym 137691 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[1]
.sym 137692 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[2]
.sym 137693 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[3]
.sym 137694 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[0]
.sym 137695 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 137696 fft_block.stage[1]
.sym 137697 fft_block.stage[0]
.sym 137699 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 137700 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 137701 fft_block.stage[0]
.sym 137703 insert_data
.sym 137708 insert_data
.sym 137711 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 137712 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 137713 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 137715 $PACKER_VCC_NET
.sym 137716 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 137717 fft_block.stage[0]
.sym 137721 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 137723 addr_count_SB_DFFESR_Q_R[2]
.sym 137724 insert_data
.sym 137725 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 137726 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[0]
.sym 137727 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[1]
.sym 137728 fft_block.stage[1]
.sym 137729 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 137732 fft_block.stage[1]
.sym 137733 fft_block.stage[0]
.sym 137735 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[3]
.sym 137739 $PACKER_VCC_NET
.sym 137740 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 137745 $nextpnr_ICESTORM_LC_44$I3
.sym 137746 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[3]
.sym 137752 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[2]
.sym 137753 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[3]
.sym 137754 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 137761 fft_block.stage[0]
.sym 137762 fft_block.stage[0]
.sym 137763 fft_block.stage[1]
.sym 137764 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 137765 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 137766 fft_block.stage[0]
.sym 137767 fft_block.stage[1]
.sym 137768 fft_block.state_SB_DFFESR_Q_R[1]
.sym 137769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[2]
.sym 137774 fft_block.stage[0]
.sym 137775 fft_block.stage[1]
.sym 137776 fft_block.state_SB_DFFESR_Q_R[1]
.sym 137777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_LUT4_I3_O[2]
.sym 137778 fft_block.stage_SB_DFFESR_Q_R
.sym 137787 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 137788 fft_block.state_SB_DFFESR_Q_R[1]
.sym 137789 fft_block.state_SB_DFFESR_Q_R[2]
.sym 137793 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 137798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 137799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 137800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 137801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 137802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 137803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 137804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 137805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 137806 fft_block.reg_stage.w_c_reg[15]
.sym 137810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 137811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 137812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[2]
.sym 137813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 137814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 137815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 137816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 137817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 137818 fft_block.reg_stage.w_c_reg[8]
.sym 137822 fft_block.reg_stage.w_c_reg[11]
.sym 137826 fft_block.reg_stage.w_c_reg[10]
.sym 137832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 137833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 137841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 138247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 138248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 138249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 138250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 138251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 138252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 138253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 138254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 138258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 138259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 138260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 138261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 138262 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 138266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 138270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 138274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 138275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 138276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 138277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 138279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138280 fft_block.reg_stage.w_input_regs[55]
.sym 138281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 138283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138284 fft_block.reg_stage.w_input_regs[53]
.sym 138285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 138287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 138288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 138289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 138290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 138295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138296 fft_block.reg_stage.w_input_regs[54]
.sym 138297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 138299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138300 fft_block.reg_stage.w_input_regs[54]
.sym 138301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 138303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138304 fft_block.reg_stage.w_input_regs[55]
.sym 138305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 138306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 138311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138312 fft_block.reg_stage.w_input_regs[52]
.sym 138313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 138315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138316 fft_block.reg_stage.w_input_regs[52]
.sym 138317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 138319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138320 fft_block.reg_stage.w_input_regs[50]
.sym 138321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 138323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138324 fft_block.reg_stage.w_input_regs[51]
.sym 138325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 138327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138328 fft_block.reg_stage.w_input_regs[51]
.sym 138329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 138331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138332 fft_block.reg_stage.w_input_regs[50]
.sym 138333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 138334 fft_block.fill_regs
.sym 138339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138340 fft_block.reg_stage.w_input_regs[53]
.sym 138341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 138343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138344 fft_block.reg_stage.w_input_regs[49]
.sym 138345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 138347 fft_block.reg_stage.w_cms_reg[1]
.sym 138348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 138349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 138351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138352 fft_block.reg_stage.w_input_regs[49]
.sym 138353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 138355 fft_block.reg_stage.w_cms_reg[1]
.sym 138356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 138357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 138359 fft_block.reg_stage.w_cms_reg[0]
.sym 138360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 138361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 138363 fft_block.reg_stage.w_cms_reg[0]
.sym 138364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 138365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 138367 fft_block.reg_stage.w_cms_reg[0]
.sym 138368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 138369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 138371 fft_block.reg_stage.w_cms_reg[1]
.sym 138372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 138373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 138375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138376 fft_block.reg_stage.w_input_regs[113]
.sym 138377 fft_block.reg_stage.w_input_regs[49]
.sym 138378 fft_block.w_fft_in[1]
.sym 138386 fft_block.w_fft_in[0]
.sym 138390 fft_block.w_fft_in[8]
.sym 138397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138398 fft_block.w_fft_in[2]
.sym 138406 fft_block.w_fft_in[10]
.sym 138413 fft_block.reg_stage.w_input_regs[74]
.sym 138417 fft_block.reg_stage.w_input_regs[117]
.sym 138418 fft_block.w_fft_in[0]
.sym 138422 fft_block.w_fft_in[8]
.sym 138426 fft_block.w_fft_in[9]
.sym 138441 fft_block.reg_stage.w_input_regs[72]
.sym 138443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138444 fft_block.reg_stage.w_input_regs[13]
.sym 138445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 138446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 138447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 138448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 138449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 138450 fft_block.w_fft_in[8]
.sym 138454 fft_block.w_fft_in[11]
.sym 138458 fft_block.w_fft_in[2]
.sym 138465 fft_block.reg_stage.w_input_regs[73]
.sym 138466 fft_block.w_fft_in[10]
.sym 138470 fft_block.w_fft_in[12]
.sym 138474 fft_block.w_fft_in[1]
.sym 138481 fft_block.reg_stage.w_input_regs[77]
.sym 138483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 138485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 138486 fft_block.w_fft_in[11]
.sym 138493 fft_block.reg_stage.w_input_regs[76]
.sym 138494 fft_block.w_fft_in[2]
.sym 138499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138500 fft_block.reg_stage.w_input_regs[65]
.sym 138501 fft_block.reg_stage.w_input_regs[1]
.sym 138503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138504 fft_block.reg_stage.w_input_regs[83]
.sym 138505 fft_block.reg_stage.w_input_regs[19]
.sym 138507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138508 fft_block.reg_stage.w_input_regs[116]
.sym 138509 fft_block.reg_stage.w_input_regs[52]
.sym 138511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138512 fft_block.reg_stage.w_input_regs[75]
.sym 138513 fft_block.reg_stage.w_input_regs[11]
.sym 138515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138516 fft_block.reg_stage.w_input_regs[66]
.sym 138517 fft_block.reg_stage.w_input_regs[2]
.sym 138519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138520 fft_block.reg_stage.w_input_regs[66]
.sym 138521 fft_block.reg_stage.w_input_regs[2]
.sym 138523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138524 fft_block.reg_stage.w_input_regs[76]
.sym 138525 fft_block.reg_stage.w_input_regs[12]
.sym 138527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138528 fft_block.reg_stage.w_input_regs[67]
.sym 138529 fft_block.reg_stage.w_input_regs[3]
.sym 138531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138532 fft_block.reg_stage.w_input_regs[75]
.sym 138533 fft_block.reg_stage.w_input_regs[11]
.sym 138534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 138535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 138539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 138540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 138541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 138543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 138544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 138545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 138546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 138547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 138548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 138549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 138551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 138552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 138553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 138555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 138556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 138559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 138560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 138561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 138563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 138564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 138567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138568 fft_block.reg_stage.w_input_regs[83]
.sym 138569 fft_block.reg_stage.w_input_regs[19]
.sym 138573 fft_block.reg_stage.w_input_regs[83]
.sym 138574 fft_block.w_fft_in[4]
.sym 138578 fft_block.w_fft_in[3]
.sym 138582 fft_block.w_fft_in[1]
.sym 138586 fft_block.w_fft_in[2]
.sym 138590 fft_block.w_fft_in[0]
.sym 138595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138596 fft_block.reg_stage.w_input_regs[69]
.sym 138597 fft_block.reg_stage.w_input_regs[5]
.sym 138599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 138609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 138612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 138613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 138616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 138617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 138620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 138621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 138624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 138625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 138626 fft_block.reg_stage.w_input_regs[87]
.sym 138629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 138631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 138633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 138637 fft_block.reg_stage.w_input_regs[84]
.sym 138641 fft_block.reg_stage.w_input_regs[85]
.sym 138647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138648 fft_block.reg_stage.w_input_regs[20]
.sym 138649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 138655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138656 fft_block.reg_stage.w_input_regs[20]
.sym 138657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 138659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 138661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 138663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138664 fft_block.reg_stage.w_input_regs[70]
.sym 138665 fft_block.reg_stage.w_input_regs[6]
.sym 138667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138668 fft_block.reg_stage.w_input_regs[84]
.sym 138669 fft_block.reg_stage.w_input_regs[20]
.sym 138671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138672 fft_block.reg_stage.w_input_regs[79]
.sym 138673 fft_block.reg_stage.w_input_regs[15]
.sym 138675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138676 fft_block.reg_stage.w_input_regs[79]
.sym 138677 fft_block.reg_stage.w_input_regs[15]
.sym 138679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138680 fft_block.reg_stage.w_input_regs[119]
.sym 138681 fft_block.reg_stage.w_input_regs[55]
.sym 138683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138684 fft_block.reg_stage.w_input_regs[101]
.sym 138685 fft_block.reg_stage.w_input_regs[37]
.sym 138687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138688 fft_block.reg_stage.w_input_regs[85]
.sym 138689 fft_block.reg_stage.w_input_regs[21]
.sym 138691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138692 fft_block.reg_stage.w_input_regs[84]
.sym 138693 fft_block.reg_stage.w_input_regs[20]
.sym 138695 fft_block.counter_N[2]
.sym 138696 addr_count[2]
.sym 138697 insert_data
.sym 138698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 138703 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I1[0]
.sym 138704 fft_block.stage[1]
.sym 138705 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3[2]
.sym 138707 fft_block.counter_N[0]
.sym 138708 addr_count[0]
.sym 138709 insert_data
.sym 138710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 138715 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0]
.sym 138716 fft_block.stage[1]
.sym 138717 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 138718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 138722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 138727 addr_count[0]
.sym 138732 addr_count[1]
.sym 138736 addr_count[2]
.sym 138737 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 138739 addr_count[1]
.sym 138740 addr_count[2]
.sym 138741 insert_data
.sym 138745 addr_count_SB_DFFESR_Q_R[2]
.sym 138748 addr_count[1]
.sym 138749 addr_count[0]
.sym 138753 addr_count[0]
.sym 138755 addr_count[2]
.sym 138756 addr_count[0]
.sym 138757 addr_count[1]
.sym 138791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 138796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 138797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 138800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 138801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 138804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 138805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 138808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 138809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 138813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 138820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 138821 fft_block.start_calc
.sym 138824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 138825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 138828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 138829 fft_block.start_calc
.sym 138830 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 138836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 138837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 138838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 138839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 138840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 138841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 138842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[0]
.sym 138843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 138844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 138845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 138847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 138848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 138849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 138852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 138853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 138864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 138865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 138878 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 138906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 139271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 139272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 139274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 139275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 139276 fft_block.start_calc
.sym 139277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 139278 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 139284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 139285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 139287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 139289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 139291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 139292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 139295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 139296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 139299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 139300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 139303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 139304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 139305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 139308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 139309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 139310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 139311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 139313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 139315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 139316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 139317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 139319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 139320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 139321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 139323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 139325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 139327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 139328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 139329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 139331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 139332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 139336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 139337 fft_block.start_calc
.sym 139340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 139341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 139343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 139344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 139346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 139352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 139353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 139354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 139360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 139361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 139363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 139364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 139365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 139368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 139369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 139375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 139376 fft_block.reg_stage.w_input_regs[58]
.sym 139377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 139379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 139380 fft_block.reg_stage.w_input_regs[58]
.sym 139381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 139382 fft_block.reg_stage.w_c_in[1]
.sym 139388 fft_block.reg_stage.c_map.stage_data[0]
.sym 139389 fft_block.reg_stage.w_cps_in[8]
.sym 139394 fft_block.reg_stage.w_input_regs[120]
.sym 139395 fft_block.reg_stage.w_input_regs[56]
.sym 139396 fft_block.reg_stage.w_input_regs[57]
.sym 139397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 139398 fft_block.reg_stage.w_input_regs[57]
.sym 139399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 139400 fft_block.reg_stage.w_input_regs[56]
.sym 139401 fft_block.reg_stage.w_input_regs[120]
.sym 139405 fft_block.reg_stage.w_input_regs[122]
.sym 139409 fft_block.reg_stage.w_input_regs[118]
.sym 139413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 139414 fft_block.reg_stage.w_input_regs[120]
.sym 139415 fft_block.reg_stage.w_input_regs[56]
.sym 139416 fft_block.reg_stage.w_input_regs[121]
.sym 139417 fft_block.reg_stage.w_input_regs[57]
.sym 139421 fft_block.reg_stage.w_input_regs[121]
.sym 139425 fft_block.reg_stage.w_input_regs[120]
.sym 139427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139428 fft_block.reg_stage.w_input_regs[113]
.sym 139429 fft_block.reg_stage.w_input_regs[49]
.sym 139430 fft_block.reg_stage.w_input_regs[73]
.sym 139431 fft_block.reg_stage.w_input_regs[9]
.sym 139432 fft_block.reg_stage.w_input_regs[72]
.sym 139433 fft_block.reg_stage.w_input_regs[8]
.sym 139434 fft_block.w_fft_in[10]
.sym 139441 fft_block.reg_stage.w_input_regs[123]
.sym 139442 fft_block.reg_stage.w_input_regs[121]
.sym 139443 fft_block.reg_stage.w_input_regs[57]
.sym 139444 fft_block.reg_stage.w_input_regs[120]
.sym 139445 fft_block.reg_stage.w_input_regs[56]
.sym 139446 fft_block.w_fft_in[9]
.sym 139453 fft_block.reg_stage.w_input_regs[74]
.sym 139455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139456 fft_block.reg_stage.w_input_regs[114]
.sym 139457 fft_block.reg_stage.w_input_regs[50]
.sym 139463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139464 fft_block.reg_stage.w_input_regs[115]
.sym 139465 fft_block.reg_stage.w_input_regs[51]
.sym 139467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139468 fft_block.reg_stage.w_input_regs[65]
.sym 139469 fft_block.reg_stage.w_input_regs[1]
.sym 139471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139472 fft_block.reg_stage.w_input_regs[114]
.sym 139473 fft_block.reg_stage.w_input_regs[50]
.sym 139475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 139477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 139479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139480 fft_block.reg_stage.w_input_regs[122]
.sym 139481 fft_block.reg_stage.w_input_regs[58]
.sym 139483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139484 fft_block.reg_stage.w_input_regs[122]
.sym 139485 fft_block.reg_stage.w_input_regs[58]
.sym 139486 fft_block.reg_stage.w_input_regs[72]
.sym 139487 fft_block.reg_stage.w_input_regs[8]
.sym 139488 fft_block.reg_stage.w_input_regs[73]
.sym 139489 fft_block.reg_stage.w_input_regs[9]
.sym 139491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139492 fft_block.reg_stage.w_input_regs[74]
.sym 139493 fft_block.reg_stage.w_input_regs[10]
.sym 139495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 139497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 139499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 139501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 139503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 139505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 139507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 139509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 139511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 139513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 139515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 139517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 139519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 139521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 139524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 139525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 139526 fft_block.w_fft_in[3]
.sym 139530 fft_block.w_fft_in[11]
.sym 139535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 139537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 139539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139540 fft_block.reg_stage.w_input_regs[76]
.sym 139541 fft_block.reg_stage.w_input_regs[12]
.sym 139543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139544 fft_block.reg_stage.w_input_regs[116]
.sym 139545 fft_block.reg_stage.w_input_regs[52]
.sym 139546 fft_block.w_fft_in[4]
.sym 139551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 139553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 139559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 139561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 139563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 139565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 139566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 139567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 139568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 139569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 139571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 139573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 139575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 139577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 139579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 139581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 139583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 139584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 139585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 139587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 139589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 139591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139592 fft_block.reg_stage.w_input_regs[125]
.sym 139593 fft_block.reg_stage.w_input_regs[61]
.sym 139595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139596 fft_block.reg_stage.w_input_regs[77]
.sym 139597 fft_block.reg_stage.w_input_regs[13]
.sym 139599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139600 fft_block.reg_stage.w_input_regs[82]
.sym 139601 fft_block.reg_stage.w_input_regs[18]
.sym 139603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139604 fft_block.reg_stage.w_input_regs[126]
.sym 139605 fft_block.reg_stage.w_input_regs[62]
.sym 139607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139608 fft_block.reg_stage.w_input_regs[77]
.sym 139609 fft_block.reg_stage.w_input_regs[13]
.sym 139611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139612 fft_block.reg_stage.w_input_regs[78]
.sym 139613 fft_block.reg_stage.w_input_regs[14]
.sym 139615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139616 fft_block.reg_stage.w_input_regs[69]
.sym 139617 fft_block.reg_stage.w_input_regs[5]
.sym 139619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139620 fft_block.reg_stage.w_input_regs[117]
.sym 139621 fft_block.reg_stage.w_input_regs[53]
.sym 139622 fft_block.w_fft_in[3]
.sym 139626 fft_block.w_fft_in[5]
.sym 139630 fft_block.w_fft_in[6]
.sym 139634 fft_block.w_fft_in[14]
.sym 139638 fft_block.w_fft_in[4]
.sym 139643 fft_block.reg_stage.w_index_out[2]
.sym 139644 fft_block.reg_stage.w_index_out[0]
.sym 139645 fft_block.reg_stage.w_index_out[1]
.sym 139651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139652 fft_block.reg_stage.w_input_regs[78]
.sym 139653 fft_block.reg_stage.w_input_regs[14]
.sym 139655 fft_block.reg_stage.w_index_out[0]
.sym 139656 fft_block.reg_stage.w_index_out[2]
.sym 139657 fft_block.reg_stage.w_index_out[1]
.sym 139661 fft_block.reg_stage.w_input_regs[86]
.sym 139666 fft_block.w_fft_in[4]
.sym 139671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139672 fft_block.reg_stage.w_input_regs[117]
.sym 139673 fft_block.reg_stage.w_input_regs[53]
.sym 139674 fft_block.w_fft_in[5]
.sym 139686 fft_block.w_fft_in[6]
.sym 139691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139692 fft_block.reg_stage.w_input_regs[21]
.sym 139693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 139695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139696 fft_block.reg_stage.w_input_regs[118]
.sym 139697 fft_block.reg_stage.w_input_regs[54]
.sym 139698 fft_block.w_fft_in[5]
.sym 139702 fft_block.w_fft_in[7]
.sym 139707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139708 fft_block.reg_stage.w_input_regs[21]
.sym 139709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 139710 fft_block.w_fft_in[14]
.sym 139714 fft_block.w_fft_in[15]
.sym 139719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139720 fft_block.reg_stage.w_input_regs[23]
.sym 139721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 139723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139724 fft_block.reg_stage.w_input_regs[22]
.sym 139725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 139727 fft_block.reg_stage.w_index_out[1]
.sym 139728 fft_block.reg_stage.w_index_out[2]
.sym 139729 fft_block.reg_stage.w_index_out[0]
.sym 139734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 139739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139740 fft_block.reg_stage.w_input_regs[22]
.sym 139741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 139751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139752 fft_block.reg_stage.w_input_regs[23]
.sym 139753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 139756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 139757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 139760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 139761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 139762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 139767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 139768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 139771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 139772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 139776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 139777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 139779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 139780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 139782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 139783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 139788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 139789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 139790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 139791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 139793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 139795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 139797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 139799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 139800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 139803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 139804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 139807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 139809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 139811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 139812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 139815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 139816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 139817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 139819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 139820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 139829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 139830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 139831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 139833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 139835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 139836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 139839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 139840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 139841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 139849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 139855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 139857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 139860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 139861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 139870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 139871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 139875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 139877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 139883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 139885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 139887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 139889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 139893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 139894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 139895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 139896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 139897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 139907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 139908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 139909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 140296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 140297 fft_block.start_calc
.sym 140298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 140299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 140301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 140303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 140304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 140307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 140308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 140310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 140311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 140320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 140321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 140324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 140325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 140327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 140340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 140341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 140344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 140345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 140348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 140349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 140352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 140353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 140356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 140357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 140358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 140359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 140361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 140363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140364 fft_block.reg_stage.w_input_regs[62]
.sym 140365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 140366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 140373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 140375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140376 fft_block.reg_stage.w_input_regs[63]
.sym 140377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 140379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140380 fft_block.reg_stage.w_input_regs[60]
.sym 140381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 140383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140384 fft_block.reg_stage.w_input_regs[63]
.sym 140385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 140389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 140391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140392 fft_block.reg_stage.w_input_regs[60]
.sym 140393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 140395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140396 fft_block.reg_stage.w_input_regs[62]
.sym 140397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 140398 fft_block.reg_stage.w_cms_reg[0]
.sym 140405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 140407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140408 fft_block.reg_stage.w_input_regs[61]
.sym 140409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 140411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140412 fft_block.reg_stage.w_input_regs[59]
.sym 140413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 140415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140416 fft_block.reg_stage.w_input_regs[59]
.sym 140417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 140419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140420 fft_block.reg_stage.w_input_regs[61]
.sym 140421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 140423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 140436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 140437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 140440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 140441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 140444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 140445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 140448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 140449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 140450 fft_block.reg_stage.w_input_regs[127]
.sym 140453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 140455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 140457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 140459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 140461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 140462 fft_block.w_fft_in[9]
.sym 140467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 140469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 140473 fft_block.reg_stage.w_input_regs[125]
.sym 140475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 140477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 140478 fft_block.w_fft_in[10]
.sym 140485 fft_block.reg_stage.w_input_regs[124]
.sym 140491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140492 fft_block.reg_stage.w_input_regs[123]
.sym 140493 fft_block.reg_stage.w_input_regs[59]
.sym 140499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140500 fft_block.reg_stage.w_input_regs[74]
.sym 140501 fft_block.reg_stage.w_input_regs[10]
.sym 140503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140504 fft_block.reg_stage.w_input_regs[124]
.sym 140505 fft_block.reg_stage.w_input_regs[60]
.sym 140511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140512 fft_block.reg_stage.w_input_regs[123]
.sym 140513 fft_block.reg_stage.w_input_regs[59]
.sym 140515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140516 fft_block.reg_stage.w_input_regs[115]
.sym 140517 fft_block.reg_stage.w_input_regs[51]
.sym 140518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 140519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[1]
.sym 140520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[0]
.sym 140521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 140522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 140526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 140527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 140528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[2]
.sym 140529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 140530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 140534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 140538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 140542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 140546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 140550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 140557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 140558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 140562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 140566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 140573 fft_block.reg_stage.w_input_regs[126]
.sym 140578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 140582 fft_block.w_fft_in[13]
.sym 140591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 140593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 140595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 140597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 140600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 140601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 140603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140604 fft_block.reg_stage.w_input_regs[124]
.sym 140605 fft_block.reg_stage.w_input_regs[60]
.sym 140606 fft_block.w_fft_in[12]
.sym 140615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 140617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 140618 fft_block.w_fft_in[13]
.sym 140623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140624 fft_block.reg_stage.w_input_regs[125]
.sym 140625 fft_block.reg_stage.w_input_regs[61]
.sym 140626 fft_block.w_fft_in[3]
.sym 140630 fft_block.w_fft_in[12]
.sym 140638 fft_block.w_fft_in[9]
.sym 140647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140648 fft_block.reg_stage.w_input_regs[126]
.sym 140649 fft_block.reg_stage.w_input_regs[62]
.sym 140651 fft_block.reg_stage.w_index_out[0]
.sym 140652 fft_block.reg_stage.w_index_out[1]
.sym 140653 fft_block.reg_stage.w_index_out[2]
.sym 140658 fft_block.w_fft_in[14]
.sym 140666 fft_block.w_fft_in[6]
.sym 140671 fft_block.reg_stage.w_index_out[0]
.sym 140672 fft_block.reg_stage.w_index_out[2]
.sym 140673 fft_block.reg_stage.w_index_out[1]
.sym 140674 fft_block.w_fft_in[5]
.sym 140682 fft_block.w_fft_in[14]
.sym 140689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 140690 fft_block.w_fft_in[7]
.sym 140694 fft_block.w_fft_in[15]
.sym 140698 fft_block.w_fft_in[6]
.sym 140702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 140703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 140704 fft_block.counter_N[2]
.sym 140705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 140706 w_fft_out[31]
.sym 140707 w_fft_out[15]
.sym 140708 fft_block.counter_N[1]
.sym 140709 fft_block.counter_N[0]
.sym 140710 fft_block.w_fft_in[6]
.sym 140715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140716 fft_block.reg_stage.w_input_regs[70]
.sym 140717 fft_block.reg_stage.w_input_regs[6]
.sym 140718 fft_block.w_fft_in[5]
.sym 140722 fft_block.w_fft_in[7]
.sym 140727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140728 fft_block.reg_stage.w_input_regs[85]
.sym 140729 fft_block.reg_stage.w_input_regs[21]
.sym 140734 fft_block.w_fft_in[15]
.sym 140744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 140745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 140747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 140748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 140749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 140752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 140753 fft_block.start_calc
.sym 140754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 140755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 140756 fft_block.start_calc
.sym 140757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 140762 fft_block.w_fft_in[8]
.sym 140767 fft_block.reg_stage.w_index_out[2]
.sym 140768 fft_block.reg_stage.w_index_out[1]
.sym 140769 fft_block.reg_stage.w_index_out[0]
.sym 140775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 140788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 140789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 140792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 140793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 140796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 140797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 140800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 140801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 140804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 140805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 140806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 140807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 140809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 140810 fft_block.reg_stage.w_input_regs[88]
.sym 140811 fft_block.reg_stage.w_input_regs[24]
.sym 140812 fft_block.reg_stage.w_input_regs[25]
.sym 140813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 140814 fft_block.reg_stage.w_input_regs[88]
.sym 140815 fft_block.reg_stage.w_input_regs[24]
.sym 140816 fft_block.reg_stage.w_input_regs[89]
.sym 140817 fft_block.reg_stage.w_input_regs[25]
.sym 140819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140820 fft_block.reg_stage.w_input_regs[28]
.sym 140821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 140823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 140824 fft_block.reg_stage.w_input_regs[26]
.sym 140825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 140827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 140828 fft_block.reg_stage.w_input_regs[26]
.sym 140829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 140833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 140837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 140843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 140844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 140845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 140847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 140848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 140849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 140851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 140852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 140853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 140859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 140860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 140861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 140863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 140864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 140865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 140868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 140869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 140871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 140873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 140875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 140877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 140879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 140881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 140883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 140885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 140887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 140889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 140891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 140893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 140895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 140897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 140899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 140901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 140903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 140905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 140907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 140909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 140911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 140913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 140915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 140917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 140919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 140921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 140923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 140925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 140927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 140929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 140931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 140933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 140939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 140941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 140943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 140945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 141319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 141324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 141325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 141328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 141329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 141332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 141333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 141336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 141337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 141339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 141340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 141341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 141349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 141350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 141351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 141352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 141353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 141357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 141358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 141359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 141360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 141361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 141362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I0[0]
.sym 141363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 141364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 141365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 141366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 141367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 141368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 141369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 141373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 141381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 141382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 141389 fft_block.reg_stage.w_c_in[7]
.sym 141390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 141391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 141392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 141393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 141397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 141398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 141405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 141406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 141407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 141408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 141409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 141410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 141415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 141417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 141419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 141421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 141423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 141425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 141427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 141429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 141431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 141433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 141435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 141437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 141439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 141441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 141443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 141445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 141446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 141447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 141448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 141449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 141451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 141453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 141454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 141455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 141456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 141457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 141460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 141461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 141463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 141465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 141467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 141469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 141470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 141471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 141472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 141473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 141475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 141477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 141479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 141481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 141483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 141485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 141487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 141489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 141490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 141491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 141492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 141493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 141495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 141497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 141499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 141501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 141503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 141505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 141508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 141509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 141514 fft_block.start_calc
.sym 141515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O[1]
.sym 141516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 141517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 141538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 141542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 141543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 141544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 141545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 141546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 141550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 141551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 141552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 141553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 141554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 141558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 141559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 141560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 141561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 141562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 141563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 141564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 141565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 141568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 141569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 141571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 141572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 141573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_I3[2]
.sym 141577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 141578 w_fft_out[18]
.sym 141579 w_fft_out[2]
.sym 141580 fft_block.counter_N[1]
.sym 141581 fft_block.counter_N[0]
.sym 141585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 141589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 141590 w_fft_out[18]
.sym 141591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 141592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2[2]
.sym 141593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2[3]
.sym 141597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 141598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 141602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 141603 w_fft_out[58]
.sym 141604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 141605 w_fft_out[2]
.sym 141606 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[0]
.sym 141607 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[1]
.sym 141608 fft_block.counter_N[2]
.sym 141609 fft_block.sel_in
.sym 141618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 141619 w_fft_out[9]
.sym 141620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 141621 w_fft_out[1]
.sym 141623 w_fft_out[26]
.sym 141624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 141625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 141627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 141628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 141629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 141630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 141634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 141638 w_fft_out[17]
.sym 141639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 141640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 141641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 141646 w_fft_out[34]
.sym 141647 w_fft_out[50]
.sym 141648 fft_block.counter_N[0]
.sym 141649 fft_block.counter_N[1]
.sym 141650 w_fft_out[34]
.sym 141651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 141652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 141653 w_fft_out[50]
.sym 141654 fft_block.w_fft_in[13]
.sym 141660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 141661 w_fft_out[49]
.sym 141662 fft_block.w_fft_in[12]
.sym 141666 w_fft_out[17]
.sym 141667 w_fft_out[1]
.sym 141668 fft_block.counter_N[1]
.sym 141669 fft_block.counter_N[0]
.sym 141670 fft_block.w_fft_in[7]
.sym 141678 w_fft_out[20]
.sym 141679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 141680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 141681 w_fft_out[12]
.sym 141686 fft_block.w_fft_in[15]
.sym 141699 w_fft_out[20]
.sym 141700 w_fft_out[4]
.sym 141701 fft_block.counter_N[0]
.sym 141702 fft_block.w_fft_in[7]
.sym 141706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 141707 w_fft_out[55]
.sym 141708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 141709 w_fft_out[7]
.sym 141710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 141711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 141712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 141713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 141714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 141715 w_fft_out[63]
.sym 141716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 141717 w_fft_out[31]
.sym 141718 w_fft_out[23]
.sym 141719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 141720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 141721 w_fft_out[47]
.sym 141722 fft_block.w_fft_in[15]
.sym 141728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 141729 w_fft_out[15]
.sym 141731 w_fft_out[23]
.sym 141732 w_fft_out[7]
.sym 141733 fft_block.counter_N[0]
.sym 141735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141736 fft_block.reg_stage.w_input_regs[119]
.sym 141737 fft_block.reg_stage.w_input_regs[55]
.sym 141739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141740 fft_block.reg_stage.w_input_regs[86]
.sym 141741 fft_block.reg_stage.w_input_regs[22]
.sym 141743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141744 fft_block.reg_stage.w_input_regs[87]
.sym 141745 fft_block.reg_stage.w_input_regs[23]
.sym 141747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141748 fft_block.reg_stage.w_input_regs[71]
.sym 141749 fft_block.reg_stage.w_input_regs[7]
.sym 141751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141752 fft_block.reg_stage.w_input_regs[86]
.sym 141753 fft_block.reg_stage.w_input_regs[22]
.sym 141755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141756 fft_block.reg_stage.w_input_regs[118]
.sym 141757 fft_block.reg_stage.w_input_regs[54]
.sym 141759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141760 fft_block.reg_stage.w_input_regs[87]
.sym 141761 fft_block.reg_stage.w_input_regs[23]
.sym 141763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141764 fft_block.reg_stage.w_input_regs[71]
.sym 141765 fft_block.reg_stage.w_input_regs[7]
.sym 141766 fft_block.w_fft_in[15]
.sym 141770 fft_block.w_fft_in[13]
.sym 141774 fft_block.w_fft_in[5]
.sym 141778 fft_block.w_fft_in[7]
.sym 141784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 141785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 141786 fft_block.w_fft_in[14]
.sym 141790 fft_block.w_fft_in[6]
.sym 141794 fft_block.w_fft_in[11]
.sym 141798 fft_block.reg_stage.w_input_regs[89]
.sym 141799 fft_block.reg_stage.w_input_regs[25]
.sym 141800 fft_block.reg_stage.w_input_regs[88]
.sym 141801 fft_block.reg_stage.w_input_regs[24]
.sym 141802 fft_block.w_fft_in[8]
.sym 141809 fft_block.reg_stage.w_input_regs[88]
.sym 141810 fft_block.w_fft_in[10]
.sym 141814 fft_block.w_fft_in[9]
.sym 141821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 141823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141824 fft_block.reg_stage.w_input_regs[27]
.sym 141825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 141826 fft_block.reg_stage.w_input_regs[25]
.sym 141827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 141828 fft_block.reg_stage.w_input_regs[24]
.sym 141829 fft_block.reg_stage.w_input_regs[88]
.sym 141831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 141844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 141845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 141848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 141849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 141852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 141853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 141856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 141857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 141858 fft_block.reg_stage.w_input_regs[95]
.sym 141861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 141862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 141863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 141864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 141865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 141867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141868 fft_block.reg_stage.w_input_regs[29]
.sym 141869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 141871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141872 fft_block.reg_stage.w_input_regs[30]
.sym 141873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 141875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141876 fft_block.reg_stage.w_input_regs[27]
.sym 141877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 141879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141880 fft_block.reg_stage.w_input_regs[30]
.sym 141881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 141883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 141885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 141887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141888 fft_block.reg_stage.w_input_regs[29]
.sym 141889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 141891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141892 fft_block.reg_stage.w_input_regs[28]
.sym 141893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 141899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 141900 fft_block.reg_stage.w_input_regs[31]
.sym 141901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 141904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 141905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 141906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 141907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 141908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 141909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 141915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 141916 fft_block.reg_stage.w_input_regs[31]
.sym 141917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 141924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 141925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 141938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 141939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 141940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 141941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 141942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 141943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 141944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 141945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 141960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 141961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 142343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 142345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 142347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 142349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 142363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 142364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 142365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 142375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 142377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 142379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 142381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 142383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 142385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 142387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 142389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 142391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 142393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 142395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 142397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 142399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 142401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 142403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 142405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 142406 fft_block.reg_stage.w_cms_in[7]
.sym 142410 fft_block.reg_stage.w_cms_in[1]
.sym 142414 fft_block.reg_stage.w_cps_in[0]
.sym 142419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 142421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 142423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 142425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 142426 fft_block.reg_stage.w_cms_in[0]
.sym 142430 fft_block.reg_stage.w_cps_in[7]
.sym 142434 fft_block.reg_stage.w_cps_in[4]
.sym 142439 fft_block.reg_stage.w_cps_reg[7]
.sym 142440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 142441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 142443 fft_block.reg_stage.w_c_reg[1]
.sym 142444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 142445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 142447 fft_block.reg_stage.w_cps_reg[4]
.sym 142448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 142449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 142451 fft_block.reg_stage.w_c_reg[1]
.sym 142452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 142453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 142455 fft_block.reg_stage.w_c_reg[1]
.sym 142456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 142457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 142459 fft_block.reg_stage.w_cps_reg[4]
.sym 142460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 142461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 142463 fft_block.reg_stage.w_c_reg[1]
.sym 142464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 142465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 142467 fft_block.reg_stage.w_cps_reg[8]
.sym 142468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 142469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 142474 fft_block.reg_stage.w_cps_reg[0]
.sym 142483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 142485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 142503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 142505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 142508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 142509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 142511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 142513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 142515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 142517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 142519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 142521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 142523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 142525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 142527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 142529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 142531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 142533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 142534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 142538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 142542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 142546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 142550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 142554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 142558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 142562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 142566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 142567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 142568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 142569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 142572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 142573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 142574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 142575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[2]
.sym 142576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[2]
.sym 142577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 142578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 142579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 142580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 142581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 142582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[1]
.sym 142583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[1]
.sym 142584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 142585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[0]
.sym 142586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 142587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 142588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 142589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 142593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 142594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 142595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 142596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 142597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 142599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 142604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 142605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 142608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 142609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 142612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 142613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 142616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 142617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 142620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 142621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 142624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 142625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 142628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 142629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 142632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 142633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 142636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 142637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 142640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 142641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 142644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 142645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 142648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 142649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 142652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 142653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 142654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 142655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 142657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 142661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 142662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 142663 w_fft_out[33]
.sym 142664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 142665 w_fft_out[25]
.sym 142666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 142667 w_fft_out[57]
.sym 142668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 142669 w_fft_out[41]
.sym 142670 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[0]
.sym 142671 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[1]
.sym 142672 fft_block.counter_N[2]
.sym 142673 fft_block.sel_in
.sym 142674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 142678 w_fft_out[33]
.sym 142679 w_fft_out[49]
.sym 142680 fft_block.counter_N[0]
.sym 142681 fft_block.counter_N[1]
.sym 142682 w_fft_out[9]
.sym 142683 w_fft_out[25]
.sym 142684 fft_block.counter_N[1]
.sym 142685 fft_block.counter_N[0]
.sym 142686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 142693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 142694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 142699 w_fft_out[36]
.sym 142700 w_fft_out[52]
.sym 142701 fft_block.counter_N[0]
.sym 142702 w_fft_out[45]
.sym 142703 w_fft_out[61]
.sym 142704 fft_block.counter_N[1]
.sym 142705 fft_block.counter_N[0]
.sym 142706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 142707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 142708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 142709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 142710 w_fft_out[13]
.sym 142711 w_fft_out[29]
.sym 142712 fft_block.counter_N[1]
.sym 142713 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 142714 w_fft_out[36]
.sym 142715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 142716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 142717 w_fft_out[52]
.sym 142721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 142722 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 142723 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 142724 fft_block.counter_N[2]
.sym 142725 fft_block.counter_N[1]
.sym 142727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142728 fft_block.reg_stage.w_input_regs[127]
.sym 142729 fft_block.reg_stage.w_input_regs[63]
.sym 142730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 142731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 142732 fft_block.counter_N[2]
.sym 142733 fft_block.sel_in
.sym 142735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142736 fft_block.reg_stage.w_input_regs[127]
.sym 142737 fft_block.reg_stage.w_input_regs[63]
.sym 142738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 142739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 142740 fft_block.counter_N[2]
.sym 142741 fft_block.sel_in
.sym 142742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 142743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 142744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 142745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 142746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 142747 w_fft_out[13]
.sym 142748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 142749 w_fft_out[45]
.sym 142750 w_fft_out[47]
.sym 142751 w_fft_out[63]
.sym 142752 fft_block.counter_N[0]
.sym 142753 fft_block.counter_N[1]
.sym 142754 w_fft_out[61]
.sym 142755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 142756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 142757 w_fft_out[29]
.sym 142759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142760 fft_block.reg_stage.w_input_regs[95]
.sym 142761 fft_block.reg_stage.w_input_regs[31]
.sym 142762 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[0]
.sym 142763 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 142764 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[2]
.sym 142765 fft_block.sel_in
.sym 142767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142768 fft_block.reg_stage.w_input_regs[94]
.sym 142769 fft_block.reg_stage.w_input_regs[30]
.sym 142771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142772 fft_block.reg_stage.w_input_regs[95]
.sym 142773 fft_block.reg_stage.w_input_regs[31]
.sym 142775 fft_block.reg_stage.w_index_out[0]
.sym 142776 fft_block.reg_stage.w_index_out[2]
.sym 142777 fft_block.reg_stage.w_index_out[1]
.sym 142779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142780 fft_block.reg_stage.w_input_regs[94]
.sym 142781 fft_block.reg_stage.w_input_regs[30]
.sym 142782 w_fft_out[14]
.sym 142783 w_fft_out[30]
.sym 142784 fft_block.counter_N[1]
.sym 142785 fft_block.counter_N[0]
.sym 142786 w_fft_out[21]
.sym 142787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 142788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 142789 w_fft_out[53]
.sym 142791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142792 fft_block.reg_stage.w_input_regs[93]
.sym 142793 fft_block.reg_stage.w_input_regs[29]
.sym 142794 fft_block.w_fft_in[13]
.sym 142802 fft_block.w_fft_in[14]
.sym 142811 addr_count[2]
.sym 142812 addr_count[0]
.sym 142813 addr_count[1]
.sym 142815 fft_block.reg_stage.w_index_out[0]
.sym 142816 fft_block.reg_stage.w_index_out[2]
.sym 142817 fft_block.reg_stage.w_index_out[1]
.sym 142829 fft_block.reg_stage.w_input_regs[93]
.sym 142833 fft_block.reg_stage.w_input_regs[94]
.sym 142838 fft_block.w_fft_in[12]
.sym 142848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 142849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 142861 fft_block.reg_stage.w_input_regs[92]
.sym 142862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 142869 fft_block.reg_stage.w_input_regs[91]
.sym 142881 fft_block.reg_stage.w_input_regs[89]
.sym 142885 fft_block.reg_stage.w_input_regs[90]
.sym 142886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 142887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 142888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 142889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 142892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 142893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 142899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 142900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 142901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 142902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 142903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 142904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 142905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 142906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 142907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 142908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 142909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 142910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 142911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 142912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 142913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 142914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 142915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 142916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 142917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 142921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 142922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 142929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 142933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 142934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 142941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 142942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 142949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 143370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 143376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 143377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 143381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 143397 fft_block.reg_stage.c_map.stage_data[0]
.sym 143399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 143400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 143401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 143403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 143405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 143406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[0]
.sym 143407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 143408 fft_block.start_calc
.sym 143409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 143411 fft_block.reg_stage.w_cms_reg[7]
.sym 143412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 143413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 143416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 143417 fft_block.start_calc
.sym 143420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[0]
.sym 143421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 143424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 143425 fft_block.start_calc
.sym 143432 fft_block.reg_stage.w_cps_in[8]
.sym 143433 fft_block.reg_stage.c_map.stage_data[0]
.sym 143435 fft_block.reg_stage.w_cps_reg[8]
.sym 143436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 143437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 143439 fft_block.reg_stage.w_cps_reg[8]
.sym 143440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 143441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 143443 fft_block.reg_stage.w_cps_reg[8]
.sym 143444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 143445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 143448 fft_block.reg_stage.c_map.stage_data[0]
.sym 143449 fft_block.reg_stage.w_cps_in[8]
.sym 143453 fft_block.reg_stage.c_map.stage_data[0]
.sym 143455 fft_block.reg_stage.w_cps_reg[8]
.sym 143456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 143457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 143459 fft_block.reg_stage.w_cps_reg[8]
.sym 143460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 143461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 143466 fft_block.reg_stage.w_cps_in[0]
.sym 143471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 143473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 143490 fft_block.reg_stage.w_cps_in[4]
.sym 143498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 143503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 143505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 143510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 143527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 143528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 143529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 143531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 143532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 143533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 143535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 143536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 143537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 143539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 143541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 143543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 143544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 143545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 143546 w_fft_out[56]
.sym 143547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 143548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 143549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 143551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 143553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 143555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 143557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 143558 w_fft_out[8]
.sym 143559 w_fft_out[24]
.sym 143560 fft_block.counter_N[1]
.sym 143561 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 143562 w_fft_out[40]
.sym 143563 w_fft_out[56]
.sym 143564 fft_block.counter_N[1]
.sym 143565 fft_block.counter_N[0]
.sym 143567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 143569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 143571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 143572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 143573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 143575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 143577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 143578 w_fft_out[16]
.sym 143579 w_fft_out[0]
.sym 143580 fft_block.counter_N[1]
.sym 143581 fft_block.counter_N[0]
.sym 143583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 143585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 143587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 143589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 143591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 143592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 143593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 143595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 143596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 143597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 143599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 143600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 143601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 143602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 143609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 143611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 143612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 143613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 143617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 143618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 143622 w_fft_out[42]
.sym 143623 w_fft_out[58]
.sym 143624 fft_block.counter_N[0]
.sym 143625 fft_block.counter_N[1]
.sym 143626 w_fft_out[10]
.sym 143627 w_fft_out[26]
.sym 143628 fft_block.counter_N[1]
.sym 143629 fft_block.counter_N[0]
.sym 143630 w_fft_out[10]
.sym 143631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 143632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 143633 w_fft_out[42]
.sym 143637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 143638 w_fft_out[8]
.sym 143639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 143640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 143641 w_fft_out[48]
.sym 143642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 143643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 143644 fft_block.counter_N[2]
.sym 143645 fft_block.sel_in
.sym 143646 w_fft_out[40]
.sym 143647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 143648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 143649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 143650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 143651 w_fft_out[16]
.sym 143652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 143653 w_fft_out[0]
.sym 143657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 143658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 143659 w_fft_out[11]
.sym 143660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 143661 w_fft_out[51]
.sym 143662 w_fft_out[11]
.sym 143663 w_fft_out[27]
.sym 143664 fft_block.counter_N[1]
.sym 143665 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 143669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 143670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 143676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0]
.sym 143677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 143678 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 143679 fft_block.counter_N[2]
.sym 143680 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[2]
.sym 143681 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[3]
.sym 143682 addr_count[1]
.sym 143683 addr_count[2]
.sym 143684 fft_block.sel_in
.sym 143685 addr_count[0]
.sym 143686 w_fft_out[41]
.sym 143687 w_fft_out[57]
.sym 143688 fft_block.counter_N[0]
.sym 143689 fft_block.counter_N[1]
.sym 143690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 143691 w_fft_out[35]
.sym 143692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 143693 w_fft_out[3]
.sym 143694 fft_block.w_fft_in[13]
.sym 143698 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]
.sym 143699 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]
.sym 143700 fft_block.counter_N[2]
.sym 143701 fft_block.sel_in
.sym 143704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 143705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 143706 w_fft_out[59]
.sym 143707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 143708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 143709 w_fft_out[27]
.sym 143710 w_fft_out[43]
.sym 143711 w_fft_out[59]
.sym 143712 fft_block.counter_N[1]
.sym 143713 fft_block.counter_N[0]
.sym 143714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 143715 w_fft_out[19]
.sym 143716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 143717 w_fft_out[43]
.sym 143718 fft_block.w_fft_in[13]
.sym 143722 spi_out.addr[3]
.sym 143723 spi_out.addr[1]
.sym 143724 spi_out.addr[0]
.sym 143725 spi_out.addr[2]
.sym 143726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 143727 w_fft_out[28]
.sym 143728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 143729 w_fft_out[4]
.sym 143730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 143731 w_fft_out[60]
.sym 143732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 143733 w_fft_out[44]
.sym 143734 spi_out.addr[3]
.sym 143735 spi_out.addr[2]
.sym 143736 spi_out.addr[0]
.sym 143737 spi_out.addr[1]
.sym 143739 w_fft_out[19]
.sym 143740 w_fft_out[3]
.sym 143741 fft_block.counter_N[0]
.sym 143742 w_fft_out[12]
.sym 143743 w_fft_out[28]
.sym 143744 fft_block.counter_N[1]
.sym 143745 fft_block.counter_N[0]
.sym 143746 spi_out.addr[3]
.sym 143747 spi_out.addr[2]
.sym 143748 spi_out.addr[1]
.sym 143749 spi_out.addr[0]
.sym 143750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 143751 w_fft_out[14]
.sym 143752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 143753 w_fft_out[46]
.sym 143754 fft_block.w_fft_in[5]
.sym 143758 spi_out.addr[3]
.sym 143759 spi_out.addr[0]
.sym 143760 spi_out.addr[2]
.sym 143761 spi_out.addr[1]
.sym 143762 w_fft_out[46]
.sym 143763 w_fft_out[62]
.sym 143764 fft_block.counter_N[0]
.sym 143765 fft_block.counter_N[1]
.sym 143766 spi_out.addr[3]
.sym 143767 spi_out.addr[2]
.sym 143768 spi_out.addr[0]
.sym 143769 spi_out.addr[1]
.sym 143770 w_fft_out[62]
.sym 143771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 143772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 143773 w_fft_out[30]
.sym 143774 fft_block.w_fft_in[14]
.sym 143778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 143779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 143780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 143781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 143782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 143783 w_fft_out[54]
.sym 143784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 143785 w_fft_out[6]
.sym 143787 w_fft_out[22]
.sym 143788 w_fft_out[6]
.sym 143789 fft_block.counter_N[0]
.sym 143790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 143791 w_fft_out[37]
.sym 143792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 143793 w_fft_out[5]
.sym 143794 fft_block.w_fft_in[5]
.sym 143799 w_fft_out[37]
.sym 143800 w_fft_out[53]
.sym 143801 fft_block.counter_N[0]
.sym 143802 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[0]
.sym 143803 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[1]
.sym 143804 fft_block.counter_N[2]
.sym 143805 fft_block.counter_N[1]
.sym 143807 w_fft_out[21]
.sym 143808 w_fft_out[5]
.sym 143809 fft_block.counter_N[0]
.sym 143810 fft_block.w_fft_in[14]
.sym 143819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143820 fft_block.reg_stage.w_input_regs[92]
.sym 143821 fft_block.reg_stage.w_input_regs[28]
.sym 143823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143824 fft_block.reg_stage.w_input_regs[91]
.sym 143825 fft_block.reg_stage.w_input_regs[27]
.sym 143827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143828 fft_block.reg_stage.w_input_regs[93]
.sym 143829 fft_block.reg_stage.w_input_regs[29]
.sym 143839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143840 fft_block.reg_stage.w_input_regs[92]
.sym 143841 fft_block.reg_stage.w_input_regs[28]
.sym 143843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143844 fft_block.reg_stage.w_input_regs[91]
.sym 143845 fft_block.reg_stage.w_input_regs[27]
.sym 143851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143852 fft_block.reg_stage.w_input_regs[90]
.sym 143853 fft_block.reg_stage.w_input_regs[26]
.sym 143854 fft_block.w_fft_in[10]
.sym 143858 fft_block.w_fft_in[11]
.sym 143866 fft_block.w_fft_in[9]
.sym 143874 fft_block.w_fft_in[12]
.sym 143878 fft_block.reg_stage.w_cps_reg[9]
.sym 143884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 143885 fft_block.start_calc
.sym 143886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 143887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 143888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 143889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 143893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 143911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 143916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 143917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 143920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 143921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 143924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 143925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 143928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 143929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 143930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O_SB_LUT4_O_I0[0]
.sym 143931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 143932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 143933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 143935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 143936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 143937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 143941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 143943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 143945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 143947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 143949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 143963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 143965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 143967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 143969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 143973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 143994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 144392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 144393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 144394 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 144395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 144396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[2]
.sym 144397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 144398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 144399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 144400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 144401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 144405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 144409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 144410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 144411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[1]
.sym 144412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[0]
.sym 144413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 144416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 144417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 144421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 144425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 144426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 144430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 144431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 144432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 144433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 144434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 144438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 144442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 144443 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 144444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 144445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 144446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 144450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 144454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 144460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 144461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 144463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 144465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 144466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 144467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 144468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 144469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[6]
.sym 144473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 144477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 144478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 144485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 144486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 144496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 144497 fft_block.start_calc
.sym 144498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 144506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 144513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 144514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 144538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 144542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 144546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 144550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 144556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 144557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 144558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 144562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 144569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 144570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 144583 w_fft_out[24]
.sym 144584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[1]
.sym 144585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 144586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 144587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.sym 144588 fft_block.counter_N[2]
.sym 144589 fft_block.sel_in
.sym 144591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 144593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 144594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 144598 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 144599 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 144600 fft_block.counter_N[2]
.sym 144601 fft_block.sel_in
.sym 144602 fft_block.counter_N[2]
.sym 144603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 144604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 144605 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[3]
.sym 144606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 144610 w_fft_out[32]
.sym 144611 w_fft_out[48]
.sym 144612 fft_block.counter_N[0]
.sym 144613 fft_block.counter_N[1]
.sym 144615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 144617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 144619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 144621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 144622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 144627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 144628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 144629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 144631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 144633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 144634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 144639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 144641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 144643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 144645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 144646 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 144647 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 144648 fft_block.counter_N[2]
.sym 144649 fft_block.sel_in
.sym 144651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 144653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 144654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 144659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 144661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 144663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 144665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 144667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 144669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 144670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 144675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 144677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 144679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 144681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 144682 addr_count[1]
.sym 144683 addr_count[2]
.sym 144684 fft_block.sel_in
.sym 144685 addr_count[0]
.sym 144686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 144687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 144688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 144689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 144692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 144693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[14]
.sym 144695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 144697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 144699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 144700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 144701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 144703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 144705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 144706 fft_block.counter_N[2]
.sym 144707 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[1]
.sym 144708 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[2]
.sym 144709 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[3]
.sym 144712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 144713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 144714 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_I0[0]
.sym 144715 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_I0[1]
.sym 144716 fft_block.counter_N[2]
.sym 144717 fft_block.counter_N[1]
.sym 144718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 144722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 144726 fft_block.sel_in
.sym 144727 addr_count[1]
.sym 144728 addr_count[2]
.sym 144729 addr_count[0]
.sym 144730 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 144731 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 144732 fft_block.counter_N[2]
.sym 144733 fft_block.sel_in
.sym 144737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 144739 w_fft_out[35]
.sym 144740 w_fft_out[51]
.sym 144741 fft_block.counter_N[0]
.sym 144742 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 144743 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[1]
.sym 144744 addr_count[1]
.sym 144745 fft_block.sel_in
.sym 144746 w_fft_out[44]
.sym 144747 w_fft_out[60]
.sym 144748 fft_block.counter_N[0]
.sym 144749 fft_block.counter_N[1]
.sym 144750 spi_out.addr[3]
.sym 144751 spi_out.addr[2]
.sym 144752 spi_out.addr[0]
.sym 144753 spi_out.addr[1]
.sym 144758 fft_block.w_fft_in[13]
.sym 144763 addr_count[2]
.sym 144764 addr_count[0]
.sym 144765 addr_count[1]
.sym 144767 addr_count[1]
.sym 144768 addr_count[0]
.sym 144769 addr_count[2]
.sym 144770 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.sym 144771 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.sym 144772 fft_block.counter_N[2]
.sym 144773 fft_block.sel_in
.sym 144774 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[0]
.sym 144775 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]
.sym 144776 fft_block.counter_N[2]
.sym 144777 fft_block.counter_N[1]
.sym 144779 w_fft_out[39]
.sym 144780 w_fft_out[55]
.sym 144781 fft_block.counter_N[0]
.sym 144782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 144783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 144784 fft_block.counter_N[2]
.sym 144785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 144786 fft_block.w_fft_in[4]
.sym 144790 fft_block.w_fft_in[11]
.sym 144794 fft_block.w_fft_in[7]
.sym 144798 fft_block.w_fft_in[15]
.sym 144802 spi_out.addr[3]
.sym 144803 spi_out.addr[2]
.sym 144804 spi_out.addr[0]
.sym 144805 spi_out.addr[1]
.sym 144807 w_fft_out[38]
.sym 144808 w_fft_out[54]
.sym 144809 fft_block.counter_N[0]
.sym 144811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144812 fft_block.reg_stage.w_input_regs[103]
.sym 144813 fft_block.reg_stage.w_input_regs[39]
.sym 144814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 144815 w_fft_out[22]
.sym 144816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 144817 w_fft_out[38]
.sym 144819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144820 fft_block.reg_stage.w_input_regs[102]
.sym 144821 fft_block.reg_stage.w_input_regs[38]
.sym 144823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144824 fft_block.reg_stage.w_input_regs[102]
.sym 144825 fft_block.reg_stage.w_input_regs[38]
.sym 144827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144828 fft_block.reg_stage.w_input_regs[107]
.sym 144829 fft_block.reg_stage.w_input_regs[43]
.sym 144830 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]
.sym 144831 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1]
.sym 144832 fft_block.counter_N[2]
.sym 144833 fft_block.counter_N[1]
.sym 144835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144836 fft_block.reg_stage.w_input_regs[103]
.sym 144837 fft_block.reg_stage.w_input_regs[39]
.sym 144842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 144847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144848 fft_block.reg_stage.w_input_regs[107]
.sym 144849 fft_block.reg_stage.w_input_regs[43]
.sym 144850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 144854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 144859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144860 fft_block.reg_stage.w_input_regs[108]
.sym 144861 fft_block.reg_stage.w_input_regs[44]
.sym 144862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 144866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 144878 fft_block.reg_stage.w_cps_in[8]
.sym 144883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 144884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 144885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 144887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 144889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 144890 fft_block.reg_stage.w_cps_in[7]
.sym 144899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 144900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 144901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 144919 fft_block.reg_stage.w_c_reg[10]
.sym 144920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 144921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 144927 fft_block.reg_stage.w_c_reg[10]
.sym 144928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 144929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 144931 fft_block.reg_stage.w_c_reg[10]
.sym 144932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 144933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 144935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144936 fft_block.reg_stage.w_input_regs[100]
.sym 144937 fft_block.reg_stage.w_input_regs[36]
.sym 144939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144940 fft_block.reg_stage.w_input_regs[90]
.sym 144941 fft_block.reg_stage.w_input_regs[26]
.sym 144943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 144945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 144947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144948 fft_block.reg_stage.w_input_regs[111]
.sym 144949 fft_block.reg_stage.w_input_regs[47]
.sym 144951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144952 fft_block.reg_stage.w_input_regs[108]
.sym 144953 fft_block.reg_stage.w_input_regs[44]
.sym 144955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 144957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 144959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 144960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 144961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 144963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144964 fft_block.reg_stage.w_input_regs[109]
.sym 144965 fft_block.reg_stage.w_input_regs[45]
.sym 144967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 144968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 144969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 144971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 144973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 144974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 144975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 144976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 144977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 144979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 144981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 144983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 144985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 144987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 144989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 144992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 144993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 144995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 144997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 144999 fft_block.reg_stage.w_cps_reg[17]
.sym 145000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 145001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 145003 fft_block.reg_stage.w_cps_reg[17]
.sym 145004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 145005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 145007 fft_block.reg_stage.w_cps_reg[17]
.sym 145008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 145009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 145011 fft_block.reg_stage.w_cps_reg[17]
.sym 145012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 145013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 145015 fft_block.reg_stage.w_cps_reg[17]
.sym 145016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 145017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 145027 fft_block.reg_stage.w_cps_reg[17]
.sym 145028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 145029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 145417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 145418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 145422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 145426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 145430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 145434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[1]
.sym 145435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[1]
.sym 145436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 145437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[0]
.sym 145438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 145442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 145447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 145452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 145453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 145456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 145457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 145460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 145461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 145464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 145465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 145468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 145469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 145472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 145473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 145476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 145477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 145480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 145481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 145484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 145485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 145488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 145489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 145492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 145493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 145496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 145497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 145500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 145501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 145502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 145505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 145507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 145509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 145511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 145513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 145515 fft_block.reg_stage.w_cps_reg[8]
.sym 145516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 145517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state[0]
.sym 145521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 145525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 145529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 145531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 145533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 145537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 145541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 145542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 145546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 145557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 145558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 145562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 145574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145575 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 145576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 145577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[0]
.sym 145583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[1]
.sym 145584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[2]
.sym 145585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[3]
.sym 145588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145592 fft_block.counter_N[1]
.sym 145593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 145594 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 145595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 145596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2[2]
.sym 145597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I2[3]
.sym 145598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 145599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145600 fft_block.counter_N[1]
.sym 145601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[3]
.sym 145602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 145604 fft_block.counter_N[1]
.sym 145605 fft_block.counter_N[0]
.sym 145608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 145611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 145612 fft_block.counter_N[2]
.sym 145613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 145614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145616 fft_block.counter_N[1]
.sym 145617 fft_block.counter_N[0]
.sym 145618 w_fft_out[32]
.sym 145619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 145620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 145621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 145623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 145625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 145627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 145629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 145630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 145632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 145633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 145635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 145637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 145640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 145641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 145643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 145645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 145646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 145649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 145650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145652 fft_block.counter_N[1]
.sym 145653 fft_block.counter_N[0]
.sym 145656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 145657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 145659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 145660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 145661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 145662 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 145663 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 145664 fft_block.counter_N[2]
.sym 145665 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[3]
.sym 145668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I2[2]
.sym 145669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I2[3]
.sym 145670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 145674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 145678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[2]
.sym 145681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_I2[3]
.sym 145683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 145685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 145687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 145689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 145692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145694 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145696 fft_block.counter_N[1]
.sym 145697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 145698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 145699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 145700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I2[2]
.sym 145701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I2[3]
.sym 145702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 145704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 145705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 145706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145708 spi_out.addr[1]
.sym 145709 spi_out.addr[0]
.sym 145710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 145712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 145713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 145714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 145718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 145722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145724 fft_block.counter_N[1]
.sym 145725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 145726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145728 fft_block.counter_N[0]
.sym 145729 fft_block.counter_N[1]
.sym 145731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 145733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 145736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 145737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 145738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 145744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 145745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 145746 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I0[0]
.sym 145747 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I0[1]
.sym 145748 fft_block.counter_N[2]
.sym 145749 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I0[3]
.sym 145750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 145752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 145753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 145755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 145756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 145757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 145759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 145761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 145762 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 145763 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 145764 fft_block.sel_in
.sym 145765 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[3]
.sym 145768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 145769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 145771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 145772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 145773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 145774 fft_block.w_fft_in[12]
.sym 145778 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 145779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145780 fft_block.counter_N[1]
.sym 145781 fft_block.counter_N[0]
.sym 145782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 145783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 145784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 145785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 145787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 145788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 145789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 145790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 145791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 145792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]
.sym 145793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]
.sym 145794 fft_block.counter_N[1]
.sym 145795 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[1]
.sym 145796 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[2]
.sym 145797 fft_block.counter_N[2]
.sym 145798 fft_block.w_fft_in[4]
.sym 145802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_I1[1]
.sym 145804 fft_block.counter_N[1]
.sym 145805 fft_block.counter_N[0]
.sym 145806 fft_block.w_fft_in[6]
.sym 145810 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[0]
.sym 145811 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[1]
.sym 145812 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[2]
.sym 145813 fft_block.sel_in
.sym 145815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.sym 145816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 145817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 145818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_I1[1]
.sym 145820 fft_block.counter_N[1]
.sym 145821 fft_block.counter_N[0]
.sym 145822 w_fft_out[39]
.sym 145823 spi_out.addr[0]
.sym 145824 spi_out.addr[1]
.sym 145825 spi_out.addr[3]
.sym 145826 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[0]
.sym 145827 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 145828 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[2]
.sym 145829 fft_block.sel_in
.sym 145830 fft_block.w_fft_in[11]
.sym 145834 fft_block.w_fft_in[15]
.sym 145838 fft_block.w_fft_in[7]
.sym 145843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145844 fft_block.reg_stage.w_input_regs[109]
.sym 145845 fft_block.reg_stage.w_input_regs[45]
.sym 145847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145848 fft_block.reg_stage.w_input_regs[110]
.sym 145849 fft_block.reg_stage.w_input_regs[46]
.sym 145851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145852 fft_block.reg_stage.w_input_regs[101]
.sym 145853 fft_block.reg_stage.w_input_regs[37]
.sym 145855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145856 fft_block.reg_stage.w_input_regs[100]
.sym 145857 fft_block.reg_stage.w_input_regs[36]
.sym 145858 spi_out.addr[3]
.sym 145859 spi_out.addr[0]
.sym 145860 spi_out.addr[1]
.sym 145861 spi_out.addr[2]
.sym 145862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 145867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 145869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 145870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 145875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 145877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 145878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 145883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 145885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 145887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 145889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 145890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[1]
.sym 145891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[1]
.sym 145892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 145893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[0]
.sym 145896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 145897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 145898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[2]
.sym 145900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[2]
.sym 145901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 145902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[6]
.sym 145903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 145905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[6]
.sym 145906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 145907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 145908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 145909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 145911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 145913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 145914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 145915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 145916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 145917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 145919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 145920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 145921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 145924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 145925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 145926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 145930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 145937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 145938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 145942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 145946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 145954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 145959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 145961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 145963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 145965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 145967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 145969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 145971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 145973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 145975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 145977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 145979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 145981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 145983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 145985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 145987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 145989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 145991 fft_block.reg_stage.w_cps_reg[16]
.sym 145992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 145993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 145995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 145997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 145999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 146001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 146003 fft_block.reg_stage.w_cps_reg[13]
.sym 146004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 146005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 146007 fft_block.reg_stage.w_cps_reg[17]
.sym 146008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 146009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 146011 fft_block.reg_stage.w_cps_reg[13]
.sym 146012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 146013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 146015 fft_block.reg_stage.w_c_reg[10]
.sym 146016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 146017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state[0]
.sym 146019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 146021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 146438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 146442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 146450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 146452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[2]
.sym 146453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 146454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 146458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 146464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 146465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 146466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 146470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[6]
.sym 146471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 146473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[6]
.sym 146474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[4]
.sym 146475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[4]
.sym 146476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 146477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 146478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 146482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 146487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 146489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 146492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 146493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 146494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 146495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 146496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[4]
.sym 146497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[4]
.sym 146499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 146500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 146501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 146504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 146505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 146507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 146509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 146511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 146513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 146518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 146519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 146520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 146521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 146523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 146525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 146527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 146529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 146531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 146533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 146534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 146539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 146540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 146541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 146542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 146543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 146544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 146545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 146546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 146550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 146551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 146552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 146553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 146554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 146559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 146560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 146561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 146564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 146565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 146567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 146568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 146569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I0[0]
.sym 146571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 146572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 146573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 146575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 146577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 146580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 146581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 146582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 146586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 146588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 146589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 146591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 146593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 146596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 146597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 146598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 146599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 146600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 146601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[1]
.sym 146602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 146603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[1]
.sym 146604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 146605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 146607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 146609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 146612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146613 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 146614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146616 fft_block.counter_N[1]
.sym 146617 fft_block.counter_N[0]
.sym 146618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I0[0]
.sym 146619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 146620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 146621 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 146624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 146629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 146630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146632 fft_block.counter_N[0]
.sym 146633 fft_block.counter_N[1]
.sym 146634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 146637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 146640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 146645 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 146647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 146649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 146650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 146651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 146652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 146653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 146655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 146657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 146660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 146661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 146662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146665 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 146667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 146668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 146669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I2[0]
.sym 146673 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 146675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 146680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 146681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 146682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_1_I2[0]
.sym 146683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 146684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2[1]
.sym 146685 fft_block.counter_N[0]
.sym 146686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146688 fft_block.counter_N[1]
.sym 146689 fft_block.counter_N[0]
.sym 146690 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 146691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 146693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 146698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 146699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146700 fft_block.counter_N[1]
.sym 146701 fft_block.counter_N[0]
.sym 146702 spi_out.addr[2]
.sym 146703 spi_out.addr[1]
.sym 146704 spi_out.addr[0]
.sym 146705 spi_out.addr[3]
.sym 146707 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 146708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 146709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 146710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 146713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 146714 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 146715 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 146716 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 146717 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 146718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 146720 fft_block.counter_N[1]
.sym 146721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 146722 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 146723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 146728 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 146729 fft_block.counter_N[0]
.sym 146730 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[0]
.sym 146731 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[1]
.sym 146732 fft_block.counter_N[1]
.sym 146733 fft_block.counter_N[2]
.sym 146734 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 146735 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 146736 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.sym 146737 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 146739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 146741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 146742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 146744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 146745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 146747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 146748 spi_out.addr[3]
.sym 146749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 146751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 146753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 146754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146756 spi_out.addr[1]
.sym 146757 spi_out.addr[2]
.sym 146758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146760 fft_block.counter_N[0]
.sym 146761 fft_block.counter_N[1]
.sym 146764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146765 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 146766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 146767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 146768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 146769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 146770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146772 fft_block.counter_N[1]
.sym 146773 fft_block.counter_N[0]
.sym 146776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146780 spi_out.addr[2]
.sym 146781 spi_out.addr[0]
.sym 146782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 146784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 146785 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 146786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 146787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 146788 fft_block.counter_N[0]
.sym 146789 fft_block.counter_N[1]
.sym 146790 fft_block.w_fft_in[3]
.sym 146795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 146796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 146797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 146798 fft_block.w_fft_in[12]
.sym 146802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 146803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 146804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 146805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 146810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 146811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 146812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 146813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 146817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 146818 spi_out.addr[2]
.sym 146819 spi_out.addr[0]
.sym 146820 spi_out.addr[1]
.sym 146821 spi_out.addr[3]
.sym 146823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146825 fft_block.counter_N[0]
.sym 146827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146828 fft_block.reg_stage.w_input_regs[111]
.sym 146829 fft_block.reg_stage.w_input_regs[47]
.sym 146831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146832 fft_block.reg_stage.w_input_regs[110]
.sym 146833 fft_block.reg_stage.w_input_regs[46]
.sym 146834 fft_block.reg_stage.w_input_regs[104]
.sym 146835 fft_block.reg_stage.w_input_regs[40]
.sym 146836 fft_block.reg_stage.w_input_regs[105]
.sym 146837 fft_block.reg_stage.w_input_regs[41]
.sym 146838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 146839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 146840 fft_block.counter_N[1]
.sym 146841 fft_block.counter_N[2]
.sym 146843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 146845 fft_block.counter_N[0]
.sym 146846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 146848 spi_out.addr[2]
.sym 146849 spi_out.addr[1]
.sym 146850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 146851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 146852 fft_block.counter_N[1]
.sym 146853 fft_block.counter_N[2]
.sym 146854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 146856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 146857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 146860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 146861 fft_block.counter_N[2]
.sym 146862 fft_block.w_fft_in[6]
.sym 146867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 146869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 146871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 146873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 146875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 146877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 146878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 146880 fft_block.counter_N[1]
.sym 146881 fft_block.counter_N[0]
.sym 146882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 146884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 146885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 146891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 146893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 146903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 146905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 146911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146912 fft_block.reg_stage.w_input_regs[106]
.sym 146913 fft_block.reg_stage.w_input_regs[42]
.sym 146915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146916 fft_block.reg_stage.w_input_regs[106]
.sym 146917 fft_block.reg_stage.w_input_regs[42]
.sym 146919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 146924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 146928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 146929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 146932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 146933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 146936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 146937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 146940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 146941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 146944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 146945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 146948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 146949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 146952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 146953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 146956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 146957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 146960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 146961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 146964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 146965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 146968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 146969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 146972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 146973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 146974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 146975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 146977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 146981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 146985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 146986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 146993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 146994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 147001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 147005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 147009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 147013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 147014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 147018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 147025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 147026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 147030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 147034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 147038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 147042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 147483 fft_block.reg_stage.w_cps_reg[31]
.sym 147484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 147485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 147487 fft_block.reg_stage.w_c_reg[25]
.sym 147488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 147489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 147491 fft_block.reg_stage.w_cps_reg[31]
.sym 147492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 147493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 147495 fft_block.reg_stage.w_c_reg[25]
.sym 147496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 147497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 147499 fft_block.reg_stage.w_c_reg[25]
.sym 147500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 147501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 147503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 147505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 147507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 147509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 147511 fft_block.reg_stage.w_c_reg[25]
.sym 147512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 147513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 147515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 147517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 147519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 147521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 147522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 147523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 147524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 147525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 147527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 147529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 147530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 147531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 147532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 147533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 147535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 147537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 147539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 147541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 147543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 147545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 147546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 147547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 147548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 147549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 147551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 147553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 147555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 147557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 147566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 147570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 147578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 147587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 147589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 147590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 147596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 147597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 147599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 147601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 147602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 147606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 147610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 147614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 147622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[2]
.sym 147623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[3]
.sym 147624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 147625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 147626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_1_I0[0]
.sym 147627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 147628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 147629 fft_block.counter_N[0]
.sym 147630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 147636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 147637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 147639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 147641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 147642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 147643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 147644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[2]
.sym 147645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[3]
.sym 147646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 147651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 147653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 147654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 147655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 147656 fft_block.counter_N[0]
.sym 147657 fft_block.counter_N[1]
.sym 147659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 147661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 147663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 147665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 147667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 147668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 147669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 147672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 147673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 147674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 147675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 147676 spi_out.addr[1]
.sym 147677 spi_out.addr[0]
.sym 147681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 147683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 147685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 147686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 147690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 147695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 147697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 147698 spi_out.addr[2]
.sym 147699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 147700 spi_out.addr[3]
.sym 147701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3]
.sym 147702 spi_out.addr[1]
.sym 147703 spi_out.addr[2]
.sym 147704 spi_out.addr[0]
.sym 147705 spi_out.addr[3]
.sym 147706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 147707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 147708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 147709 fft_block.counter_N[1]
.sym 147710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 147715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 147717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 147719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 147720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 147721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 147724 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 147725 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 147728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 147729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 147732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 147733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 147734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 147735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 147736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 147737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 147738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147739 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 147740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 147741 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 147743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 147745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 147746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 147748 fft_block.counter_N[1]
.sym 147749 fft_block.counter_N[0]
.sym 147750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 147751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 147752 spi_out.addr[3]
.sym 147753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 147754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 147755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 147756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[2]
.sym 147757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[3]
.sym 147758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 147760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 147761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 147763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 147765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 147767 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 147768 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 147769 fft_block.counter_N[0]
.sym 147770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0[2]
.sym 147771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0[3]
.sym 147772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 147773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 147774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 147775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 147776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0[2]
.sym 147777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_I0[3]
.sym 147778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 147780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 147781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 147782 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 147783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 147784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_I2[2]
.sym 147785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_I2[3]
.sym 147786 spi_out.addr[0]
.sym 147787 spi_out.addr[2]
.sym 147788 spi_out.addr[3]
.sym 147789 spi_out.addr[1]
.sym 147791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 147792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 147793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 147794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 147795 spi_out.addr[2]
.sym 147796 spi_out.addr[1]
.sym 147797 spi_out.addr[3]
.sym 147798 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 147799 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 147800 spi_out.addr[1]
.sym 147801 spi_out.addr[2]
.sym 147802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 147803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 147804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 147805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 147807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 147808 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 147809 fft_block.counter_N[0]
.sym 147810 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
.sym 147811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_I2[2]
.sym 147813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_I2[3]
.sym 147819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 147821 fft_block.counter_N[0]
.sym 147822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 147824 spi_out.addr[3]
.sym 147825 spi_out.addr[2]
.sym 147827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 147829 fft_block.counter_N[0]
.sym 147834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 147835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 147836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 147837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 147838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147839 spi_out.addr[2]
.sym 147840 spi_out.addr[0]
.sym 147841 spi_out.addr[3]
.sym 147844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 147845 fft_block.start_calc
.sym 147849 fft_block.reg_stage.w_input_regs[100]
.sym 147853 fft_block.reg_stage.w_input_regs[99]
.sym 147854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 147856 fft_block.counter_N[0]
.sym 147857 fft_block.counter_N[1]
.sym 147861 fft_block.reg_stage.w_input_regs[101]
.sym 147862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147863 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 147864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_I1[1]
.sym 147865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 147866 spi_out.addr[0]
.sym 147867 spi_out.addr[1]
.sym 147868 spi_out.addr[3]
.sym 147869 spi_out.addr[2]
.sym 147870 fft_block.w_fft_in[3]
.sym 147877 fft_block.reg_stage.w_input_regs[102]
.sym 147879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 147881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 147882 fft_block.reg_stage.w_input_regs[105]
.sym 147883 fft_block.reg_stage.w_input_regs[41]
.sym 147884 fft_block.reg_stage.w_input_regs[104]
.sym 147885 fft_block.reg_stage.w_input_regs[40]
.sym 147886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 147888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 147889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 147890 fft_block.w_fft_in[9]
.sym 147895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 147896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 147897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 147898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 147899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 147900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 147901 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.sym 147902 spi_out.addr[2]
.sym 147903 spi_out.addr[0]
.sym 147904 spi_out.addr[3]
.sym 147905 spi_out.addr[1]
.sym 147906 spi_out.addr[2]
.sym 147907 spi_out.addr[3]
.sym 147908 spi_out.addr[0]
.sym 147909 spi_out.addr[1]
.sym 147911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 147913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 147914 fft_block.w_fft_in[9]
.sym 147919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 147920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 147921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 147924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 147925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 147927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 147928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 147929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 147930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 147931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 147932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 147933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 147934 fft_block.w_fft_in[10]
.sym 147940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 147941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 147944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 147945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 147948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 147949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 147950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 147951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 147952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 147953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 147955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 147956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 147957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 147959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 147960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 147961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 147962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 147963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 147964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 147965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 147967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 147968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 147969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 147972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 147973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 147977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 147978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 147985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 147989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 147993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 147997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 148000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 148001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 148005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 148006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 148010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 148011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[1]
.sym 148012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[0]
.sym 148013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 148014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 148018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 148024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 148025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 148026 fft_block.start_calc
.sym 148027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_O[1]
.sym 148028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 148029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 148030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 148034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 148046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 148052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 148053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 148068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 148069 fft_block.start_calc
.sym 148081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 148096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 148097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 148498 fft_block.reg_stage.w_cms_in[1]
.sym 148502 fft_block.reg_stage.w_cms_in[0]
.sym 148519 fft_block.reg_stage.w_cps_reg[35]
.sym 148520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 148521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 148523 fft_block.reg_stage.w_cps_reg[35]
.sym 148524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 148525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 148527 fft_block.reg_stage.w_cps_reg[35]
.sym 148528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 148529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 148531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 148533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 148536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 148537 fft_block.start_calc
.sym 148539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 148541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 148543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 148545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 148547 fft_block.reg_stage.w_cps_reg[34]
.sym 148548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 148549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 148550 fft_block.reg_stage.w_cps_in[7]
.sym 148555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 148557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 148559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 148561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 148562 fft_block.reg_stage.w_cps_in[4]
.sym 148567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 148569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 148570 fft_block.reg_stage.w_cps_in[8]
.sym 148574 fft_block.reg_stage.w_cms_in[7]
.sym 148578 fft_block.reg_stage.w_cps_in[0]
.sym 148583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 148585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 148587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 148589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 148591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 148593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 148595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 148597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 148599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 148601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 148603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 148605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 148608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 148609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 148611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 148613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 148615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 148617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 148619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 148621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 148623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 148624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 148625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 148627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 148629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 148631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 148633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 148640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 148641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[14]
.sym 148642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 148643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 148644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 148645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 148650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 148658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 148666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 148670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 148674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 148679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 148680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 148681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 148683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 148684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 148685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 148687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 148688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 148689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 148693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 148698 fft_block.reg_stage.w_cps_reg[27]
.sym 148704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 148705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 148707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 148708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 148709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 148711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 148712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 148713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 148715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 148716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 148717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 148718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 148719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 148720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 148721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 148730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 148731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 148732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 148733 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 148737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 148738 fft_block.counter_N[0]
.sym 148739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 148740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 148741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 148743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 148744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 148745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 148747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 148748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 148749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 148750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[2]
.sym 148751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[3]
.sym 148752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 148753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 148758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 148759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 148760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[2]
.sym 148761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_I0[3]
.sym 148768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 148769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 148771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 148772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 148773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 148782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 148783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 148784 spi_out.addr[1]
.sym 148785 spi_out.addr[0]
.sym 148789 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 148791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 148792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 148793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 148795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 148796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 148797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 148799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 148800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 148801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 148812 fft_block.reg_stage.w_input_regs[96]
.sym 148813 fft_block.reg_stage.w_input_regs[32]
.sym 148814 fft_block.w_fft_in[0]
.sym 148818 fft_block.w_fft_in[1]
.sym 148822 fft_block.w_fft_in[2]
.sym 148827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 148829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 148830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 148832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 148833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 148841 fft_block.reg_stage.w_input_regs[98]
.sym 148843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 148844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 148845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 148846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 148847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 148848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 148849 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 148853 fft_block.reg_stage.w_input_regs[96]
.sym 148857 fft_block.reg_stage.w_input_regs[97]
.sym 148858 fft_block.w_fft_in[0]
.sym 148862 fft_block.w_fft_in[2]
.sym 148866 fft_block.w_fft_in[1]
.sym 148871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 148884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 148885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 148888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 148889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 148892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 148893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 148896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 148898 fft_block.reg_stage.w_input_regs[103]
.sym 148901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 148905 fft_block.reg_stage.w_input_regs[110]
.sym 148906 fft_block.w_fft_in[8]
.sym 148914 fft_block.reg_stage.w_input_regs[104]
.sym 148915 fft_block.reg_stage.w_input_regs[40]
.sym 148916 fft_block.reg_stage.w_input_regs[41]
.sym 148917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 148918 fft_block.w_fft_in[10]
.sym 148926 fft_block.reg_stage.w_input_regs[41]
.sym 148927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 148928 fft_block.reg_stage.w_input_regs[40]
.sym 148929 fft_block.reg_stage.w_input_regs[104]
.sym 148937 fft_block.reg_stage.w_input_regs[106]
.sym 148941 fft_block.reg_stage.w_input_regs[108]
.sym 148946 fft_block.w_fft_in[8]
.sym 148953 fft_block.reg_stage.w_input_regs[104]
.sym 148957 fft_block.reg_stage.w_input_regs[105]
.sym 148961 fft_block.reg_stage.w_input_regs[109]
.sym 148965 fft_block.reg_stage.w_input_regs[107]
.sym 148970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 148974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 148979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 148980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 148981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 148982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 148986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 148991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 148992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 148993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 148994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 148998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 149002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 149004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 149005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 149006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 149010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 149011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 149012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 149013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 149014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 149015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 149016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 149017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 149018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 149023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 149024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 149025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I1_1_I3[2]
.sym 149026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 149027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 149028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 149029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 149032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 149033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 149035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 149037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 149038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 149042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 149043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 149044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[2]
.sym 149045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 149046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 149050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 149054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 149058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 149063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 149065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 149067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 149069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 149071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 149073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 149075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 149077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 149079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 149081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 149083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 149085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 149086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 149087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 149088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 149089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 149091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 149093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 149106 fft_block.reg_stage.w_cms_reg[11]
.sym 149114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 149115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 149116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 149117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 149138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_O
.sym 149521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 149522 fft_block.reg_stage.w_cms_in[0]
.sym 149538 fft_block.reg_stage.w_cms_in[1]
.sym 149543 fft_block.reg_stage.w_cms_reg[27]
.sym 149544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 149545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 149547 fft_block.reg_stage.w_cms_reg[27]
.sym 149548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 149549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 149551 fft_block.reg_stage.w_cms_reg[28]
.sym 149552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 149553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 149559 fft_block.reg_stage.w_cms_reg[27]
.sym 149560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 149561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 149563 fft_block.reg_stage.w_cms_reg[28]
.sym 149564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 149565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 149567 fft_block.reg_stage.w_cms_reg[28]
.sym 149568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 149569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 149571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 149573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 149574 fft_block.reg_stage.w_cms_in[0]
.sym 149581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 149582 fft_block.reg_stage.w_cps_in[7]
.sym 149586 fft_block.reg_stage.w_cps_in[4]
.sym 149590 fft_block.reg_stage.w_cps_in[0]
.sym 149594 fft_block.reg_stage.w_cms_in[1]
.sym 149598 fft_block.reg_stage.w_cps_in[8]
.sym 149602 fft_block.reg_stage.w_cms_in[7]
.sym 149610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 149633 fft_block.reg_stage.w_cps_reg[35]
.sym 149634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 149638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 149642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 149646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 149654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 149658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 149662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 149666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 149675 fft_block.reg_stage.w_cps_reg[35]
.sym 149676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 149677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 149679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 149680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 149681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 149683 fft_block.reg_stage.w_cps_reg[35]
.sym 149684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 149685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 149687 fft_block.reg_stage.w_cps_reg[35]
.sym 149688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 149689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 149691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 149692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 149693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 149695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 149696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 149697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 149703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 149708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 149709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 149712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 149713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 149716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 149717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 149720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 149721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 149724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 149725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 149728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 149729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 149732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 149733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 149736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 149737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 149740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 149741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 149744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 149745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 149748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 149749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 149752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 149753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 149756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 149757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 149758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 149759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 149761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 149762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 149769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 149770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 149777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 149778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 149782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 149787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 149788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 149789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 149793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 149797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 149798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 149802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 149806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 149816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 149817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 149820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 149821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 149822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 149826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 149827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 149828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 149829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 149833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 149834 fft_block.reg_stage.w_cms_in[7]
.sym 149841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 149843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149844 fft_block.reg_stage.w_input_regs[98]
.sym 149845 fft_block.reg_stage.w_input_regs[34]
.sym 149852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 149853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 149855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149856 fft_block.reg_stage.w_input_regs[97]
.sym 149857 fft_block.reg_stage.w_input_regs[33]
.sym 149858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 149859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 149860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 149861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 149863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 149864 fft_block.reg_stage.w_input_regs[34]
.sym 149865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 149871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149872 fft_block.reg_stage.w_input_regs[99]
.sym 149873 fft_block.reg_stage.w_input_regs[35]
.sym 149875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149876 fft_block.reg_stage.w_input_regs[33]
.sym 149877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 149879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149880 fft_block.reg_stage.w_input_regs[33]
.sym 149881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 149883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 149884 fft_block.reg_stage.w_input_regs[34]
.sym 149885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 149886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 149890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 149895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 149896 fft_block.reg_stage.w_input_regs[38]
.sym 149897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 149899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 149900 fft_block.reg_stage.w_input_regs[35]
.sym 149901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 149903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 149904 fft_block.reg_stage.w_input_regs[36]
.sym 149905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 149907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 149908 fft_block.reg_stage.w_input_regs[36]
.sym 149909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 149912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 149913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 149915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 149916 fft_block.reg_stage.w_input_regs[37]
.sym 149917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 149919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 149920 fft_block.reg_stage.w_input_regs[37]
.sym 149921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 149923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 149924 fft_block.reg_stage.w_input_regs[35]
.sym 149925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 149929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 149931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 149932 fft_block.reg_stage.w_input_regs[42]
.sym 149933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 149939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 149940 fft_block.reg_stage.w_input_regs[38]
.sym 149941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 149943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 149945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 149947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 149948 fft_block.reg_stage.w_input_regs[39]
.sym 149949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 149951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 149952 fft_block.reg_stage.w_input_regs[42]
.sym 149953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 149955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 149956 fft_block.reg_stage.w_input_regs[39]
.sym 149957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 149959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 149965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 149969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 149972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 149973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 149976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 149977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 149980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 149981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 149984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 149985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 149986 fft_block.reg_stage.w_input_regs[111]
.sym 149989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 149991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149992 fft_block.reg_stage.w_input_regs[45]
.sym 149993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 149995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149996 fft_block.reg_stage.w_input_regs[46]
.sym 149997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 149999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150000 fft_block.reg_stage.w_input_regs[44]
.sym 150001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 150003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 150005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 150007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 150009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 150011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150012 fft_block.reg_stage.w_input_regs[45]
.sym 150013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 150015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 150017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 150019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 150021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 150023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 150025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 150043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 150045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 150050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 150054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 150059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 150061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 150067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 150069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 150072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 150073 fft_block.start_calc
.sym 150074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 150082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 150087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 150089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 150091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 150093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 150095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 150097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 150099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 150101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 150102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 150104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 150105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 150107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 150109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 150111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 150113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 150115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 150117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 150119 fft_block.reg_stage.w_cms_reg[11]
.sym 150120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 150121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 150123 fft_block.reg_stage.w_cms_reg[10]
.sym 150124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 150125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 150127 fft_block.reg_stage.w_cms_reg[10]
.sym 150128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 150129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 150135 fft_block.reg_stage.w_cms_reg[11]
.sym 150136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 150137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 150143 fft_block.reg_stage.w_cms_reg[10]
.sym 150144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 150145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 150157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 150535 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 150539 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 150540 $PACKER_VCC_NET
.sym 150543 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 150544 $PACKER_VCC_NET
.sym 150545 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 150547 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 150548 $PACKER_VCC_NET
.sym 150549 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 150551 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 150552 $PACKER_VCC_NET
.sym 150553 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 150557 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 150561 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 150562 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 150573 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 150581 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 150594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 150595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 150596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 150597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 150599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 150601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 150603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 150605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 150607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 150609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 150611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 150613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 150615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 150617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 150619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 150621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 150623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 150625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 150627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 150629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 150631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 150633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 150635 fft_block.reg_stage.w_cps_reg[35]
.sym 150636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 150637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state[0]
.sym 150651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 150653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 150657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 150663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 150668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 150669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 150672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 150673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 150676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 150677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 150680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 150681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 150685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 150686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 150687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 150688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 150689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 150690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 150691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 150692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 150693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 150694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 150698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 150702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 150706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 150710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 150714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 150718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 150722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 150726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 150727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[2]
.sym 150728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[2]
.sym 150729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 150732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 150733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 150734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 150735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 150736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 150737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 150738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 150739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 150740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 150741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 150742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 150743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 150744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 150745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 150746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[1]
.sym 150747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[1]
.sym 150748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 150749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[0]
.sym 150750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 150751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 150752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 150753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 150757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 150759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 150761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 150762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 150769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 150773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 150777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 150779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 150781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 150785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 150789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 150794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 150802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 150806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 150810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 150814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 150824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 150825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 150826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 150827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 150828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 150829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 150830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 150842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 150849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 150850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 150854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 150858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 150862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 150863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 150864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 150865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 150866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 150870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 150871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 150872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 150873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 150874 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 150878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 150879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 150880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 150881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 150882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 150883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 150884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 150885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 150887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 150889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 150892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 150893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 150895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 150897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 150899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 150901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 150904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 150905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 150907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 150909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 150910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 150911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 150912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 150913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 150919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 150920 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 150921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 150923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 150924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 150925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 150928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 150929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 150931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 150932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 150933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 150935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 150936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 150937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 150939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 150940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 150941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 150943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 150944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 150947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 150948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 150949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 150951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 150961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 150964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 150965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 150968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 150969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 150972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 150973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 150976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 150977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 150980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 150981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 150982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 150983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 150985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 150987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 150988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 150989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 150991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150992 fft_block.reg_stage.w_input_regs[43]
.sym 150993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 150995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150996 fft_block.reg_stage.w_input_regs[44]
.sym 150997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 150999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 151000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 151001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 151005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 151007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 151008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 151009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 151011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151012 fft_block.reg_stage.w_input_regs[43]
.sym 151013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 151015 spi_out.addr[0]
.sym 151020 spi_out.addr[1]
.sym 151024 spi_out.addr[2]
.sym 151025 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 151028 spi_out.addr[3]
.sym 151029 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 151033 spi_out.addr[0]
.sym 151034 spi_out.addr[3]
.sym 151035 spi_out.addr[2]
.sym 151036 spi_out.addr[0]
.sym 151037 spi_out.addr[1]
.sym 151040 spi_out.addr[1]
.sym 151041 spi_out.addr[0]
.sym 151043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 151044 fft_block.reg_stage.w_input_regs[46]
.sym 151045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 151052 fft_block.fft_finish_SB_LUT4_I1_I3[1]
.sym 151053 fft_block.fft_finish_SB_LUT4_I1_I3[0]
.sym 151054 fft_block.fft_finish_SB_LUT4_I1_I3[0]
.sym 151055 PIN_21$SB_IO_OUT
.sym 151056 fft_block.fft_finish_SB_LUT4_I1_I3[1]
.sym 151057 fft_block.fft_finish_SB_LUT4_I1_I3[2]
.sym 151059 fft_block.fft_finish_SB_LUT4_I1_I3[1]
.sym 151060 fft_block.fft_finish_SB_LUT4_I1_I3[0]
.sym 151061 PIN_21$SB_IO_OUT
.sym 151063 fft_block.fft_finish_SB_LUT4_I3_O[0]
.sym 151064 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 151065 fft_block.fft_finish_SB_LUT4_I1_I3[2]
.sym 151068 fft_block.fft_finish_SB_LUT4_I1_I3[0]
.sym 151069 fft_block.fft_finish_SB_LUT4_I1_I3[1]
.sym 151076 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 151077 spi_out.addr_SB_DFFESR_Q_R[1]
.sym 151079 fft_block.reg_stage.w_cms_reg[11]
.sym 151080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 151081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 151089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 151095 fft_block.reg_stage.w_cms_reg[16]
.sym 151096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 151097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 151110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 151114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 151118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 151126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 151140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 151141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 151559 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 151564 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 151568 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 151572 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 151576 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 151579 $PACKER_VCC_NET
.sym 151581 $nextpnr_ICESTORM_LC_7$I3
.sym 151584 spi_out.w_tx_ready
.sym 151585 $nextpnr_ICESTORM_LC_7$COUT
.sym 151586 fft_block.reg_stage.w_cms_reg[27]
.sym 151597 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 151599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 151601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 151611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 151613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 151615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 151617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 151624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 151625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 151627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 151629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 151631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 151633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 151635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 151637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 151639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 151641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 151642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 151643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 151644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 151645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 151647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 151649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 151651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 151653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 151655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 151657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 151658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 151659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 151660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 151661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 151663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 151665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 151667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 151669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 151671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 151673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 151675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 151676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 151677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 151679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 151681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 151683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 151685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 151686 spi_out.send_data[0]
.sym 151691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 151692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 151693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_I3[2]
.sym 151696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 151697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 151698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 151699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 151700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 151701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[3]
.sym 151712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 151713 fft_block.start_calc
.sym 151728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 151729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 151730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 151743 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 151744 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 151745 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 151748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 151749 fft_block.start_calc
.sym 151750 spi_out.send_data[2]
.sym 151755 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 151756 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 151757 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 151762 spi_out.send_data[1]
.sym 151766 spi_out.send_data[4]
.sym 151771 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 151772 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 151773 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 151774 spi_out.send_data[6]
.sym 151778 spi_out.send_data[5]
.sym 151782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 151786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 151787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[1]
.sym 151788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[0]
.sym 151789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 151790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 151794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 151798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 151799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 151800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 151801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 151804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 151805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 151806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 151810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 151814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 151815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 151816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 151817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[6]
.sym 151819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 151820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 151821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 151822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 151823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 151824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 151825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 151826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 151830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 151831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 151832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 151833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 151836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 151837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 151838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 151847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 151849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 151852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 151853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 151855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 151856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 151857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 151859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 151861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 151863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 151865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 151867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 151869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 151870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 151871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 151872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 151873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 151879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 151881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 151883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 151885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 151887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 151889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 151891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 151893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 151895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 151897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 151899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 151901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 151903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 151905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 151907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 151909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 151910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 151922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 151926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 151930 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 151931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 151932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 151933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 151934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 151939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 151941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 151944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 151945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 151947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 151949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 151951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 151953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 151956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 151957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 151960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 151961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 151967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 151969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 151972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 151973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 151975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 151976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 151977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 151979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 151980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 151981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 151983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 151984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 151985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 151986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 151987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 151988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 151989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 151991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 151992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 151993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 151995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 151996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 151997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 151999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 152000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 152001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 152003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 152004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 152005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 152009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 152011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 152012 fft_block.reg_stage.w_input_regs[47]
.sym 152013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 152019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 152020 fft_block.reg_stage.w_input_regs[47]
.sym 152021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 152025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 152029 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 152030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 152034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 152075 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_O_I2[0]
.sym 152076 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_O_I2[1]
.sym 152077 fft_block.fft_finish_SB_LUT4_I1_I3_SB_LUT4_O_I2[2]
.sym 152080 fft_block.fft_finish_SB_LUT4_I3_O[0]
.sym 152081 fft_block.fft_finish_SB_LUT4_I3_O[1]
.sym 152084 fft_block.fft_finish_SB_LUT4_I1_I3[1]
.sym 152085 fft_block.fft_finish_SB_LUT4_I1_I3[0]
.sym 152086 fft_block.fft_finish_SB_LUT4_I1_I3[0]
.sym 152095 spi_out.count_spi[2]
.sym 152096 spi_out.count_spi[4]
.sym 152097 spi_out.count_spi[6]
.sym 152099 fft_block.fft_finish_SB_LUT4_I1_I3[0]
.sym 152100 fft_block.fft_finish_SB_LUT4_I1_I3[1]
.sym 152101 fft_block.fft_finish_SB_LUT4_I1_I3[2]
.sym 152103 spi_out.count_spi[0]
.sym 152108 spi_out.count_spi[1]
.sym 152109 spi_out.count_spi[0]
.sym 152112 spi_out.count_spi[2]
.sym 152113 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 152116 spi_out.count_spi[3]
.sym 152117 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 152120 spi_out.count_spi[4]
.sym 152121 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 152124 spi_out.count_spi[5]
.sym 152125 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 152128 spi_out.count_spi[6]
.sym 152129 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 152130 spi_out.count_spi[0]
.sym 152131 spi_out.count_spi[1]
.sym 152132 spi_out.count_spi[3]
.sym 152133 spi_out.count_spi[5]
.sym 152153 spi_out.count_spi[0]
.sym 152583 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 152588 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 152592 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 152593 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 152596 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 152597 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 152600 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 152601 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 152605 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 152606 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 152607 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 152608 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 152609 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 152610 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 152611 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 152612 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[3]
.sym 152613 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 152615 fft_block.reg_stage.w_cms_reg[34]
.sym 152616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 152617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 152647 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 152651 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 152652 $PACKER_VCC_NET
.sym 152655 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 152656 $PACKER_VCC_NET
.sym 152657 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 152659 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 152660 $PACKER_VCC_NET
.sym 152661 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 152674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 152675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 152676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 152677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 152679 fft_block.reg_stage.w_c_reg[17]
.sym 152680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 152681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 152683 fft_block.reg_stage.w_c_reg[17]
.sym 152684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 152685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 152687 fft_block.reg_stage.w_cps_reg[26]
.sym 152688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 152689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 152691 fft_block.reg_stage.w_cps_reg[22]
.sym 152692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 152693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 152695 fft_block.reg_stage.w_cps_reg[26]
.sym 152696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 152697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 152699 fft_block.reg_stage.w_cps_reg[25]
.sym 152700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 152701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 152703 fft_block.reg_stage.w_cps_reg[22]
.sym 152704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 152705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 152707 fft_block.reg_stage.w_c_reg[17]
.sym 152708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 152709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 152711 fft_block.reg_stage.w_cps_reg[26]
.sym 152712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 152713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 152717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 152723 fft_block.reg_stage.w_cps_reg[26]
.sym 152724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 152725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 152731 fft_block.reg_stage.w_cps_reg[26]
.sym 152732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 152733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 152735 fft_block.reg_stage.w_cps_reg[26]
.sym 152736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 152737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 152739 fft_block.reg_stage.w_cps_reg[26]
.sym 152740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 152741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 152743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 152745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 152746 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 152747 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 152748 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 152749 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 152751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 152753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 152755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 152757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 152758 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 152759 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 152760 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 152761 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 152763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 152765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 152771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 152773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 152775 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 152776 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 152777 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 152779 fft_block.reg_stage.w_cms_reg[18]
.sym 152780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 152781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 152787 fft_block.reg_stage.w_cms_reg[19]
.sym 152788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 152789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 152799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 152801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 152803 fft_block.reg_stage.w_cms_reg[25]
.sym 152804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 152805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 152810 spi_out.send_data[3]
.sym 152830 spi_out.send_data[7]
.sym 152838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 152854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 152866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 152871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 152872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 152873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 152874 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 152878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 152882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 152886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 152899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 152901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 152903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152904 fft_block.reg_stage.w_input_regs[98]
.sym 152905 fft_block.reg_stage.w_input_regs[34]
.sym 152911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152912 fft_block.reg_stage.w_input_regs[99]
.sym 152913 fft_block.reg_stage.w_input_regs[35]
.sym 152915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 152917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 152923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 152924 fft_block.reg_stage.w_input_regs[97]
.sym 152925 fft_block.reg_stage.w_input_regs[33]
.sym 152927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 152929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 152931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 152933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 152934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 152935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 152936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 152937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 152942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 152943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 152944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 152945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 152946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 152947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 152948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 152949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 152960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 152961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 152967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 152969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 152986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 152987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 152988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 152989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 152993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 153000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 153001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 153004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 153005 fft_block.start_calc
.sym 153009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 153010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 153017 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 153020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 153021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 153026 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 153027 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 153028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 153029 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 153030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[0]
.sym 153031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[1]
.sym 153032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0[2]
.sym 153033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 153034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 153035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 153036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 153037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 153042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 153043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 153044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 153045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 153046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 153047 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 153048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 153049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 153057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 153058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 153059 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 153060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 153061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 153063 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 153064 $PACKER_VCC_NET
.sym 153065 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 153069 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 153070 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 153074 spi_out.spi_master.r_SM_CS[1]
.sym 153075 spi_out.spi_master.master_ready
.sym 153076 spi_out.spi_master.r_SM_CS[0]
.sym 153077 PIN_16_SB_LUT4_O_I3[1]
.sym 153085 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 153093 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 153095 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 153100 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 153104 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 153108 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 153112 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 153116 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 153121 $nextpnr_ICESTORM_LC_3$I3
.sym 153122 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 153123 spi_out.spi_master.master_ready
.sym 153124 spi_out.spi_master.r_SM_CS[0]
.sym 153125 spi_out.spi_master.r_SM_CS[1]
.sym 153136 PIN_16_SB_LUT4_O_I3[0]
.sym 153137 PIN_16_SB_LUT4_O_I3[1]
.sym 153138 spi_out.spi_master.master_ready
.sym 153139 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 153140 spi_out.spi_master.r_SM_CS[1]
.sym 153141 spi_out.spi_master.r_SM_CS[0]
.sym 153143 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 153144 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 153145 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 153149 spi_out.state_SB_DFFESR_Q_R
.sym 153152 spi_out.spi_master.r_SM_CS[1]
.sym 153153 spi_out.spi_master.r_SM_CS[0]
.sym 153154 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 153613 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 153617 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 153627 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 153628 $PACKER_VCC_NET
.sym 153629 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 153632 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 153633 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 153635 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 153636 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 153637 spi_out.w_tx_ready
.sym 153647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 153649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 153670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 153671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 153672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 153673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 153722 fft_block.reg_stage.w_cps_reg[18]
.sym 153742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 153743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 153744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 153745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 153749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 153771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 153773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 153783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 153785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 153787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 153789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 153791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 153793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 153799 fft_block.reg_stage.w_cms_reg[19]
.sym 153800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 153801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 153802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 153803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 153804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 153805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 153811 fft_block.reg_stage.w_cms_reg[19]
.sym 153812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 153813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 153815 fft_block.reg_stage.w_cms_reg[18]
.sym 153816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 153817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 153823 fft_block.reg_stage.w_cms_reg[18]
.sym 153824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 153825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 153836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 153837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 153839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 153841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 153842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 153843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 153844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 153845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 153847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 153849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 153851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 153853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 153855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 153857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 153859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 153861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 153866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 153883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 153885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 153886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 153890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 153900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 153901 fft_block.start_calc
.sym 153903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 153905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 153951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 153953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 153958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 153959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 153960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 153961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 153963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 153964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 153965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 153987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 153989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 154023 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 154028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 154029 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 154032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 154033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 154036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 154037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 154040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 154041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 154042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 154043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 154044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 154045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 154047 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_I1[0]
.sym 154048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 154049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 154053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 154087 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 154091 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 154092 $PACKER_VCC_NET
.sym 154095 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 154096 $PACKER_VCC_NET
.sym 154097 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 154099 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 154100 $PACKER_VCC_NET
.sym 154101 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 154103 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 154104 $PACKER_VCC_NET
.sym 154105 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[4]
.sym 154107 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 154108 $PACKER_VCC_NET
.sym 154109 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_D_SB_LUT4_O_I3[5]
.sym 154112 spi_out.spi_master.r_SM_CS[1]
.sym 154113 spi_out.spi_master.r_SM_CS[0]
.sym 154121 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 154133 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 154149 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 154158 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 154165 spi_out.spi_master.r_SM_CS[1]
.sym 154170 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 154180 spi_out.spi_master.r_SM_CS[0]
.sym 154181 spi_out.spi_master.r_SM_CS[1]
.sym 154630 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 154641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 154665 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 154696 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 154697 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 154704 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 154705 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 154717 spi_out.spi_master.master_ready
.sym 154720 spi_out.spi_master.master_ready
.sym 154721 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 154755 fft_block.reg_stage.w_c_reg[17]
.sym 154756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 154757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state[0]
.sym 154775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 154777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 154779 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 154780 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 154781 spi_out.spi_master.master_ready
.sym 154802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_D
.sym 154842 fft_block.reg_stage.w_cms_reg[18]
.sym 154965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 155054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 155061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 155722 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 155762 spi_out.w_tx_ready
.sym 155797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 155830 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 155831 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 155832 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 155833 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 158770 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 165397 PIN_16_SB_LUT4_O_I3[0]
.sym 165413 fft_block.start_calc
