@E: CD395 :"C:\Users\cypri\Documents\GIT\PGE\11_FPGA_GENERATION\GenVideo\Diamond1.4\A\reveal_workspace\tmpreveal\Top_rvl_top.vhd":5454:26:5454:31|Constant width 12 does not match context width 25
@E::Errors while synthesizing top module Top.

