design_1_ALU_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ALU_0_0/sim/design_1_ALU_0_0.vhd,
design_1_PC_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_PC_0_0/sim/design_1_PC_0_0.vhd,
design_1_alu_control_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_alu_control_0_0/sim/design_1_alu_control_0_0.vhd,
design_1_controlUnit_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_controlUnit_0_0/sim/design_1_controlUnit_0_0.vhd,
design_1_datamem_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_datamem_0_0/sim/design_1_datamem_0_0.vhd,
design_1_instmem_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_instmem_0_0/sim/design_1_instmem_0_0.vhd,
design_1_mux2x1_32bit_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mux2x1_32bit_0_0/sim/design_1_mux2x1_32bit_0_0.vhd,
design_1_mux2x1_5bit_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mux2x1_5bit_0_0/sim/design_1_mux2x1_5bit_0_0.vhd,
design_1_programCounterADD_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_programCounterADD_0_0/sim/design_1_programCounterADD_0_0.vhd,
design_1_regfile_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_regfile_0_0/sim/design_1_regfile_0_0.vhd,
design_1_shiftleft2_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_shiftleft2_0_0/sim/design_1_shiftleft2_0_0.vhd,
design_1_sign_extend_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_sign_extend_0_0/sim/design_1_sign_extend_0_0.vhd,
xlslice_v1_0_vl_rfs.v,verilog,xlslice_v1_0_2,../../../../lab5_GuevaraNishioka.srcs/sources_1/bd/design_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v,
design_1_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,
design_1_xlslice_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v,
design_1_xlslice_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v,
design_1_xlslice_1_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_1_1/sim/design_1_xlslice_1_1.v,
design_1_xlslice_1_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_1_2/sim/design_1_xlslice_1_2.v,
design_1_xlslice_1_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_1_3/sim/design_1_xlslice_1_3.v,
design_1_mux2x1_32bit_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mux2x1_32bit_0_1/sim/design_1_mux2x1_32bit_0_1.vhd,
xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_10,../../../../lab5_GuevaraNishioka.srcs/sources_1/bd/design_1/ipshared/cbd7/hdl/xbip_utils_v3_0_vh_rfs.vhd,
c_reg_fd_v12_0_vh_rfs.vhd,vhdl,c_reg_fd_v12_0_6,../../../../lab5_GuevaraNishioka.srcs/sources_1/bd/design_1/ipshared/edec/hdl/c_reg_fd_v12_0_vh_rfs.vhd,
xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_wrapper_v3_0_4,../../../../lab5_GuevaraNishioka.srcs/sources_1/bd/design_1/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,
xbip_pipe_v3_0_vh_rfs.vhd,vhdl,xbip_pipe_v3_0_6,../../../../lab5_GuevaraNishioka.srcs/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd,
xbip_dsp48_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_addsub_v3_0_6,../../../../lab5_GuevaraNishioka.srcs/sources_1/bd/design_1/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd,
xbip_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_addsub_v3_0_6,../../../../lab5_GuevaraNishioka.srcs/sources_1/bd/design_1/ipshared/cfdd/hdl/xbip_addsub_v3_0_vh_rfs.vhd,
c_addsub_v12_0_vh_rfs.vhd,vhdl,c_addsub_v12_0_14,../../../../lab5_GuevaraNishioka.srcs/sources_1/bd/design_1/ipshared/ebb8/hdl/c_addsub_v12_0_vh_rfs.vhd,
design_1_c_addsub_0_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_c_addsub_0_2/sim/design_1_c_addsub_0_2.vhd,
design_1_mux2x1_32bit_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mux2x1_32bit_1_0/sim/design_1_mux2x1_32bit_1_0.vhd,
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
