

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>Why moving from traditional HDL to something else &mdash; SpinalHDL  documentation</title>
  

  
  
  
  

  
  <script type="text/javascript" src="../../_static/js/modernizr.min.js"></script>
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/doctools.js"></script>
        <script src="../../_static/language_data.js"></script>
        <script src="../../_static/default.js"></script>
        <script src="../../_static/wavedrom.min.js"></script>
    
    <script type="text/javascript" src="../../_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../../index.html" class="icon icon-home"> SpinalHDL
          

          
          </a>

          
            
            
              <div class="version">
                v1.3.8
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul>
<li class="toctree-l1"><a class="reference internal" href="../About SpinalHDL/index.html">About SpinalHDL</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../About SpinalHDL/faq.html">FAQ</a></li>
<li class="toctree-l2"><a class="reference internal" href="../About SpinalHDL/support.html">Support</a></li>
<li class="toctree-l2"><a class="reference internal" href="../About SpinalHDL/users.html">Users</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Getting Started/index.html">Getting Started</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Getting Started/getting_started.html">Getting Started</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Getting Started/motivation.html">Motivation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Getting Started/presentation.html">Presentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Getting Started/Scala Guide/index.html">Scala Guide</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Getting Started/Scala Guide/basics.html">Basics</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Getting Started/Scala Guide/coding_conventions.html">Coding conventions</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Getting Started/Scala Guide/interaction.html">Interaction</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Getting Started/Help for VHDL people/index.html">Help for VHDL people</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Getting Started/Help for VHDL people/vhdl_comp.html">VHDL comparison</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Getting Started/Help for VHDL people/vhdl_perspective.html">VHDL equivalences</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Getting Started/Cheatsheets/index.html">Cheatsheets</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Getting Started/Cheatsheets/core.html">Core</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Getting Started/Cheatsheets/lib.html">Lib</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Getting Started/Cheatsheets/symbolic.html">Symbolic</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Data types/index.html">Data types</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Data types/bool.html">Bool</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Data types/bits.html">Bits</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Data types/Int.html">UInt/SInt</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Data types/enum.html">SpinalEnum</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Data types/bundle.html">Bundle</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Data types/Vec.html">Vec</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Data types/Fix.html">UFix/SFix</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Data types/Floating.html">Floating</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Structuring/index.html">Structuring</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Structuring/components_hierarchy.html">Component and hierarchy</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Structuring/area.html">Area</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Structuring/function.html">Function</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Structuring/clock_domain.html">Clock domains</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Structuring/blackbox.html">Instantiate VHDL and Verilog IP</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Semantic/index.html">Semantic</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Semantic/assignments.html">Assignments</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Semantic/when_switch.html">When/Switch/Mux</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Semantic/rules.html">Rules</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Sequential logic/index.html">Sequential logic</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Sequential logic/registers.html">Registers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Sequential logic/memory.html">RAM/ROM</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Design errors/index.html">Design errors</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Design errors/assignment_overlap.html">Assignment overlap</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Design errors/clock_crossing_violation.html">Clock crossing violation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Design errors/combinatorial_loop.html">Combinatorial loop</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Design errors/hierarchy_violation.html">Hierarchy violation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Design errors/iobundle.html">Io bundle</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Design errors/latch_detected.html">Latch detected</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Design errors/no_driver_on.html">No driver on</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Design errors/nullpointerexception.html">NullPointerException</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Design errors/register_defined_as_component_input.html">Register defined as component input</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Design errors/scope_violation.html">Scope violation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Design errors/spinal_cant_clone.html">Spinal can’t clone class</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Design errors/unassigned_register.html">Unassigned register</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Design errors/unreachable_is_statement.html">Unreachable is statement</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Design errors/width_mismatch.html">Width mismatch</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Other language features/index.html">Other language features</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Other language features/utils.html">Utils</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Other language features/assertion.html">Assertions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Other language features/formal.html">Formal</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Other language features/analog_inout.html">Analog and inout</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Other language features/vhdl_generation.html">VHDL and Verilog generation</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Libraries/index.html">Libraries</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Libraries/utils.html">Utils</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Libraries/stream.html">Stream</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Libraries/flow.html">Flow</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Libraries/fragment.html">Fragment</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Libraries/fsm.html">State machine</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Libraries/vexriscv.html">VexRiscv (RV32IM CPU)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Libraries/bus_slave_factory.html">Bus Slave Factory</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Libraries/fiber.html">Fiber framework</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Libraries/Bus/index.html">Bus</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Libraries/Bus/amba3/ahblite3.html">AHB-Lite3</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Libraries/Bus/amba3/apb3.html">Apb3</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Libraries/Bus/amba4/axi4.html">Axi4</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Libraries/Bus/avalon/avalonmm.html">AvalonMM</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Libraries/Com/index.html">Com</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Libraries/Com/uart.html">UART</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Libraries/IO/index.html">IO</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Libraries/IO/readableOpenDrain.html">ReadableOpenDrain</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Libraries/IO/tristate.html">TriState</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Libraries/Graphics/index.html">Graphics</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Libraries/Graphics/colors.html">Colors</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Libraries/Graphics/vga.html">VGA</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Libraries/EDA/index.html">EDA</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Libraries/EDA/altera/qsysify.html">QSysify</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Libraries/EDA/altera/quartus_flow.html">QuartusFlow</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Simulation/index.html">Simulation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Simulation/install.html">Setup and installation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Simulation/bootstraps.html">Boot a simulation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Simulation/signal.html">Accessing signals of the simulation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Simulation/clock.html">Clock domains</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Simulation/threadFull.html">Thread-full API</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Simulation/threadLess.html">Thread-less API</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Simulation/sensitive.html">Sensitive API</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Simulation/engine.html">Simulation engine</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Simulation/examples/index.html">Examples</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/examples/asynchronous.html">Asynchronous adder</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/examples/dual_clock_fifo.html">Dual clock fifo</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/examples/single_clock_fifo.html">Single clock fifo</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/examples/synchronous.html">Synchronous adder</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/examples/uart_decoder.html">Uart decoder</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/examples/uart_encoder.html">Uart encoder</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Examples/index.html">Examples</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Examples/Simple ones/index.html">Simple ones</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Simple ones/apb3.html">APB3 definition</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Simple ones/carry_adder.html">Carry adder</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Simple ones/color_summing.html">Color summing</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Simple ones/counter_with_clear.html">Counter with clear</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Simple ones/introduction.html">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Simple ones/pll_resetctrl.html">PLL BlackBox and reset controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Simple ones/rgb_to_gray.html">RGB to gray</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Simple ones/sinus_rom.html">Sinus rom</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Examples/Intermediates ones/index.html">Intermediates ones</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Intermediates ones/fractal.html">Fractal calculator</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Intermediates ones/uart.html">UART</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Intermediates ones/vga.html">VGA</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Examples/Advanced ones/index.html">Advanced ones</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Advanced ones/jtag.html">JTAG TAP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Advanced ones/memory_mapped_uart.html">Memory mapped UART</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Advanced ones/pinesec.html">Pinesec</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Advanced ones/timer.html">Timer</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Legacy/index.html">Legacy</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Legacy/riscv.html">RiscV</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Legacy/pinsec/index.html">pinsec</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Legacy/pinsec/hardware.html">Hardware</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Legacy/pinsec/hardware_toplevel.html">SoC toplevel (Pinsec)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Legacy/pinsec/introduction.html">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Legacy/pinsec/software.html">Software</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Developers area/index.html">Developers area</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Developers area/bus_slave_factory_impl.html">Bus Slave Factory Implementation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Developers area/howtodocument.html">How to HACK this documentation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Developers area/types.html">Types</a></li>
</ul>
</li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">SpinalHDL</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html">Docs</a> &raquo;</li>
        
      <li>Why moving from traditional HDL to something else</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../_sources/SpinalHDL/miscelenea/regular_hdl.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="why-moving-from-traditional-hdl-to-something-else">
<span id="regular-hdl"></span><h1>Why moving from traditional HDL to something else<a class="headerlink" href="#why-moving-from-traditional-hdl-to-something-else" title="Permalink to this headline">¶</a></h1>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>All the following statements will be about describing hardware. Verification is another tasty topic.</p>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>For simplicity, let’s assume that SystemVerilog is a recent revision of Verilog.</p>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>When reading this, we should not underestimate how much our attachment for our favourite HDL will bias our judgement.</p>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>A language feature which isn’t supported by EDA tools shouldn’t be considerate as a language feature, as it is not usable. Look how VHDL 2008 is weakly supported, then look at the calendar.</p>
</div>
<div class="section" id="vhdl-verilog-systemverilog-aren-t-hardware-description-languages">
<h2>VHDL/Verilog/SystemVerilog aren’t Hardware Description Languages<a class="headerlink" href="#vhdl-verilog-systemverilog-aren-t-hardware-description-languages" title="Permalink to this headline">¶</a></h2>
<p>Those languages are event driven languages created initially for simulation/documentation purposes. Only in a second time they were used as inputs languages for synthesis tools. Which explain the roots of a lot of following points of this page.</p>
</div>
<div class="section" id="event-driven-paradigm-doesn-t-make-any-sense-for-rtl">
<h2>Event driven paradigm doesn’t make any sense for RTL<a class="headerlink" href="#event-driven-paradigm-doesn-t-make-any-sense-for-rtl" title="Permalink to this headline">¶</a></h2>
<p>When you think about it, describing digital hardware (RTL) by using process/always blocks doesn’t make any practical senses. Why do we have to worry about a sensitivity list? Why do we have to split our design between processes/always blocks of different natures (combinatorial logic / register without reset / register with async reset) ?</p>
<p>Example of VHDL/SpinalHDL equivalences:</p>
<p>VHDL :</p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="k">signal</span> <span class="n">mySignal</span> <span class="o">:</span> <span class="kt">std_logic</span><span class="p">;</span>
<span class="k">signal</span> <span class="n">myRegister</span> <span class="o">:</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
<span class="k">signal</span> <span class="n">myRegisterWithReset</span> <span class="o">:</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>

<span class="k">process</span><span class="p">(</span><span class="n">cond</span><span class="p">)</span>
<span class="k">begin</span>
    <span class="n">mySignal</span> <span class="o">&lt;=</span> <span class="sc">&#39;0&#39;</span><span class="p">;</span>
    <span class="k">if</span> <span class="n">cond</span> <span class="o">=</span> <span class="sc">&#39;1&#39;</span> <span class="k">then</span>
        <span class="n">mySignal</span> <span class="o">&lt;=</span> <span class="sc">&#39;1&#39;</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
<span class="k">end</span> <span class="k">process</span><span class="p">;</span>

<span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span>
<span class="k">begin</span>
    <span class="k">if</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span> <span class="k">then</span>
        <span class="k">if</span> <span class="n">cond</span> <span class="o">=</span> <span class="sc">&#39;1&#39;</span> <span class="k">then</span>
            <span class="n">myRegister</span> <span class="o">&lt;=</span> <span class="n">myRegister</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
        <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
<span class="k">end</span> <span class="k">process</span><span class="p">;</span>

<span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="n">reset</span><span class="p">)</span>
<span class="k">begin</span>
    <span class="k">if</span> <span class="n">reset</span> <span class="o">=</span> <span class="sc">&#39;1&#39;</span> <span class="k">then</span>
        <span class="n">myRegisterWithReset</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">;</span>
    <span class="k">elsif</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span> <span class="k">then</span>
        <span class="k">if</span> <span class="n">cond</span> <span class="o">=</span> <span class="sc">&#39;1&#39;</span> <span class="k">then</span>
            <span class="n">myRegisterWithReset</span> <span class="o">&lt;=</span> <span class="n">myRegisterWithReset</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
        <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
<span class="k">end</span> <span class="k">process</span><span class="p">;</span>
</pre></div>
</div>
<p>SpinalHDL :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">val</span> <span class="n">mySignal</span>             <span class="k">=</span> <span class="nc">Bool</span>
<span class="k">val</span> <span class="n">myRegister</span>           <span class="k">=</span> <span class="nc">Reg</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mi">4</span> <span class="n">bits</span><span class="o">))</span>
<span class="k">val</span> <span class="n">myRegisterWithReset</span>  <span class="k">=</span> <span class="nc">Reg</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mi">4</span> <span class="n">bits</span><span class="o">))</span> <span class="n">init</span><span class="o">(</span><span class="mi">0</span><span class="o">)</span>

<span class="n">mySignal</span> <span class="o">:=</span> <span class="nc">False</span>
<span class="n">when</span><span class="o">(</span><span class="n">cond</span><span class="o">)</span> <span class="o">{</span>
    <span class="n">mySignal</span>            <span class="o">:=</span> <span class="nc">True</span>
    <span class="n">myRegister</span>          <span class="o">:=</span> <span class="n">myRegister</span> <span class="o">+</span> <span class="mi">1</span>
    <span class="n">myRegisterWithReset</span> <span class="o">:=</span> <span class="n">myRegisterWithReset</span> <span class="o">+</span> <span class="mi">1</span>
<span class="o">}</span>
</pre></div>
</div>
<p>As for everything, you can get used to this event driven semantic, until you taste something better.</p>
</div>
<div class="section" id="recent-revision-of-vhdl-and-verilog-aren-t-usable">
<h2>Recent revision of VHDL and Verilog aren’t usable<a class="headerlink" href="#recent-revision-of-vhdl-and-verilog-aren-t-usable" title="Permalink to this headline">¶</a></h2>
<p>The EDA industry is really slow to implement VHDL 2008 and SystemVerilog synthesis capabilities in their tools. Additionally, when it’s done, it appear that only a constraining subset of the language is implemented (not talking about simulation features). It result that using any interesting feature of those language revision isn’t safe as</p>
<ul class="simple">
<li><p>It will probably make your code incompatible with many EDA tools</p></li>
<li><p>Others company will likely not accept your IP as their flow isn’t ready for it.</p></li>
</ul>
<p>Let’s me tell you that I’m tired to wait on expensive and closed source tools.</p>
</div>
<div class="section" id="recent-revisions-of-vhdl-and-verilog-aren-t-that-good">
<h2>Recent revisions of VHDL and Verilog aren’t that good.<a class="headerlink" href="#recent-revisions-of-vhdl-and-verilog-aren-t-that-good" title="Permalink to this headline">¶</a></h2>
<p>See VHDL 2008 parameterized packages and unconstrained records, sure it allow to write better VHDL sources, but from an OOP perspective they made me feel sick (See next topic for an SpinalHDL example).</p>
<p>And still those revisions doesn’t change the heart of those HDL issues: They are based on a event driven paradigm which doesn’t make sense to describe digital hardware.</p>
</div>
<div class="section" id="vhdl-records-verilog-struct-are-broken-systemverilog-is-good-on-this-if-you-can-use-it">
<h2>VHDL records, Verilog struct are broken (SystemVerilog is good on this, if you can use it)<a class="headerlink" href="#vhdl-records-verilog-struct-are-broken-systemverilog-is-good-on-this-if-you-can-use-it" title="Permalink to this headline">¶</a></h2>
<p>You can’t use them to define an interface, because you can’t define their internal signal directions. Even worst, you can’t give them construction parameters! So, define your RGB record/struct once, and hope you never have to use it with bigger/smaller color channels …</p>
<p>Also a fancy thing with VHDL is the fact that if you want to add an array of something into a component entity, you have to define the type of this array into a package … which can’t be parameterized…</p>
<p>A SpinalHDL APB3 bus definition:</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="c1">//Class which can be instantiated to represent a given APB3 configuration</span>
<span class="k">case</span> <span class="k">class</span> <span class="nc">Apb3Config</span><span class="o">(</span>
  <span class="n">addressWidth</span>  <span class="k">:</span> <span class="kt">Int</span><span class="o">,</span>
  <span class="n">dataWidth</span>     <span class="k">:</span> <span class="kt">Int</span><span class="o">,</span>
  <span class="n">selWidth</span>      <span class="k">:</span> <span class="kt">Int</span>     <span class="o">=</span> <span class="mi">1</span><span class="o">,</span>
  <span class="n">useSlaveError</span> <span class="k">:</span> <span class="kt">Boolean</span> <span class="o">=</span> <span class="kc">true</span>
<span class="o">)</span>

<span class="c1">//Class which can be instantiated to represent a given hardware APB3 bus</span>
<span class="k">case</span> <span class="k">class</span> <span class="nc">Apb3</span><span class="o">(</span><span class="n">config</span><span class="k">:</span> <span class="kt">Apb3Config</span><span class="o">)</span> <span class="k">extends</span> <span class="nc">Bundle</span> <span class="k">with</span> <span class="nc">IMasterSlave</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nc">PADDR</span>      <span class="k">=</span> <span class="nc">UInt</span><span class="o">(</span><span class="n">config</span><span class="o">.</span><span class="n">addressWidth</span> <span class="n">bit</span><span class="o">)</span>
  <span class="k">val</span> <span class="nc">PSEL</span>       <span class="k">=</span> <span class="nc">Bits</span><span class="o">(</span><span class="n">config</span><span class="o">.</span><span class="n">selWidth</span> <span class="n">bits</span><span class="o">)</span>
  <span class="k">val</span> <span class="nc">PENABLE</span>    <span class="k">=</span> <span class="nc">Bool</span>
  <span class="k">val</span> <span class="nc">PREADY</span>     <span class="k">=</span> <span class="nc">Bool</span>
  <span class="k">val</span> <span class="nc">PWRITE</span>     <span class="k">=</span> <span class="nc">Bool</span>
  <span class="k">val</span> <span class="nc">PWDATA</span>     <span class="k">=</span> <span class="nc">Bits</span><span class="o">(</span><span class="n">config</span><span class="o">.</span><span class="n">dataWidth</span> <span class="n">bit</span><span class="o">)</span>
  <span class="k">val</span> <span class="nc">PRDATA</span>     <span class="k">=</span> <span class="nc">Bits</span><span class="o">(</span><span class="n">config</span><span class="o">.</span><span class="n">dataWidth</span> <span class="n">bit</span><span class="o">)</span>
  <span class="k">val</span> <span class="nc">PSLVERROR</span>  <span class="k">=</span> <span class="k">if</span><span class="o">(</span><span class="n">config</span><span class="o">.</span><span class="n">useSlaveError</span><span class="o">)</span> <span class="nc">Bool</span> <span class="k">else</span> <span class="kc">null</span>  <span class="c1">//Optional signal</span>

  <span class="c1">//Can be used to setup a given APB3 bus into a master interface of the host component</span>
  <span class="k">override</span> <span class="k">def</span> <span class="n">asMaster</span><span class="o">()</span><span class="k">:</span> <span class="kt">Unit</span> <span class="o">=</span> <span class="o">{</span>
    <span class="n">out</span><span class="o">(</span><span class="nc">PADDR</span><span class="o">,</span><span class="nc">PSEL</span><span class="o">,</span><span class="nc">PENABLE</span><span class="o">,</span><span class="nc">PWRITE</span><span class="o">,</span><span class="nc">PWDATA</span><span class="o">)</span>
    <span class="n">in</span><span class="o">(</span><span class="nc">PREADY</span><span class="o">,</span><span class="nc">PRDATA</span><span class="o">)</span>
    <span class="k">if</span><span class="o">(</span><span class="n">config</span><span class="o">.</span><span class="n">useSlaveError</span><span class="o">)</span> <span class="n">in</span><span class="o">(</span><span class="nc">PSLVERROR</span><span class="o">)</span>
  <span class="o">}</span>
<span class="o">}</span>
</pre></div>
</div>
<p>Then about the VHDL 2008 partial solution and the SystemVerilog interface/modport, lucky you are if your EDA tools / company flow / company policy allow you to use them.</p>
</div>
<div class="section" id="vhdl-and-verilog-are-so-verbose">
<h2>VHDL and Verilog are so verbose<a class="headerlink" href="#vhdl-and-verilog-are-so-verbose" title="Permalink to this headline">¶</a></h2>
<p>Really, with VHDL and Verilog, when it start to be about component instanciation interconnection, the copypast good need to be invocated.</p>
<p>To understand it more deeply, there is an SpinalHDL example which do some peripherals instanciation and add the APB3 decoder required to access them.</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="c1">//Instanciate an AXI4 to APB3 bridge</span>
<span class="k">val</span> <span class="n">apbBridge</span> <span class="k">=</span> <span class="nc">Axi4ToApb3Bridge</span><span class="o">(</span>
  <span class="n">addressWidth</span> <span class="k">=</span> <span class="mi">20</span><span class="o">,</span>
  <span class="n">dataWidth</span>    <span class="k">=</span> <span class="mi">32</span><span class="o">,</span>
  <span class="n">idWidth</span>      <span class="k">=</span> <span class="mi">4</span>
<span class="o">)</span>

<span class="c1">//Instanciate some APB3 peripherals</span>
<span class="k">val</span> <span class="n">gpioACtrl</span> <span class="k">=</span> <span class="nc">Apb3Gpio</span><span class="o">(</span><span class="n">gpioWidth</span> <span class="k">=</span> <span class="mi">32</span><span class="o">)</span>
<span class="k">val</span> <span class="n">gpioBCtrl</span> <span class="k">=</span> <span class="nc">Apb3Gpio</span><span class="o">(</span><span class="n">gpioWidth</span> <span class="k">=</span> <span class="mi">32</span><span class="o">)</span>
<span class="k">val</span> <span class="n">timerCtrl</span> <span class="k">=</span> <span class="nc">PinsecTimerCtrl</span><span class="o">()</span>
<span class="k">val</span> <span class="n">uartCtrl</span> <span class="k">=</span> <span class="nc">Apb3UartCtrl</span><span class="o">(</span><span class="n">uartCtrlConfig</span><span class="o">)</span>
<span class="k">val</span> <span class="n">vgaCtrl</span> <span class="k">=</span> <span class="nc">Axi4VgaCtrl</span><span class="o">(</span><span class="n">vgaCtrlConfig</span><span class="o">)</span>

<span class="c1">//Instanciate an APB3 decoder</span>
<span class="c1">//- Drived by the apbBridge</span>
<span class="c1">//- Map each peripherals in a memory region</span>
<span class="k">val</span> <span class="n">apbDecoder</span> <span class="k">=</span> <span class="nc">Apb3Decoder</span><span class="o">(</span>
  <span class="n">master</span> <span class="k">=</span> <span class="n">apbBridge</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">apb</span><span class="o">,</span>
  <span class="n">slaves</span> <span class="k">=</span> <span class="nc">List</span><span class="o">(</span>
    <span class="n">gpioACtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">apb</span> <span class="o">-&gt;</span> <span class="o">(</span><span class="mh">0x00000</span><span class="o">,</span> <span class="mi">4</span> <span class="n">kB</span><span class="o">),</span>
    <span class="n">gpioBCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">apb</span> <span class="o">-&gt;</span> <span class="o">(</span><span class="mh">0x01000</span><span class="o">,</span> <span class="mi">4</span> <span class="n">kB</span><span class="o">),</span>
    <span class="n">uartCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">apb</span>  <span class="o">-&gt;</span> <span class="o">(</span><span class="mh">0x10000</span><span class="o">,</span> <span class="mi">4</span> <span class="n">kB</span><span class="o">),</span>
    <span class="n">timerCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">apb</span> <span class="o">-&gt;</span> <span class="o">(</span><span class="mh">0x20000</span><span class="o">,</span> <span class="mi">4</span> <span class="n">kB</span><span class="o">),</span>
    <span class="n">vgaCtrl</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">apb</span>   <span class="o">-&gt;</span> <span class="o">(</span><span class="mh">0x30000</span><span class="o">,</span> <span class="mi">4</span> <span class="n">kB</span><span class="o">)</span>
  <span class="o">)</span>
<span class="o">)</span>
</pre></div>
</div>
<p>And done, that’s all, you don’t have to bind each signal one by one when you instantiate a module/component because you can access their interfaces in a object oriented manner.</p>
<p>Also about VHDL/Verilog struct/records, i would just say that they are really dirty tricks, without true parameterization and reusability capabilities, some crutch which try to hide the fact that those languages were poorly designed.</p>
</div>
<div class="section" id="meta-hardware-description-capabilities">
<h2>Meta Hardware Description capabilities<a class="headerlink" href="#meta-hardware-description-capabilities" title="Permalink to this headline">¶</a></h2>
<p>Ok, this is a big chunk. Basically VHDL/Verilog/SystemVerilog will give you some elaboration tools which aren’t directly mapped into hardware as loops / generate statements / macro / function / procedure / task. But that’s all.</p>
<p>And even them are really limited. As instance why you can’t define process/always/component/module blocks into a task/procedure? It is really a bottleneck for many fancy things. What if you can call a user defined task/procedure on a bus like that: myHandshakeBus.queue(depth=64) ? Wouldn’t it be nice and safe to use?</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="c1">//Define the concept of handshake bus</span>
<span class="k">class</span> <span class="nc">Stream</span><span class="o">[</span><span class="kt">T</span> <span class="k">&lt;:</span> <span class="kt">Data</span><span class="o">](</span><span class="n">dataType</span><span class="k">:</span>  <span class="kt">T</span><span class="o">)</span> <span class="k">extends</span> <span class="nc">Bundle</span> <span class="o">{</span>
  <span class="k">val</span> <span class="n">valid</span>   <span class="k">=</span> <span class="nc">Bool</span>
  <span class="k">val</span> <span class="n">ready</span>   <span class="k">=</span> <span class="nc">Bool</span>
  <span class="k">val</span> <span class="n">payload</span> <span class="k">=</span> <span class="n">cloneOf</span><span class="o">(</span><span class="n">dataType</span><span class="o">)</span>

  <span class="c1">//Define an operator to connect the left operand (this) to the right operand (that)</span>
  <span class="k">def</span> <span class="o">&gt;&gt;(</span><span class="n">that</span><span class="k">:</span> <span class="kt">Stream</span><span class="o">[</span><span class="kt">T</span><span class="o">])</span><span class="k">:</span> <span class="kt">Unit</span> <span class="o">=</span> <span class="o">{</span>
    <span class="k">this</span><span class="o">.</span><span class="n">valid</span> <span class="o">:=</span> <span class="n">that</span><span class="o">.</span><span class="n">valid</span>
    <span class="n">that</span><span class="o">.</span><span class="n">ready</span> <span class="o">:=</span> <span class="k">this</span><span class="o">.</span><span class="n">ready</span>
    <span class="k">this</span><span class="o">.</span><span class="n">payload</span> <span class="o">:=</span> <span class="n">that</span><span class="o">.</span><span class="n">payload</span>
  <span class="o">}</span>

  <span class="c1">//Return a Stream connected to this via a FIFO of depth elements</span>
  <span class="k">def</span> <span class="n">queue</span><span class="o">(</span><span class="n">depth</span><span class="k">:</span> <span class="kt">Int</span><span class="o">)</span><span class="k">:</span> <span class="kt">Stream</span><span class="o">[</span><span class="kt">T</span><span class="o">]</span> <span class="k">=</span> <span class="o">{</span>
    <span class="k">val</span> <span class="n">fifo</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">StreamFifo</span><span class="o">(</span><span class="n">dataType</span><span class="o">,</span> <span class="n">depth</span><span class="o">)</span>
    <span class="k">this</span> <span class="o">&gt;&gt;</span> <span class="n">fifo</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">push</span>
    <span class="k">return</span> <span class="n">fifo</span><span class="o">.</span><span class="n">io</span><span class="o">.</span><span class="n">pop</span>
  <span class="o">}</span>
<span class="o">}</span>
</pre></div>
</div>
<p>Then let’s see further, imagine you want define a state machine, you will have to write raw VHDL/Verilog with some switch statements to do it. You can’t define kind of “StateMachine” abstraction which would give you a fancy syntax to define them, instead you will have to use a third party tool to draw your state machine and then generate your VHDL/Verilog equivalent code. Which is really messy anyway.</p>
<p>So by meta-hardware description capabilities, i mean the fact that by using raw SpinalHDL syntax, you can define tools which then allow you to define things in abstracts ways, as for state-machine.</p>
<p>There is an simple example of the usage of a state-machine abstraction defined on the top of SpinalHDL :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="c1">//Define a new state machine</span>
<span class="k">val</span> <span class="n">fsm</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">StateMachine</span><span class="o">{</span>
  <span class="c1">//Define all states</span>
  <span class="k">val</span> <span class="n">stateA</span><span class="o">,</span> <span class="n">stateB</span><span class="o">,</span> <span class="n">stateC</span> <span class="k">=</span> <span class="k">new</span> <span class="nc">State</span>

  <span class="c1">//Set the state machine entry point</span>
  <span class="n">setEntry</span><span class="o">(</span><span class="n">stateA</span><span class="o">)</span>

  <span class="c1">//Define a register used into the state machine</span>
  <span class="k">val</span> <span class="n">counter</span> <span class="k">=</span> <span class="nc">Reg</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="mi">8</span> <span class="n">bits</span><span class="o">))</span> <span class="n">init</span> <span class="o">(</span><span class="mi">0</span><span class="o">)</span>

  <span class="c1">//Define the state machine behavioural</span>
  <span class="n">stateA</span><span class="o">.</span><span class="n">whenIsActive</span> <span class="o">(</span><span class="n">goto</span><span class="o">(</span><span class="n">stateB</span><span class="o">))</span>

  <span class="n">stateB</span><span class="o">.</span><span class="n">onEntry</span><span class="o">(</span><span class="n">counter</span> <span class="o">:=</span> <span class="mi">0</span><span class="o">)</span>
  <span class="n">stateB</span><span class="o">.</span><span class="n">onExit</span><span class="o">(</span><span class="n">io</span><span class="o">.</span><span class="n">result</span> <span class="o">:=</span> <span class="nc">True</span><span class="o">)</span>
  <span class="n">stateB</span><span class="o">.</span><span class="n">whenIsActive</span> <span class="o">{</span>
    <span class="n">counter</span> <span class="o">:=</span> <span class="n">counter</span> <span class="o">+</span> <span class="mi">1</span>
    <span class="n">when</span><span class="o">(</span><span class="n">counter</span> <span class="o">===</span> <span class="mi">4</span><span class="o">){</span>
      <span class="n">goto</span><span class="o">(</span><span class="n">stateC</span><span class="o">)</span>
    <span class="o">}</span>
  <span class="o">}</span>

  <span class="n">stateC</span><span class="o">.</span><span class="n">whenIsActive</span> <span class="o">(</span><span class="n">goto</span><span class="o">(</span><span class="n">stateA</span><span class="o">))</span>
<span class="o">}</span>
</pre></div>
</div>
<p>Also imagine you want to generate the instruction decoding of your CPU, it could require some fancy elaboration time algorithms to generate the less logic possible. But in VHDL/Verilog/SystemVerilog, your only option to do this kind of things is to write a script which generates the .vhd .v that you want.</p>
<p>There is really much to say about meta-hardware-description, but the only true way to understand it and get its realy taste is to experiment it. The goal with it is stopping playing with wires and gates as monkeys, starting taking some distance with that low level stuff, thinking big and reusable.</p>
</div>
</div>

    <script type="text/javascript">
        function init() {
            WaveDrom.ProcessAll();
        }
        window.onload = init;
    </script>

           </div>
           
          </div>
          <footer>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2018, SpinalHDL

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>