;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB #-200, 46
	JMP 9, @140
	SUB @-127, 100
	JMN <124, 105
	SUB @124, 106
	SLT 920, @12
	SLT 920, @12
	SUB #0, -0
	MOV -4, <-20
	CMP #-200, 46
	JMZ 0, #14
	MOV -4, <-20
	SUB @-127, 100
	SUB @121, @106
	ADD #270, <-1
	SUB 920, @12
	SLT 920, @12
	SUB @0, @2
	SUB #0, -0
	SUB @121, @106
	SUB @-127, 100
	SPL -207, @-120
	SPL 0, <-2
	SUB @-127, 100
	SUB @-127, 100
	SUB -207, <-120
	MOV -11, <-20
	SUB @124, 106
	JMZ @290, 94
	MOV -4, <-20
	ADD 130, 9
	JMZ @290, 94
	SPL 0, <2
	ADD #270, <-1
	SPL 30, 9
	SUB 920, @12
	SPL 0, <2
	JMP 9, @140
	MOV 0, 110
	SPL 0, <-2
	JMZ 0, #14
	SPL 0, <-2
	JMP -1, #-220
	JMZ 0, #14
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
