
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100315                       # Number of seconds simulated
sim_ticks                                100314519132                       # Number of ticks simulated
final_tick                               627308416410                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128198                       # Simulator instruction rate (inst/s)
host_op_rate                                   161527                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5839441                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903332                       # Number of bytes of host memory used
host_seconds                                 17178.79                       # Real time elapsed on the host
sim_insts                                  2202287503                       # Number of instructions simulated
sim_ops                                    2774839968                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1582592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       244352                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1830400                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       741120                       # Number of bytes written to this memory
system.physmem.bytes_written::total            741120                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12364                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1909                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14300                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5790                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5790                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16588                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15776301                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2435859                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                18246611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16588                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17864                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              34452                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7387963                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7387963                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7387963                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16588                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15776301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2435859                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               25634574                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               240562397                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21951967                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17783610                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015980                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8974521                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8288752                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2467055                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91257                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185710777                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121974576                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21951967                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10755807                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26727023                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6179273                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4071481                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11627284                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2016884                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220626679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.679440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.051777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193899656     87.89%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2485899      1.13%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1961466      0.89%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4593640      2.08%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          998671      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1556488      0.71%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1184534      0.54%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          742144      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13204181      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220626679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091253                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.507039                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183645549                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6196095                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26622968                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        86378                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4075683                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3784632                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42296                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149613526                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        75798                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4075683                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184148463                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1599730                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3187047                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26176178                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1439572                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149477043                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        22292                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        275657                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       538504                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       186878                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210261686                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697477693                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697477693                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39566168                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        38001                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21459                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4718322                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14547048                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7221327                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134669                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1600252                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148406715                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37988                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139382374                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       143639                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24826200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51632729                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4920                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220626679                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.631757                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.302853                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160547731     72.77%     72.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25741816     11.67%     84.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12488228      5.66%     90.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8338210      3.78%     93.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7728912      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2594318      1.18%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2679111      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379256      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129097      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220626679                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400777     59.02%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        139224     20.50%     79.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       139067     20.48%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117066824     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113234      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13022948      9.34%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7162834      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139382374                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.579402                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             679068                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004872                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500214132                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173271376                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135808425                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140061442                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       349714                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3313111                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1029                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          473                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       195601                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4075683                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1050615                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        96535                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148444703                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9891                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14547048                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7221327                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21454                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         81805                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          473                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1099911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1141015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2240926                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136842187                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12574909                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2540185                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19736391                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19401208                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7161482                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.568843                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135809117                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135808425                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80431456                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222016378                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.564546                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362277                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25636831                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2019844                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216550996                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.567115                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371494                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164967293     76.18%     76.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24280190     11.21%     87.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10607342      4.90%     92.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6013703      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4362288      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1711008      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324702      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954764      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2329706      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216550996                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2329706                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362667504                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300968211                       # The number of ROB writes
system.switch_cpus0.timesIdled                3015668                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19935718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.405624                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.405624                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.415693                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.415693                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616376890                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189138086                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138152928                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               240562397                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21604598                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17731186                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2013441                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8832035                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8486683                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2149976                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94477                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    193383458                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118604657                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21604598                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10636659                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25565519                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5605713                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4955724                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11696240                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2004497                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    227479518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.639235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.002361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       201913999     88.76%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1921562      0.84%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3453956      1.52%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2034722      0.89%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1670824      0.73%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1463856      0.64%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          822971      0.36%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2042280      0.90%     94.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12155348      5.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    227479518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089809                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.493031                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       191768795                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6582576                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25490819                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        62719                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3574603                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3548637                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     145350831                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1230                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3574603                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       192070867                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         666754                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5026604                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25234930                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       905755                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     145298136                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         96917                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       522063                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    204736216                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    674352904                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    674352904                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173710889                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31025293                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34562                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17304                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2602560                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13453923                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7275300                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70826                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1658236                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         144171658                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34562                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137379050                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        60616                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17222076                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35693036                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    227479518                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.603918                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.290755                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    170274247     74.85%     74.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22758877     10.00%     84.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11912706      5.24%     90.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8414340      3.70%     93.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8389657      3.69%     97.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2991435      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2300839      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       268432      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       168985      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    227479518                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          50341     13.75%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162742     44.44%     58.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       153118     41.81%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115907729     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1886604      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17258      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12310543      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7256916      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137379050                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.571074                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             366201                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002666                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    502664434                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    161428536                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    135043774                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137745251                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       280277                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2166068                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        96998                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3574603                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         465882                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54868                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    144206220                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        83150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13453923                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7275300                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17304                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45518                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1157353                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1054029                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2211382                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135824464                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12220636                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1554585                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19477548                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19239755                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7256912                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.564612                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             135043834                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            135043774                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79021911                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        215209330                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.561367                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367186                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101000676                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124498115                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19708332                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34516                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2030531                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    223904915                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.556031                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.407763                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    173080131     77.30%     77.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24788210     11.07%     88.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9511488      4.25%     92.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5009279      2.24%     94.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4249896      1.90%     96.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2022622      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       952831      0.43%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1494252      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2796206      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    223904915                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101000676                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124498115                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18466154                       # Number of memory references committed
system.switch_cpus1.commit.loads             11287852                       # Number of loads committed
system.switch_cpus1.commit.membars              17258                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18063274                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112080548                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2575055                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2796206                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           365315156                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          291987519                       # The number of ROB writes
system.switch_cpus1.timesIdled                2848380                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13082879                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101000676                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124498115                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101000676                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.381790                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.381790                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.419852                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.419852                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       610753629                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      188649131                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      134657298                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34516                       # number of misc regfile writes
system.l20.replacements                         12377                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          918050                       # Total number of references to valid blocks.
system.l20.sampled_refs                         45145                       # Sample count of references to valid blocks.
system.l20.avg_refs                         20.335585                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         6835.604199                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.033008                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5161.195934                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst            88.375423                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         20670.791436                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.208606                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000367                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.157507                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002697                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.630822                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        60956                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  60956                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           24079                       # number of Writeback hits
system.l20.Writeback_hits::total                24079                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        60956                       # number of demand (read+write) hits
system.l20.demand_hits::total                   60956                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        60956                       # number of overall hits
system.l20.overall_hits::total                  60956                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12364                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12377                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12364                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12377                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12364                       # number of overall misses
system.l20.overall_misses::total                12377                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2424897                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2528562418                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2530987315                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2424897                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2528562418                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2530987315                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2424897                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2528562418                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2530987315                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73320                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73333                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        24079                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            24079                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73320                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73333                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73320                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73333                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.168631                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.168778                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.168631                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.168778                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.168631                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.168778                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 186530.538462                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 204510.062925                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 204491.178395                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 186530.538462                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 204510.062925                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 204491.178395                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 186530.538462                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 204510.062925                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 204491.178395                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4014                       # number of writebacks
system.l20.writebacks::total                     4014                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12364                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12377                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12364                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12377                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12364                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12377                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1645754                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1787219308                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1788865062                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1645754                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1787219308                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1788865062                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1645754                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1787219308                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1788865062                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168631                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.168778                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.168631                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.168778                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.168631                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.168778                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 126596.461538                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 144550.251375                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 144531.393876                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 126596.461538                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 144550.251375                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 144531.393876                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 126596.461538                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 144550.251375                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 144531.393876                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1923                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          388842                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34691                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.208728                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         9478.313280                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.996943                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   971.931539                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           156.228741                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         22147.529497                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.289255                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.029661                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.004768                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.675889                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        31303                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31304                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10452                       # number of Writeback hits
system.l21.Writeback_hits::total                10452                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        31303                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31304                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        31303                       # number of overall hits
system.l21.overall_hits::total                  31304                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1909                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1923                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1909                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1923                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1909                       # number of overall misses
system.l21.overall_misses::total                 1923                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2687984                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    389142453                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      391830437                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2687984                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    389142453                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       391830437                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2687984                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    389142453                       # number of overall miss cycles
system.l21.overall_miss_latency::total      391830437                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33212                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33227                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10452                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10452                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33212                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33227                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33212                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33227                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.057479                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.057875                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.057479                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.057875                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.057479                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.057875                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 191998.857143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203846.229963                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203759.977639                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 191998.857143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203846.229963                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203759.977639                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 191998.857143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203846.229963                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203759.977639                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1776                       # number of writebacks
system.l21.writebacks::total                     1776                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1909                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1923                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1909                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1923                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1909                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1923                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1844153                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    274304426                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    276148579                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1844153                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    274304426                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    276148579                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1844153                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    274304426                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    276148579                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.057479                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.057875                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.057479                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.057875                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.057479                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.057875                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131725.214286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143690.113148                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143603.005200                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131725.214286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143690.113148                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143603.005200                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131725.214286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143690.113148                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143603.005200                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996634                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011634892                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060356.195519                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996634                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11627268                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11627268                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11627268                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11627268                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11627268                       # number of overall hits
system.cpu0.icache.overall_hits::total       11627268                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3100377                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3100377                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3100377                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3100377                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3100377                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3100377                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11627284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11627284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11627284                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11627284                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11627284                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11627284                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 193773.562500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 193773.562500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 193773.562500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 193773.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 193773.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 193773.562500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2532797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2532797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2532797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2532797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2532797                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2532797                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 194830.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 194830.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 194830.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 194830.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 194830.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 194830.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73320                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179482529                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73576                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2439.416780                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.999849                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.000151                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902343                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097657                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9416732                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9416732                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21204                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21204                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16409390                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16409390                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16409390                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16409390                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       181298                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       181298                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       181298                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        181298                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       181298                       # number of overall misses
system.cpu0.dcache.overall_misses::total       181298                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  19205025010                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  19205025010                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19205025010                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19205025010                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19205025010                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19205025010                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9598030                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9598030                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21204                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21204                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16590688                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16590688                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16590688                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16590688                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018889                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018889                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010928                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010928                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010928                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010928                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 105930.705303                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 105930.705303                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 105930.705303                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 105930.705303                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 105930.705303                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 105930.705303                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24079                       # number of writebacks
system.cpu0.dcache.writebacks::total            24079                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107978                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107978                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107978                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107978                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107978                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107978                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73320                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73320                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73320                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73320                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73320                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73320                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6631059745                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6631059745                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6631059745                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6631059745                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6631059745                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6631059745                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007639                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007639                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004419                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004419                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004419                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004419                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90439.985611                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90439.985611                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90439.985611                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90439.985611                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90439.985611                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90439.985611                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.996888                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012990698                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2197376.785249                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996888                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024033                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738777                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11696223                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11696223                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11696223                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11696223                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11696223                       # number of overall hits
system.cpu1.icache.overall_hits::total       11696223                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3368803                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3368803                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3368803                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3368803                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3368803                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3368803                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11696240                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11696240                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11696240                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11696240                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11696240                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11696240                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 198164.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 198164.882353                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 198164.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 198164.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 198164.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 198164.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2869439                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2869439                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2869439                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2869439                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2869439                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2869439                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191295.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 191295.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 191295.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 191295.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 191295.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 191295.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33212                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162729295                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33468                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4862.235419                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.223237                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.776763                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903216                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096784                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9107072                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9107072                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7143786                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7143786                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17290                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17258                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17258                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16250858                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16250858                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16250858                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16250858                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85418                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85418                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85418                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85418                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85418                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85418                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7276650132                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7276650132                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7276650132                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7276650132                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7276650132                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7276650132                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9192490                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9192490                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7143786                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7143786                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17258                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17258                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16336276                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16336276                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16336276                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16336276                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009292                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009292                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005229                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005229                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005229                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005229                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 85188.720551                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85188.720551                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 85188.720551                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85188.720551                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 85188.720551                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85188.720551                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10452                       # number of writebacks
system.cpu1.dcache.writebacks::total            10452                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52206                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52206                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52206                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52206                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52206                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52206                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33212                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33212                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33212                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33212                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33212                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33212                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2449342704                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2449342704                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2449342704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2449342704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2449342704                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2449342704                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 73748.726484                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73748.726484                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 73748.726484                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73748.726484                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 73748.726484                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73748.726484                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
