/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.09
Build    : 1.2.1
Hash     : e3cf152
Date     : Sep 18 2024
Type     : Engineering
Log Time   : Wed Sep 18 10:56:27 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.09
Build    : 1.2.1
Hash     : e3cf152
Date     : Sep 18 2024
Type     : Engineering
Log Time   : Wed Sep 18 10:56:27 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 2b36bfab5, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/results_dir/stereovision2/run_1/synth_1_1/analysis/stereovision2_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_18_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_18_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_FAB'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_FAB'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/results_dir/.././rtl/stereovision2.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/results_dir/.././rtl/stereovision2.v' to AST representation.
Generating RTLIL representation for module `\stereovision2'.
Generating RTLIL representation for module `\h_fltr'.
Generating RTLIL representation for module `\steer_fltr'.
Generating RTLIL representation for module `\v_fltr_496x7'.
Generating RTLIL representation for module `\v_fltr_316x7'.
Generating RTLIL representation for module `\v_fltr_226x7'.
Generating RTLIL representation for module `\fltr_compute_f1'.
Generating RTLIL representation for module `\fltr_compute_f2'.
Generating RTLIL representation for module `\fltr_compute_f3'.
Generating RTLIL representation for module `\fltr_compute_h1'.
Generating RTLIL representation for module `\fltr_compute_h2'.
Generating RTLIL representation for module `\fltr_compute_h3'.
Generating RTLIL representation for module `\fltr_compute_h4'.
Generating RTLIL representation for module `\fifo496'.
Generating RTLIL representation for module `\fifo316'.
Generating RTLIL representation for module `\fifo226'.
Generating RTLIL representation for module `\port_bus_2to1'.
Generating RTLIL representation for module `\my_fir_f1'.
Generating RTLIL representation for module `\my_fir_f2'.
Generating RTLIL representation for module `\my_fir_f3'.
Generating RTLIL representation for module `\my_fir_h1'.
Generating RTLIL representation for module `\my_fir_h2'.
Generating RTLIL representation for module `\my_fir_h3'.
Generating RTLIL representation for module `\my_fir_h4'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top stereovision2' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \stereovision2
Used module:     \port_bus_2to1
Used module:     \h_fltr
Used module:         \steer_fltr
Used module:         \my_fir_h4
Used module:         \my_fir_h3
Used module:         \my_fir_h2
Used module:         \my_fir_h1
Used module:         \my_fir_f3
Used module:         \my_fir_f2
Used module:         \my_fir_f1
Used module:     \v_fltr_226x7
Used module:         \fltr_compute_h4
Used module:         \fltr_compute_h3
Used module:         \fltr_compute_h2
Used module:         \fltr_compute_h1
Used module:         \fltr_compute_f3
Used module:         \fltr_compute_f2
Used module:         \fltr_compute_f1
Used module:         \fifo226
Used module:     \v_fltr_316x7
Used module:         \fifo316
Used module:     \v_fltr_496x7
Used module:         \fifo496

3.2. Analyzing design hierarchy..
Top module:  \stereovision2
Used module:     \port_bus_2to1
Used module:     \h_fltr
Used module:         \steer_fltr
Used module:         \my_fir_h4
Used module:         \my_fir_h3
Used module:         \my_fir_h2
Used module:         \my_fir_h1
Used module:         \my_fir_f3
Used module:         \my_fir_f2
Used module:         \my_fir_f1
Used module:     \v_fltr_226x7
Used module:         \fltr_compute_h4
Used module:         \fltr_compute_h3
Used module:         \fltr_compute_h2
Used module:         \fltr_compute_h1
Used module:         \fltr_compute_f3
Used module:         \fltr_compute_f2
Used module:         \fltr_compute_f1
Used module:         \fifo226
Used module:     \v_fltr_316x7
Used module:         \fifo316
Used module:     \v_fltr_496x7
Used module:         \fifo496
Removed 0 unused modules.
Mapping positional arguments of cell v_fltr_226x7.inst_fltr_compute_h4 (fltr_compute_h4).
Mapping positional arguments of cell v_fltr_226x7.inst_fltr_compute_h3 (fltr_compute_h3).
Mapping positional arguments of cell v_fltr_226x7.inst_fltr_compute_h2 (fltr_compute_h2).
Mapping positional arguments of cell v_fltr_226x7.inst_fltr_compute_h1 (fltr_compute_h1).
Mapping positional arguments of cell v_fltr_226x7.inst_fltr_compute_f3 (fltr_compute_f3).
Mapping positional arguments of cell v_fltr_226x7.inst_fltr_compute_f2 (fltr_compute_f2).
Mapping positional arguments of cell v_fltr_226x7.inst_fltr_compute_f1 (fltr_compute_f1).
Mapping positional arguments of cell v_fltr_226x7.fifo6 (fifo226).
Mapping positional arguments of cell v_fltr_226x7.fifo5 (fifo226).
Mapping positional arguments of cell v_fltr_226x7.fifo4 (fifo226).
Mapping positional arguments of cell v_fltr_226x7.fifo3 (fifo226).
Mapping positional arguments of cell v_fltr_226x7.fifo2 (fifo226).
Mapping positional arguments of cell v_fltr_226x7.fifo1 (fifo226).
Mapping positional arguments of cell v_fltr_226x7.fifo0 (fifo226).
Mapping positional arguments of cell v_fltr_316x7.inst_fltr_compute_h4 (fltr_compute_h4).
Mapping positional arguments of cell v_fltr_316x7.inst_fltr_compute_h3 (fltr_compute_h3).
Mapping positional arguments of cell v_fltr_316x7.inst_fltr_compute_h2 (fltr_compute_h2).
Mapping positional arguments of cell v_fltr_316x7.inst_fltr_compute_h1 (fltr_compute_h1).
Mapping positional arguments of cell v_fltr_316x7.inst_fltr_compute_f3 (fltr_compute_f3).
Mapping positional arguments of cell v_fltr_316x7.inst_fltr_compute_f2 (fltr_compute_f2).
Mapping positional arguments of cell v_fltr_316x7.inst_fltr_compute_f1 (fltr_compute_f1).
Mapping positional arguments of cell v_fltr_316x7.fifo6 (fifo316).
Mapping positional arguments of cell v_fltr_316x7.fifo5 (fifo316).
Mapping positional arguments of cell v_fltr_316x7.fifo4 (fifo316).
Mapping positional arguments of cell v_fltr_316x7.fifo3 (fifo316).
Mapping positional arguments of cell v_fltr_316x7.fifo2 (fifo316).
Mapping positional arguments of cell v_fltr_316x7.fifo1 (fifo316).
Mapping positional arguments of cell v_fltr_316x7.fifo0 (fifo316).
Mapping positional arguments of cell v_fltr_496x7.inst_fltr_compute_h4 (fltr_compute_h4).
Mapping positional arguments of cell v_fltr_496x7.inst_fltr_compute_h3 (fltr_compute_h3).
Mapping positional arguments of cell v_fltr_496x7.inst_fltr_compute_h2 (fltr_compute_h2).
Mapping positional arguments of cell v_fltr_496x7.inst_fltr_compute_h1 (fltr_compute_h1).
Mapping positional arguments of cell v_fltr_496x7.inst_fltr_compute_f3 (fltr_compute_f3).
Mapping positional arguments of cell v_fltr_496x7.inst_fltr_compute_f2 (fltr_compute_f2).
Mapping positional arguments of cell v_fltr_496x7.inst_fltr_compute_f1 (fltr_compute_f1).
Mapping positional arguments of cell v_fltr_496x7.fifo6 (fifo496).
Mapping positional arguments of cell v_fltr_496x7.fifo5 (fifo496).
Mapping positional arguments of cell v_fltr_496x7.fifo4 (fifo496).
Mapping positional arguments of cell v_fltr_496x7.fifo3 (fifo496).
Mapping positional arguments of cell v_fltr_496x7.fifo2 (fifo496).
Mapping positional arguments of cell v_fltr_496x7.fifo1 (fifo496).
Mapping positional arguments of cell v_fltr_496x7.fifo0 (fifo496).
Mapping positional arguments of cell h_fltr.my_steer_fltr_inst (steer_fltr).
Mapping positional arguments of cell h_fltr.your_instance_name_h4 (my_fir_h4).
Mapping positional arguments of cell h_fltr.your_instance_name_h3 (my_fir_h3).
Mapping positional arguments of cell h_fltr.your_instance_name_h2 (my_fir_h2).
Mapping positional arguments of cell h_fltr.your_instance_name_h1 (my_fir_h1).
Mapping positional arguments of cell h_fltr.your_instance_name_f3 (my_fir_f3).
Mapping positional arguments of cell h_fltr.your_instance_name_f2 (my_fir_f2).
Mapping positional arguments of cell h_fltr.your_instance_name_f1 (my_fir_f1).
Mapping positional arguments of cell stereovision2.port_bus_2to1_inst (port_bus_2to1).
Mapping positional arguments of cell stereovision2.h_fltr_4_right (h_fltr).
Mapping positional arguments of cell stereovision2.h_fltr_2_right (h_fltr).
Mapping positional arguments of cell stereovision2.h_fltr_1_right (h_fltr).
Mapping positional arguments of cell stereovision2.v_fltr_4_right (v_fltr_226x7).
Mapping positional arguments of cell stereovision2.v_fltr_2_right (v_fltr_316x7).
Mapping positional arguments of cell stereovision2.v_fltr_1_right (v_fltr_496x7).
Mapping positional arguments of cell stereovision2.h_fltr_4_left (h_fltr).
Mapping positional arguments of cell stereovision2.h_fltr_2_left (h_fltr).
Mapping positional arguments of cell stereovision2.h_fltr_1_left (h_fltr).
Mapping positional arguments of cell stereovision2.v_fltr_4_left (v_fltr_226x7).
Mapping positional arguments of cell stereovision2.v_fltr_2_left (v_fltr_316x7).
Mapping positional arguments of cell stereovision2.v_fltr_1_left (v_fltr_496x7).

Dumping file hier_info.json ...
 Process module "fifo226"
 Process module "fifo316"
 Process module "fifo496"
 Process module "fltr_compute_f1"
 Process module "fltr_compute_f2"
 Process module "fltr_compute_f3"
 Process module "fltr_compute_h1"
 Process module "fltr_compute_h2"
 Process module "fltr_compute_h3"
 Process module "fltr_compute_h4"
 Process module "h_fltr"
 Process module "my_fir_f1"
 Process module "my_fir_f2"
 Process module "my_fir_f3"
 Process module "my_fir_h1"
 Process module "my_fir_h2"
 Process module "my_fir_h3"
 Process module "my_fir_h4"
 Process module "port_bus_2to1"
 Process module "steer_fltr"
 Process module "v_fltr_226x7"
 Process module "v_fltr_316x7"
 Process module "v_fltr_496x7"
Dumping file port_info.json ...

End of script. Logfile hash: b86ae1ffb8, CPU: user 0.19s system 0.03s, MEM: 16.25 MB peak
Yosys 0.38 (git sha1 2b36bfab5, gcc 11.2.1 -fPIC -Os)
Time spent: 93% 4x read_verilog (0 sec), 4% 1x analyze (0 sec), ...
