

================================================================
== Vitis HLS Report for 'ConvertWeightToStream'
================================================================
* Date:           Tue Feb 25 14:23:48 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1038|     9230|  10.380 us|  92.300 us|  1038|  9230|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 6 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.20>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_mm_w, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_BUS, void @empty_20, i32 0, i32 0, void @empty_12, i32 0, i32 5000, void @empty_15, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %CONV_BUS, void @empty_20, i32 0, i32 0, void @empty_12, i32 0, i32 5000, void @empty_9, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mode_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mode" [tools.cpp:215]   --->   Operation 14 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%M_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %M" [tools.cpp:215]   --->   Operation 15 'read' 'M_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K" [tools.cpp:215]   --->   Operation 16 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N" [tools.cpp:215]   --->   Operation 17 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%R_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %R" [tools.cpp:215]   --->   Operation 18 'read' 'R_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%MM_Weight_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %MM_Weight" [tools.cpp:215]   --->   Operation 19 'read' 'MM_Weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%Conv_Weight_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Conv_Weight" [tools.cpp:215]   --->   Operation 20 'read' 'Conv_Weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %M_read, i32 4, i32 31" [tools.cpp:218]   --->   Operation 21 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln218 = br i1 %mode_read, void %VITIS_LOOP_243_5, void %VITIS_LOOP_221_1" [tools.cpp:218]   --->   Operation 22 'br' 'br_ln218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%div43_cast = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %R_read, i32 4, i32 31" [tools.cpp:215]   --->   Operation 23 'partselect' 'div43_cast' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cast37 = zext i28 %trunc_ln" [tools.cpp:218]   --->   Operation 24 'zext' 'cast37' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cast38 = zext i32 %N_read" [tools.cpp:215]   --->   Operation 25 'zext' 'cast38' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.73ns)   --->   "%bound39 = mul i60 %cast37, i60 %cast38" [tools.cpp:218]   --->   Operation 26 'mul' 'bound39' <Predicate = (!mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%cast44 = zext i28 %div43_cast" [tools.cpp:215]   --->   Operation 27 'zext' 'cast44' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%cast45 = zext i60 %bound39" [tools.cpp:218]   --->   Operation 28 'zext' 'cast45' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.47ns)   --->   "%bound46 = mul i88 %cast44, i88 %cast45" [tools.cpp:215]   --->   Operation 29 'mul' 'bound46' <Predicate = (!mode_read)> <Delay = 3.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_358 = wait i32 @_ssdm_op_Wait"   --->   Operation 30 'wait' 'empty_358' <Predicate = (!mode_read)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.73ns)   --->   "%tmp = mul i32 %K_read, i32 %N_read" [tools.cpp:215]   --->   Operation 31 'mul' 'tmp' <Predicate = (mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.73ns)   --->   "%mul11 = mul i32 %tmp, i32 %K_read" [tools.cpp:215]   --->   Operation 32 'mul' 'mul11' <Predicate = (mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul11, i32 4, i32 31" [tools.cpp:215]   --->   Operation 33 'partselect' 'tmp_25' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_357 = wait i32 @_ssdm_op_Wait"   --->   Operation 34 'wait' 'empty_357' <Predicate = (mode_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln215 = call void @ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_, i88 %bound46, i128 %fifo_mm_w, i32 %N_read, i60 %bound39, i64 %MM_Weight_read, i128 %MM_BUS" [tools.cpp:215]   --->   Operation 35 'call' 'call_ln215' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln215 = call void @ConvertWeightToStream_Pipeline_VITIS_LOOP_243_5_VITIS_LOOP_246_6_VITIS_LOOP_249_, i88 %bound46, i128 %fifo_mm_w, i32 %N_read, i60 %bound39, i64 %MM_Weight_read, i128 %MM_BUS" [tools.cpp:215]   --->   Operation 36 'call' 'call_ln215' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 6.65>
ST_4 : Operation 38 [1/1] (0.77ns)   --->   "%icmp = icmp_ne  i28 %tmp_25, i28 0" [tools.cpp:215]   --->   Operation 38 'icmp' 'icmp' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %tmp_25, i2 0" [tools.cpp:221]   --->   Operation 39 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%cast = zext i32 %R_read" [tools.cpp:215]   --->   Operation 40 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%cast1 = zext i30 %and_ln" [tools.cpp:221]   --->   Operation 41 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.73ns)   --->   "%bound = mul i62 %cast, i62 %cast1" [tools.cpp:215]   --->   Operation 42 'mul' 'bound' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %bound, i2 0" [tools.cpp:215]   --->   Operation 43 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln_cast = zext i28 %trunc_ln" [tools.cpp:218]   --->   Operation 44 'zext' 'trunc_ln_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_131_cast = zext i64 %tmp_s" [tools.cpp:215]   --->   Operation 45 'zext' 'tmp_131_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.92ns)   --->   "%bound17 = mul i92 %trunc_ln_cast, i92 %tmp_131_cast" [tools.cpp:218]   --->   Operation 46 'mul' 'bound17' <Predicate = true> <Delay = 3.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 2> <Delay = 0.25>
ST_5 : Operation 47 [1/1] (0.25ns)   --->   "%empty = select i1 %icmp, i30 %and_ln, i30 0" [tools.cpp:215]   --->   Operation 47 'select' 'empty' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln218 = call void @ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_, i92 %bound17, i128 %fifo_conv_w_0, i30 %empty, i64 %tmp_s, i30 %and_ln, i62 %bound, i32 %mul11, i64 %Conv_Weight_read, i128 %CONV_BUS, i128 %fifo_conv_w_1, i128 %fifo_conv_w_2, i128 %fifo_conv_w_3" [tools.cpp:218]   --->   Operation 48 'call' 'call_ln218' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln218 = call void @ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_, i92 %bound17, i128 %fifo_conv_w_0, i30 %empty, i64 %tmp_s, i30 %and_ln, i62 %bound, i32 %mul11, i64 %Conv_Weight_read, i128 %CONV_BUS, i128 %fifo_conv_w_1, i128 %fifo_conv_w_2, i128 %fifo_conv_w_3" [tools.cpp:218]   --->   Operation 49 'call' 'call_ln218' <Predicate = (mode_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 50 'br' 'br_ln0' <Predicate = (mode_read)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln259 = ret" [tools.cpp:259]   --->   Operation 51 'ret' 'ret_ln259' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.200ns
The critical path consists of the following:
	wire read operation ('M_read', tools.cpp:215) on port 'M' (tools.cpp:215) [23]  (0.000 ns)
	'mul' operation 60 bit ('bound39', tools.cpp:218) [35]  (2.730 ns)
	'mul' operation 88 bit ('bound46', tools.cpp:215) [38]  (3.470 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 6.650ns
The critical path consists of the following:
	'mul' operation 62 bit ('bound', tools.cpp:215) [51]  (2.730 ns)
	'mul' operation 92 bit ('bound17', tools.cpp:218) [55]  (3.920 ns)

 <State 5>: 0.257ns
The critical path consists of the following:
	'select' operation 30 bit ('empty', tools.cpp:215) [48]  (0.257 ns)

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
