module i_byteNegator(
	input byteN,
	input [7:0] byteOut,
	input DEFAULT_CLOCK,
	input DEFAULT_RESET,
	input [7:0]	byteIn
);

assert property(@(posedge clk) (byteN) |-> (byteOut == ~byteIn)); assert property(@(posedge clk) (!byteN) |-> (byteOut == byteIn));
endmodule