
/usr/bin/time -v /home/cunxi/cunxi/tools/vtr-verilog-to-routing/vtr_flow/../vpr/vpr k6_frac_N10_frac_chain_mem32K_40nm.xml dscg --route --analysis --circuit_file dscg.pre-vpr.blif --route_chan_width 98 --max_router_iterations 50 --cluster_seed_type blend --gen_post_synthesis_netlist off --routing_budgets_algorithm disable
VPR FPGA Placement and Routing.
Version: 8.0.0-rc1+unkown
Revision: v8.0.0-rc1-978-g80ae77e
Compiled: 2019-09-25T16:06:48
Compiler: GNU 4.9.2 on Linux-3.10.0-1062.1.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/cunxi/cunxi/tools/vtr-verilog-to-routing/vtr_flow/../vpr/vpr k6_frac_N10_frac_chain_mem32K_40nm.xml dscg --route --analysis --circuit_file dscg.pre-vpr.blif --route_chan_width 98 --max_router_iterations 50 --cluster_seed_type blend --gen_post_synthesis_netlist off --routing_budgets_algorithm disable


Architecture file: k6_frac_N10_frac_chain_mem32K_40nm.xml
Circuit name: dscg

# Loading Architecture Description
# Loading Architecture Description took 0.00 seconds (max_rss 3.2 MiB, delta_rss +1.1 MiB)
# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.02 seconds (max_rss 9.6 MiB, delta_rss +6.3 MiB)
# Load circuit
Found constant-zero generator 'dscg.add1_add.u1^fracta_out~0_FF'
Found constant-zero generator 'dscg.add1_add.u1^fracta_out~1_FF'
Found constant-zero generator 'dscg.add1_add.u1^fracta_out~2_FF'
Found constant-zero generator 'gnd'
Found constant-one generator 'vcc'
Found constant-zero generator 'dscg.s1_out_add.u1^fracta_out~0_FF'
Found constant-zero generator 'dscg.s1_out_add.u1^fracta_out~1_FF'
Found constant-zero generator 'dscg.s1_out_add.u1^fracta_out~2_FF'
Found constant-zero generator 'unconn'
Found constant-zero generator 'dscg.sub5_add.u1^fracta_out~0_FF'
Found constant-zero generator 'dscg.sub5_add.u1^fracta_out~1_FF'
Found constant-zero generator 'dscg.sub5_add.u1^fracta_out~2_FF'
Found constant-zero generator 'dscg.s2_out_add.u1^fracta_out~0_FF'
Found constant-zero generator 'dscg.s2_out_add.u1^fracta_out~1_FF'
Found constant-zero generator 'dscg.s2_out_add.u1^fracta_out~2_FF'
Found constant-one generator 'n19123_1'
# Load circuit took 0.15 seconds (max_rss 39.7 MiB, delta_rss +30.1 MiB)
# Clean circuit
Absorbing 2124 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  468 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 3307
Swept block(s)      : 1686
Constant Pins Marked: 468
# Clean circuit took 0.12 seconds (max_rss 39.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.02 seconds (max_rss 39.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 39.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 10505
    .input  :     129
    .latch  :    2197
    .output :      64
    0-LUT   :      15
    6-LUT   :    7076
    adder   :    1020
    multiply:       4
  Nets  : 11489
    Avg Fanout:     3.3
    Max Fanout:  2197.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 49755
  Timing Graph Edges: 88072
  Timing Graph Levels: 118
# Build Timing Graph took 0.06 seconds (max_rss 41.5 MiB, delta_rss +1.8 MiB)
Netlist contains 1 clocks
  Netlist Clock 'dscg^clock' Fanout: 2197 pins (4.4%), 2197 blocks (20.9%)
# Load Timing Constraints

SDC file 'dscg.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'dscg^clock'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'dscg^clock' Source: 'dscg^clock.inpad[0]'

# Load Timing Constraints took 0.01 seconds (max_rss 41.5 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: dscg.net
Circuit placement file: dscg.place
Circuit routing file: dscg.route
Circuit SDC file: dscg.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 98
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 98
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'dscg.net'.
Detected 15 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 1.1 seconds).
Warning 2: Treated 16 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load Packing took 1.14 seconds (max_rss 143.6 MiB, delta_rss +102.0 MiB)
Warning 3: Netlist contains 214 global net to non-global architecture pin connections

Netlist num_nets: 6693
Netlist num_blocks: 914
Netlist EMPTY blocks: 0.
Netlist io blocks: 193.
Netlist clb blocks: 717.
Netlist mult_36 blocks: 4.
Netlist memory blocks: 0.
Netlist inputs pins: 129
Netlist output pins: 64

# Create Device
## Build Device Grid
FPGA sized to 34 x 34: 1156 grid tiles (auto)

Resource usage...
	Netlist      0	blocks of type: EMPTY
	Architecture 0	blocks of type: EMPTY
	Netlist      193	blocks of type: io
	Architecture 1024	blocks of type: io
	Netlist      717	blocks of type: clb
	Architecture 768	blocks of type: clb
	Netlist      4	blocks of type: mult_36
	Architecture 32	blocks of type: mult_36
	Netlist      0	blocks of type: memory
	Architecture 20	blocks of type: memory

Device Utilization: 0.65 (target 1.00)
	Block Utilization: 0.00 Type: EMPTY
	Block Utilization: 0.19 Type: io
	Block Utilization: 0.93 Type: clb
	Block Utilization: 0.12 Type: mult_36
	Block Utilization: 0.00 Type: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.01 seconds (max_rss 143.6 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
Warning 4: in check_rr_node: RR node: 4045 type: OPIN location: (1,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 5: in check_rr_node: RR node: 8919 type: OPIN location: (3,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 6: in check_rr_node: RR node: 11943 type: OPIN location: (4,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 7: in check_rr_node: RR node: 14967 type: OPIN location: (5,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 8: in check_rr_node: RR node: 20535 type: OPIN location: (7,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 9: in check_rr_node: RR node: 23559 type: OPIN location: (8,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 10: in check_rr_node: RR node: 26583 type: OPIN location: (9,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 11: in check_rr_node: RR node: 31457 type: OPIN location: (11,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 12: in check_rr_node: RR node: 34481 type: OPIN location: (12,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 13: in check_rr_node: RR node: 37505 type: OPIN location: (13,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 14: in check_rr_node: RR node: 43073 type: OPIN location: (15,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 15: in check_rr_node: RR node: 46097 type: OPIN location: (16,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 16: in check_rr_node: RR node: 49121 type: OPIN location: (17,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 17: in check_rr_node: RR node: 53995 type: OPIN location: (19,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 18: in check_rr_node: RR node: 57019 type: OPIN location: (20,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 19: in check_rr_node: RR node: 60043 type: OPIN location: (21,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 20: in check_rr_node: RR node: 65611 type: OPIN location: (23,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 21: in check_rr_node: RR node: 68635 type: OPIN location: (24,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 22: in check_rr_node: RR node: 71659 type: OPIN location: (25,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 23: in check_rr_node: RR node: 76533 type: OPIN location: (27,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 24: in check_rr_node: RR node: 79557 type: OPIN location: (28,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 25: in check_rr_node: RR node: 82581 type: OPIN location: (29,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 26: in check_rr_node: RR node: 88149 type: OPIN location: (31,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 27: in check_rr_node: RR node: 91173 type: OPIN location: (32,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 28: in check_rr_graph: fringe node 24 IPIN at (0,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build routing resource graph took 0.59 seconds (max_rss 143.6 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 154424
  RR Graph Edges: 1199824
# Create Device took 0.60 seconds (max_rss 143.6 MiB, delta_rss +0.0 MiB)

# Load Placement
# Load Placement took 0.00 seconds (max_rss 143.6 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.4     0.0    0 1212762    6676   19438   10952 ( 7.092%)   99634 (48.1%)   17.371 -1.013e+04    -17.371      0.000      0.000      N/A
   2    0.2     0.5   30 1073153    5456   17811    5463 ( 3.538%)   94170 (45.5%)   17.364 -1.017e+04    -17.364      0.000      0.000      N/A
   3    0.2     0.6   21  875069    4189   14704    4876 ( 3.158%)   95086 (45.9%)   17.367 -1.019e+04    -17.367      0.000      0.000      N/A
   4    0.2     0.8   12  860404    3631   13789    4333 ( 2.806%)   96087 (46.4%)   17.370 -1.019e+04    -17.370      0.000      0.000      N/A
   5    0.1     1.1   10  779369    3141   12897    3242 ( 2.099%)   96994 (46.9%)   17.371 -1.019e+04    -17.371      0.000      0.000      N/A
   6    0.1     1.4   13  693111    2601   11437    2563 ( 1.660%)   98183 (47.4%)   17.376 -1.021e+04    -17.376      0.000      0.000      N/A
   7    0.1     1.9   16  641367    2169    9938    1967 ( 1.274%)   99713 (48.2%)   17.386 -1.022e+04    -17.386      0.000      0.000      N/A
   8    0.1     2.4   13  530775    1691    8345    1364 ( 0.883%)  101048 (48.8%)   17.385 -1.022e+04    -17.385      0.000      0.000      N/A
   9    0.1     3.1   12  393351    1270    6584     903 ( 0.585%)  102185 (49.4%)   17.382 -1.023e+04    -17.382      0.000      0.000      N/A
  10    0.1     4.1    3  288534     929    4860     543 ( 0.352%)  103282 (49.9%)   17.382 -1.024e+04    -17.382      0.000      0.000       31
  11    0.1     5.3    3  186087     630    3198     319 ( 0.207%)  103865 (50.2%)   17.382 -1.025e+04    -17.382      0.000      0.000       26
  12    0.1     6.9    6  115955     384    2060     168 ( 0.109%)  104291 (50.4%)   17.435 -1.025e+04    -17.435      0.000      0.000       25
  13    0.1     9.0    1   77880     260    1226      92 ( 0.060%)  104595 (50.5%)   17.435 -1.025e+04    -17.435      0.000      0.000       23
  14    0.1    11.6    0   38943     154     662      32 ( 0.021%)  104799 (50.6%)   17.435 -1.025e+04    -17.435      0.000      0.000       22
  15    0.1    15.1    3   26226      95     439      17 ( 0.011%)  104823 (50.6%)   17.435 -1.025e+04    -17.435      0.000      0.000       20
  16    0.1    19.7    1   19680      71     348       7 ( 0.005%)  104898 (50.7%)   17.435 -1.025e+04    -17.435      0.000      0.000       20
  17    0.1    25.6    0   17399      61     309       3 ( 0.002%)  104917 (50.7%)   17.435 -1.025e+04    -17.435      0.000      0.000       19
  18    0.1    33.3    0   16029      56     284       1 ( 0.001%)  104943 (50.7%)   17.435 -1.025e+04    -17.435      0.000      0.000       19
  19    0.1    43.3    0   15603      55     283       0 ( 0.000%)  104929 (50.7%)   17.435 -1.025e+04    -17.435      0.000      0.000       18
Restoring best routing
Critical path: 17.435 ns
Successfully routed after 19 routing iterations.
Router Stats: total_nets_routed: 33519 total_connections_routed: 128612 total_heap_pushes: 7861697 total_heap_pops: 1471664
# Routing took 2.26 seconds (max_rss 146.3 MiB, delta_rss +2.7 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1881043537
Circuit successfully routed with a channel width factor of 98.

Average number of bends per net: 2.16747  Maximum # of bends: 27

Number of global nets: 17
Number of routed nets (nonglobal): 6676
Wire length results (in units of 1 clb segments)...
	Total wirelength: 104929, average net length: 15.7173
	Maximum net length: 121

Wire length results in terms of physical segments...
	Total wiring segments used: 26983, average wire segments per net: 4.04179
	Maximum segments used by a net: 31
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)   0 ( 0.0%) |
[      0.9:        1)   0 ( 0.0%) |
[      0.8:      0.9)  18 ( 0.8%) |*
[      0.7:      0.8) 640 (29.4%) |***********************************************
[      0.5:      0.6) 510 (23.4%) |*************************************
[      0.4:      0.5) 380 (17.4%) |****************************
[      0.3:      0.4) 248 (11.4%) |******************
[      0.2:      0.3) 162 ( 7.4%) |************
[      0.1:      0.2) 102 ( 4.7%) |*******
[        0:      0.1) 118 ( 5.4%) |*********
Maximum routing channel utilization:       0.9 at (17,23)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      37  24.882       98
                         1      50  23.147       98
                         2      61  37.971       98
                         3      63  42.147       98
                         4      68  44.235       98
                         5      70  44.735       98
                         6      77  43.412       98
                         7      68  42.088       98
                         8      69  44.500       98
                         9      70  43.824       98
                        10      66  45.000       98
                        11      78  43.765       98
                        12      80  49.941       98
                        13      72  48.941       98
                        14      73  51.853       98
                        15      76  52.294       98
                        16      73  49.971       98
                        17      71  51.647       98
                        18      71  47.824       98
                        19      73  50.647       98
                        20      77  54.353       98
                        21      79  54.118       98
                        22      78  59.559       98
                        23      88  58.912       98
                        24      78  54.912       98
                        25      80  53.559       98
                        26      80  56.000       98
                        27      80  53.882       98
                        28      72  51.559       98
                        29      70  44.794       98
                        30      61  38.765       98
                        31      61  30.412       98
                        32      35  15.500       98
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      50  24.265       98
                         1      48  25.088       98
                         2      61  32.794       98
                         3      74  52.941       98
                         4      79  55.912       98
                         5      70  44.147       98
                         6      69  45.059       98
                         7      83  55.471       98
                         8      75  51.559       98
                         9      61  43.147       98
                        10      73  44.206       98
                        11      74  53.735       98
                        12      80  55.941       98
                        13      69  46.118       98
                        14      78  48.941       98
                        15      78  52.971       98
                        16      85  51.765       98
                        17      76  45.324       98
                        18      78  48.441       98
                        19      88  62.382       98
                        20      80  61.206       98
                        21      74  53.235       98
                        22      75  53.735       98
                        23      77  55.029       98
                        24      81  55.235       98
                        25      73  46.941       98
                        26      67  45.500       98
                        27      88  58.971       98
                        28      85  55.824       98
                        29      67  42.794       98
                        30      61  37.029       98
                        31      74  44.059       98
                        32      52  27.235       98

Total tracks in x-direction: 3234, in y-direction: 3234

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 6.50233e+07
	Total used logic block area: 4.02262e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 7.23737e+06, per logic tile: 6260.70

Segment usage by type (index): type utilization
                               ---- -----------
                                  0       0.477

Segment usage by length: length utilization
                         ------ -----------
                              4       0.477


Hold Worst Negative Slack (hWNS): 0 ns
Hold Total Negative Slack (hTNS): 0 ns

Hold slack histogram:
[  2.9e-10:  5.3e-10) 805 (35.6%) |***********************************************
[  5.3e-10:  7.7e-10) 333 (14.7%) |*******************
[  7.7e-10:    1e-09) 450 (19.9%) |**************************
[    1e-09:  1.2e-09) 291 (12.9%) |*****************
[  1.2e-09:  1.5e-09) 116 ( 5.1%) |*******
[  1.5e-09:  1.7e-09)  62 ( 2.7%) |****
[  1.7e-09:  1.9e-09)  74 ( 3.3%) |****
[  1.9e-09:  2.2e-09)  49 ( 2.2%) |***
[  2.2e-09:  2.4e-09)  71 ( 3.1%) |****
[  2.4e-09:  2.7e-09)   9 ( 0.4%) |*

Final critical path: 17.435 ns, Fmax: 57.356 MHz
Setup Worst Negative Slack (sWNS): -17.435 ns
Setup Total Negative Slack (sTNS): -10251.2 ns

Setup slack histogram:
[ -1.7e-08: -1.6e-08)  135 ( 6.0%) |****
[ -1.6e-08: -1.4e-08)  144 ( 6.4%) |*****
[ -1.4e-08: -1.2e-08)  149 ( 6.6%) |*****
[ -1.2e-08: -1.1e-08)   13 ( 0.6%) |
[ -1.1e-08: -8.9e-09)    9 ( 0.4%) |
[ -8.9e-09: -7.2e-09)  198 ( 8.8%) |*******
[ -7.2e-09: -5.5e-09)   22 ( 1.0%) |*
[ -5.5e-09: -3.8e-09)   59 ( 2.6%) |**
[ -3.8e-09: -2.1e-09)  148 ( 6.5%) |*****
[ -2.1e-09: -4.4e-10) 1383 (61.2%) |**********************************************

Timing analysis took 1.2403 seconds (1.13444 STA, 0.105859 slack) (20 full updates: 0 setup, 0 hold, 20 combined).
VPR suceeded
The entire flow of VPR took 5.06 seconds (max_rss 146.3 MiB)
	Command being timed: "/home/cunxi/cunxi/tools/vtr-verilog-to-routing/vtr_flow/../vpr/vpr k6_frac_N10_frac_chain_mem32K_40nm.xml dscg --route --analysis --circuit_file dscg.pre-vpr.blif --route_chan_width 98 --max_router_iterations 50 --cluster_seed_type blend --gen_post_synthesis_netlist off --routing_budgets_algorithm disable"
	User time (seconds): 4.93
	System time (seconds): 0.14
	Percent of CPU this job got: 99%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:05.07
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 149824
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 86302
	Voluntary context switches: 1
	Involuntary context switches: 3
	Swaps: 0
	File system inputs: 0
	File system outputs: 12928
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
