#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f80b5a0dd60 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x600002fe4090_0 .var "clock", 0 0;
v0x600002fe4120_0 .var "data_in", 15 0;
v0x600002fe41b0_0 .net "equal", 0 0, L_0x600002ce4280;  1 drivers
v0x600002fe4240_0 .net "finish", 0 0, v0x600002fe0a20_0;  1 drivers
v0x600002fe42d0_0 .net "greater_than", 0 0, L_0x600002ce4320;  1 drivers
v0x600002fe4360_0 .net "less_than", 0 0, L_0x600002ce41e0;  1 drivers
v0x600002fe43f0_0 .net "load_a", 0 0, v0x600002fe0bd0_0;  1 drivers
v0x600002fe4480_0 .net "load_b", 0 0, v0x600002fe0c60_0;  1 drivers
v0x600002fe4510_0 .net "sel_a_in_x", 0 0, v0x600002fe0cf0_0;  1 drivers
v0x600002fe45a0_0 .net "sel_a_in_y", 0 0, v0x600002fe0d80_0;  1 drivers
v0x600002fe4630_0 .net "sel_in", 0 0, v0x600002fe0e10_0;  1 drivers
v0x600002fe46c0_0 .var "start", 0 0;
S_0x7f80b5a04080 .scope module, "control_path" "gcd_control" 2 19, 3 2 0, S_0x7f80b5a0dd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 1 "less_than";
    .port_info 3 /INPUT 1 "equal";
    .port_info 4 /INPUT 1 "greater_than";
    .port_info 5 /OUTPUT 1 "sel_in";
    .port_info 6 /OUTPUT 1 "load_a";
    .port_info 7 /OUTPUT 1 "load_b";
    .port_info 8 /OUTPUT 1 "sel_a_in_x";
    .port_info 9 /OUTPUT 1 "sel_a_in_y";
    .port_info 10 /OUTPUT 1 "finish";
P_0x7f80b5a041f0 .param/l "state_a_gt_b" 0 3 6, C4<100>;
P_0x7f80b5a04230 .param/l "state_a_lt_b" 0 3 6, C4<011>;
P_0x7f80b5a04270 .param/l "state_finish" 0 3 6, C4<111>;
P_0x7f80b5a042b0 .param/l "state_read_a" 0 3 6, C4<001>;
P_0x7f80b5a042f0 .param/l "state_read_b" 0 3 6, C4<010>;
P_0x7f80b5a04330 .param/l "state_start" 0 3 6, C4<000>;
v0x600002fe0870_0 .net "clock", 0 0, v0x600002fe4090_0;  1 drivers
v0x600002fe0900_0 .var "cur_state", 2 0;
v0x600002fe0990_0 .net "equal", 0 0, L_0x600002ce4280;  alias, 1 drivers
v0x600002fe0a20_0 .var "finish", 0 0;
v0x600002fe0ab0_0 .net "greater_than", 0 0, L_0x600002ce4320;  alias, 1 drivers
v0x600002fe0b40_0 .net "less_than", 0 0, L_0x600002ce41e0;  alias, 1 drivers
v0x600002fe0bd0_0 .var "load_a", 0 0;
v0x600002fe0c60_0 .var "load_b", 0 0;
v0x600002fe0cf0_0 .var "sel_a_in_x", 0 0;
v0x600002fe0d80_0 .var "sel_a_in_y", 0 0;
v0x600002fe0e10_0 .var "sel_in", 0 0;
v0x600002fe0ea0_0 .net "start", 0 0, v0x600002fe46c0_0;  1 drivers
E_0x6000008ecd80 .event anyedge, v0x600002fe0900_0;
E_0x6000008ecdc0 .event posedge, v0x600002fe0870_0;
S_0x7f80b5a0d1b0 .scope module, "data_path" "gcd_data" 2 7, 4 2 0, S_0x7f80b5a0dd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 1 "sel_in";
    .port_info 3 /INPUT 1 "load_a";
    .port_info 4 /INPUT 1 "load_b";
    .port_info 5 /INPUT 1 "sel_a_in_x";
    .port_info 6 /INPUT 1 "sel_a_in_y";
    .port_info 7 /OUTPUT 1 "less_than";
    .port_info 8 /OUTPUT 1 "equal";
    .port_info 9 /OUTPUT 1 "greater_than";
v0x600002fe1ef0_0 .net "a_out", 15 0, v0x600002fe1050_0;  1 drivers
v0x600002fe1f80_0 .net "b_out", 15 0, v0x600002fe1290_0;  1 drivers
v0x600002fe2010_0 .net "bus", 15 0, L_0x600002ce4000;  1 drivers
v0x600002fe20a0_0 .net "clock", 0 0, v0x600002fe4090_0;  alias, 1 drivers
v0x600002fe2130_0 .net "data_in", 15 0, v0x600002fe4120_0;  1 drivers
v0x600002fe21c0_0 .net "equal", 0 0, L_0x600002ce4280;  alias, 1 drivers
v0x600002fe2250_0 .net "greater_than", 0 0, L_0x600002ce4320;  alias, 1 drivers
v0x600002fe22e0_0 .net "less_than", 0 0, L_0x600002ce41e0;  alias, 1 drivers
v0x600002fe2370_0 .net "load_a", 0 0, v0x600002fe0bd0_0;  alias, 1 drivers
v0x600002fe2400_0 .net "load_b", 0 0, v0x600002fe0c60_0;  alias, 1 drivers
v0x600002fe2490_0 .net "sel_a_in_x", 0 0, v0x600002fe0cf0_0;  alias, 1 drivers
v0x600002fe2520_0 .net "sel_a_in_y", 0 0, v0x600002fe0d80_0;  alias, 1 drivers
v0x600002fe25b0_0 .net "sel_in", 0 0, v0x600002fe0e10_0;  alias, 1 drivers
v0x600002fe2640_0 .net "sub_result", 15 0, L_0x600002ce43c0;  1 drivers
v0x600002fe26d0_0 .net "x", 15 0, L_0x600002ce40a0;  1 drivers
v0x600002fe2760_0 .net "y", 15 0, L_0x600002ce4140;  1 drivers
S_0x7f80b5a0d320 .scope module, "A" "data_loader" 4 11, 4 22 0, S_0x7f80b5a0d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 16 "data_out";
v0x600002fe0f30_0 .net "clock", 0 0, v0x600002fe4090_0;  alias, 1 drivers
v0x600002fe0fc0_0 .net "data_in", 15 0, L_0x600002ce4000;  alias, 1 drivers
v0x600002fe1050_0 .var "data_out", 15 0;
v0x600002fe10e0_0 .net "load", 0 0, v0x600002fe0bd0_0;  alias, 1 drivers
S_0x7f80b5a06c90 .scope module, "B" "data_loader" 4 12, 4 22 0, S_0x7f80b5a0d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 16 "data_out";
v0x600002fe1170_0 .net "clock", 0 0, v0x600002fe4090_0;  alias, 1 drivers
v0x600002fe1200_0 .net "data_in", 15 0, L_0x600002ce4000;  alias, 1 drivers
v0x600002fe1290_0 .var "data_out", 15 0;
v0x600002fe1320_0 .net "load", 0 0, v0x600002fe0c60_0;  alias, 1 drivers
S_0x7f80b5a06e00 .scope module, "X" "mux" 4 14, 4 33 0, S_0x7f80b5a0d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "option_a";
    .port_info 1 /INPUT 16 "option_b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 16 "out";
v0x600002fe13b0_0 .net "option_a", 15 0, v0x600002fe1050_0;  alias, 1 drivers
v0x600002fe1440_0 .net "option_b", 15 0, v0x600002fe1290_0;  alias, 1 drivers
v0x600002fe14d0_0 .net "out", 15 0, L_0x600002ce40a0;  alias, 1 drivers
v0x600002fe1560_0 .net "select", 0 0, v0x600002fe0cf0_0;  alias, 1 drivers
L_0x600002ce40a0 .functor MUXZ 16, v0x600002fe1290_0, v0x600002fe1050_0, v0x600002fe0cf0_0, C4<>;
S_0x7f80b5a06f70 .scope module, "Y" "mux" 4 15, 4 33 0, S_0x7f80b5a0d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "option_a";
    .port_info 1 /INPUT 16 "option_b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 16 "out";
v0x600002fe15f0_0 .net "option_a", 15 0, v0x600002fe1050_0;  alias, 1 drivers
v0x600002fe1680_0 .net "option_b", 15 0, v0x600002fe1290_0;  alias, 1 drivers
v0x600002fe1710_0 .net "out", 15 0, L_0x600002ce4140;  alias, 1 drivers
v0x600002fe17a0_0 .net "select", 0 0, v0x600002fe0d80_0;  alias, 1 drivers
L_0x600002ce4140 .functor MUXZ 16, v0x600002fe1290_0, v0x600002fe1050_0, v0x600002fe0d80_0, C4<>;
S_0x7f80b5a070e0 .scope module, "compare" "comparator" 4 17, 4 41 0, S_0x7f80b5a0d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "less_than";
    .port_info 3 /INPUT 1 "equal";
    .port_info 4 /INPUT 1 "greater_than";
v0x600002fe1830_0 .net "a", 15 0, v0x600002fe1050_0;  alias, 1 drivers
v0x600002fe18c0_0 .net "b", 15 0, v0x600002fe1290_0;  alias, 1 drivers
v0x600002fe1950_0 .net "equal", 0 0, L_0x600002ce4280;  alias, 1 drivers
v0x600002fe19e0_0 .net "greater_than", 0 0, L_0x600002ce4320;  alias, 1 drivers
v0x600002fe1a70_0 .net "less_than", 0 0, L_0x600002ce41e0;  alias, 1 drivers
L_0x600002ce41e0 .cmp/gt 16, v0x600002fe1290_0, v0x600002fe1050_0;
L_0x600002ce4280 .cmp/eq 16, v0x600002fe1050_0, v0x600002fe1290_0;
L_0x600002ce4320 .cmp/gt 16, v0x600002fe1050_0, v0x600002fe1290_0;
S_0x7f80b5a07250 .scope module, "load_input" "mux" 4 9, 4 33 0, S_0x7f80b5a0d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "option_a";
    .port_info 1 /INPUT 16 "option_b";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 16 "out";
v0x600002fe1b00_0 .net "option_a", 15 0, v0x600002fe4120_0;  alias, 1 drivers
v0x600002fe1b90_0 .net "option_b", 15 0, L_0x600002ce43c0;  alias, 1 drivers
v0x600002fe1c20_0 .net "out", 15 0, L_0x600002ce4000;  alias, 1 drivers
v0x600002fe1cb0_0 .net "select", 0 0, v0x600002fe0e10_0;  alias, 1 drivers
L_0x600002ce4000 .functor MUXZ 16, L_0x600002ce43c0, v0x600002fe4120_0, v0x600002fe0e10_0, C4<>;
S_0x7f80b5a073c0 .scope module, "subtract" "subtractor" 4 19, 4 50 0, S_0x7f80b5a0d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x";
    .port_info 1 /INPUT 16 "y";
    .port_info 2 /OUTPUT 16 "sub_result";
v0x600002fe1d40_0 .net "sub_result", 15 0, L_0x600002ce43c0;  alias, 1 drivers
v0x600002fe1dd0_0 .net "x", 15 0, L_0x600002ce40a0;  alias, 1 drivers
v0x600002fe1e60_0 .net "y", 15 0, L_0x600002ce4140;  alias, 1 drivers
L_0x600002ce43c0 .arith/sub 16, L_0x600002ce40a0, L_0x600002ce4140;
    .scope S_0x7f80b5a0d320;
T_0 ;
    %wait E_0x6000008ecdc0;
    %load/vec4 v0x600002fe10e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x600002fe0fc0_0;
    %store/vec4 v0x600002fe1050_0, 0, 16;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f80b5a06c90;
T_1 ;
    %wait E_0x6000008ecdc0;
    %load/vec4 v0x600002fe1320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x600002fe1200_0;
    %store/vec4 v0x600002fe1290_0, 0, 16;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f80b5a04080;
T_2 ;
    %wait E_0x6000008ecdc0;
    %load/vec4 v0x600002fe0900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002fe0900_0, 0;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x600002fe0ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002fe0900_0, 0;
T_2.8 ;
    %jmp T_2.7;
T_2.1 ;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002fe0900_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %delay 1, 0;
    %load/vec4 v0x600002fe0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x600002fe0900_0, 0;
T_2.10 ;
    %load/vec4 v0x600002fe0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002fe0900_0, 0;
T_2.12 ;
    %load/vec4 v0x600002fe0ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002fe0900_0, 0;
T_2.14 ;
    %jmp T_2.7;
T_2.3 ;
    %delay 1, 0;
    %load/vec4 v0x600002fe0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x600002fe0900_0, 0;
T_2.16 ;
    %load/vec4 v0x600002fe0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002fe0900_0, 0;
T_2.18 ;
    %load/vec4 v0x600002fe0ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002fe0900_0, 0;
T_2.20 ;
    %jmp T_2.7;
T_2.4 ;
    %delay 1, 0;
    %load/vec4 v0x600002fe0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.22, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x600002fe0900_0, 0;
T_2.22 ;
    %load/vec4 v0x600002fe0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.24, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002fe0900_0, 0;
T_2.24 ;
    %load/vec4 v0x600002fe0ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.26, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002fe0900_0, 0;
T_2.26 ;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x600002fe0900_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f80b5a04080;
T_3 ;
    %wait E_0x6000008ecd80;
    %load/vec4 v0x600002fe0900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0a20_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fe0e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fe0bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0a20_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fe0e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fe0c60_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0c60_0, 0;
    %load/vec4 v0x600002fe0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fe0d80_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fe0c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0bd0_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x600002fe0ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fe0cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0d80_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fe0bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0c60_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x600002fe0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fe0a20_0, 0;
T_3.12 ;
T_3.11 ;
T_3.9 ;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x600002fe0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fe0d80_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fe0c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0bd0_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x600002fe0ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fe0cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0d80_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fe0bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0c60_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0x600002fe0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fe0a20_0, 0;
T_3.18 ;
T_3.17 ;
T_3.15 ;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x600002fe0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fe0d80_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fe0c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0bd0_0, 0;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x600002fe0ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fe0cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0d80_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fe0bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0c60_0, 0;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x600002fe0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fe0a20_0, 0;
T_3.24 ;
T_3.23 ;
T_3.21 ;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fe0a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fe0c60_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f80b5a0dd60;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x600002fe4090_0;
    %inv;
    %store/vec4 v0x600002fe4090_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f80b5a0dd60;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002fe4090_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002fe46c0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7f80b5a0dd60;
T_6 ;
    %delay 12, 0;
    %pushi/vec4 78, 0, 16;
    %store/vec4 v0x600002fe4120_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 143, 0, 16;
    %store/vec4 v0x600002fe4120_0, 0, 16;
    %end;
    .thread T_6;
    .scope S_0x7f80b5a0dd60;
T_7 ;
    %vpi_call 2 50 "$dumpfile", "gcd_test.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f80b5a0dd60 {0 0 0};
    %vpi_call 2 52 "$monitor", "time: %4t, state: %b, A: %d, B: %d, GCD: %d, finish: %b", $time, v0x600002fe0900_0, v0x600002fe1ef0_0, v0x600002fe1f80_0, v0x600002fe1ef0_0, v0x600002fe4240_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "test_gcd.v";
    "gcd_control_path.v";
    "gcd_data_path.v";
