0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Julia/Desktop/SR/Projekty/lab4_1/lab4_1.gen/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd,1679705909,vhdl,,,,c_addsub_0,,,,,,,,
C:/Users/Julia/Desktop/SR/Projekty/lab4_1/lab4_1.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd,1679706124,vhdl,,,,mult_gen_0,,,,,,,,
C:/Users/Julia/Desktop/SR/Projekty/lab4_1/lab4_1.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/Julia/Desktop/SR/Projekty/lab4_1/lab4_1.srcs/sources_1/new/arithmetic.v,1679706974,verilog,,C:/Users/Julia/Desktop/SR/Projekty/project_2/project_2.srcs/sources_1/new/delay_line.v,,arithmetic,,,,,,,,
C:/Users/Julia/Desktop/SR/Projekty/lab4_1/lab4_1.srcs/sources_1/new/tb_arithmetic.v,1679707516,verilog,,,,tb_arithmetic,,,,,,,,
C:/Users/Julia/Desktop/SR/Projekty/project_2/project_2.srcs/sources_1/new/delay_line.v,1679901361,verilog,,C:/Users/Julia/Desktop/SR/Projekty/project_2/project_2.srcs/sources_1/new/single_register.v,,delay_line,,,,,,,,
C:/Users/Julia/Desktop/SR/Projekty/project_2/project_2.srcs/sources_1/new/single_register.v,1678800144,verilog,,C:/Users/Julia/Desktop/SR/Projekty/lab4_1/lab4_1.srcs/sources_1/new/tb_arithmetic.v,,single_register,,,,,,,,
