module top_module(
    output reg out);

    always @(out) begin
        out = 0;
    end
    
endmodule
