{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger_reg.v@101:111@HdlIdDef", "  reg     [ 3:0]  up_trigger_l_mix_b = 4'h0;\n  reg     [16:0]  up_trigger_out_control = 17'h0;\n  reg     [31:0]  up_fifo_depth = 32'h0;\n  reg     [31:0]  up_trigger_delay = 32'h0;\n  reg     [31:0]  up_trigger_holdoff = 32'h0;\n  reg     [31:0]  up_trigger_out_hold_pins = 32'h0;\n  reg             up_triggered = 1'h0;\n  reg             up_streaming = 1'h0;\n\n  assign low_level  = config_trigger_i[1:0];\n  assign high_level = config_trigger_i[3:2];\n"], "Clone Blocks": [["hdl/library/axi_adc_trigger/axi_adc_trigger_reg.v@102:112", "  reg     [16:0]  up_trigger_out_control = 17'h0;\n  reg     [31:0]  up_fifo_depth = 32'h0;\n  reg     [31:0]  up_trigger_delay = 32'h0;\n  reg     [31:0]  up_trigger_holdoff = 32'h0;\n  reg     [31:0]  up_trigger_out_hold_pins = 32'h0;\n  reg             up_triggered = 1'h0;\n  reg             up_streaming = 1'h0;\n\n  assign low_level  = config_trigger_i[1:0];\n  assign high_level = config_trigger_i[3:2];\n  assign any_edge   = config_trigger_i[5:4];\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger_reg.v@98:108", "  reg     [15:0]  up_limit_b = 16'h0;\n  reg     [ 1:0]  up_function_b = 2'h0;\n  reg     [31:0]  up_hysteresis_b = 32'h0;\n  reg     [ 3:0]  up_trigger_l_mix_b = 4'h0;\n  reg     [16:0]  up_trigger_out_control = 17'h0;\n  reg     [31:0]  up_fifo_depth = 32'h0;\n  reg     [31:0]  up_trigger_delay = 32'h0;\n  reg     [31:0]  up_trigger_holdoff = 32'h0;\n  reg     [31:0]  up_trigger_out_hold_pins = 32'h0;\n  reg             up_triggered = 1'h0;\n  reg             up_streaming = 1'h0;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger_reg.v@99:109", "  reg     [ 1:0]  up_function_b = 2'h0;\n  reg     [31:0]  up_hysteresis_b = 32'h0;\n  reg     [ 3:0]  up_trigger_l_mix_b = 4'h0;\n  reg     [16:0]  up_trigger_out_control = 17'h0;\n  reg     [31:0]  up_fifo_depth = 32'h0;\n  reg     [31:0]  up_trigger_delay = 32'h0;\n  reg     [31:0]  up_trigger_holdoff = 32'h0;\n  reg     [31:0]  up_trigger_out_hold_pins = 32'h0;\n  reg             up_triggered = 1'h0;\n  reg             up_streaming = 1'h0;\n\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger_reg.v@100:110", "  reg     [31:0]  up_hysteresis_b = 32'h0;\n  reg     [ 3:0]  up_trigger_l_mix_b = 4'h0;\n  reg     [16:0]  up_trigger_out_control = 17'h0;\n  reg     [31:0]  up_fifo_depth = 32'h0;\n  reg     [31:0]  up_trigger_delay = 32'h0;\n  reg     [31:0]  up_trigger_holdoff = 32'h0;\n  reg     [31:0]  up_trigger_out_hold_pins = 32'h0;\n  reg             up_triggered = 1'h0;\n  reg             up_streaming = 1'h0;\n\n  assign low_level  = config_trigger_i[1:0];\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger_reg.v@103:113", "  reg     [31:0]  up_fifo_depth = 32'h0;\n  reg     [31:0]  up_trigger_delay = 32'h0;\n  reg     [31:0]  up_trigger_holdoff = 32'h0;\n  reg     [31:0]  up_trigger_out_hold_pins = 32'h0;\n  reg             up_triggered = 1'h0;\n  reg             up_streaming = 1'h0;\n\n  assign low_level  = config_trigger_i[1:0];\n  assign high_level = config_trigger_i[3:2];\n  assign any_edge   = config_trigger_i[5:4];\n  assign rise_edge  = config_trigger_i[7:6];\n"]], "Diff Content": {"Delete": [[106, "  reg     [31:0]  up_trigger_out_hold_pins = 32'h0;\n"]], "Add": [[106, "  reg     [19:0]  up_trigger_out_hold_pins = DEFAULT_OUT_HOLD;\n"]]}}