{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_array_partition -maximum_size=4096",
      "config_compile -name_max_length=80",
      "config_schedule -enable_dsp_full_reg=0"
    ]},
  "Args": {
    "fc1_input": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "arraySizes": ["16"],
        "interfaceRef": "fc1_input_V"
      }
    },
    "layer13_out": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "arraySizes": ["5"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "1",
    "Latency": "42",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd",
      "impl\/vhdl\/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.vhd",
      "impl\/vhdl\/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.vhd",
      "impl\/vhdl\/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0.vhd",
      "impl\/vhdl\/myproject_mul_7ns_16s_23_2_0.vhd",
      "impl\/vhdl\/myproject_mul_7s_16s_23_2_0.vhd",
      "impl\/vhdl\/myproject_mul_8ns_16s_24_2_0.vhd",
      "impl\/vhdl\/myproject_mul_8s_16s_24_2_0.vhd",
      "impl\/vhdl\/myproject_mul_9ns_16s_25_2_0.vhd",
      "impl\/vhdl\/myproject_mul_9s_16s_25_2_0.vhd",
      "impl\/vhdl\/myproject_mul_10ns_16s_26_2_0.vhd",
      "impl\/vhdl\/myproject_mul_10s_16s_26_2_0.vhd",
      "impl\/vhdl\/myproject_mul_11ns_16s_26_2_0.vhd",
      "impl\/vhdl\/myproject_mul_11s_16s_26_2_0.vhd",
      "impl\/vhdl\/myproject_mul_12ns_16s_26_2_0.vhd",
      "impl\/vhdl\/myproject_mul_12s_16s_26_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_5ns_21_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_5s_21_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_6ns_22_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_6s_22_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_7ns_23_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_7s_23_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_8ns_24_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_8s_24_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_9ns_25_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_9s_25_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_10ns_26_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_10s_26_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_11ns_26_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_11s_26_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_12ns_26_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_12s_26_2_0.vhd",
      "impl\/vhdl\/myproject_mul_mul_18s_17ns_26_3_1.vhd",
      "impl\/vhdl\/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.vhd",
      "impl\/vhdl\/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.vhd",
      "impl\/vhdl\/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s.vhd",
      "impl\/vhdl\/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s.vhd",
      "impl\/vhdl\/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1.vhd",
      "impl\/vhdl\/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v",
      "impl\/verilog\/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v",
      "impl\/verilog\/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v",
      "impl\/verilog\/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0.v",
      "impl\/verilog\/myproject_mul_7ns_16s_23_2_0.v",
      "impl\/verilog\/myproject_mul_7s_16s_23_2_0.v",
      "impl\/verilog\/myproject_mul_8ns_16s_24_2_0.v",
      "impl\/verilog\/myproject_mul_8s_16s_24_2_0.v",
      "impl\/verilog\/myproject_mul_9ns_16s_25_2_0.v",
      "impl\/verilog\/myproject_mul_9s_16s_25_2_0.v",
      "impl\/verilog\/myproject_mul_10ns_16s_26_2_0.v",
      "impl\/verilog\/myproject_mul_10s_16s_26_2_0.v",
      "impl\/verilog\/myproject_mul_11ns_16s_26_2_0.v",
      "impl\/verilog\/myproject_mul_11s_16s_26_2_0.v",
      "impl\/verilog\/myproject_mul_12ns_16s_26_2_0.v",
      "impl\/verilog\/myproject_mul_12s_16s_26_2_0.v",
      "impl\/verilog\/myproject_mul_16s_5ns_21_2_0.v",
      "impl\/verilog\/myproject_mul_16s_5s_21_2_0.v",
      "impl\/verilog\/myproject_mul_16s_6ns_22_2_0.v",
      "impl\/verilog\/myproject_mul_16s_6s_22_2_0.v",
      "impl\/verilog\/myproject_mul_16s_7ns_23_2_0.v",
      "impl\/verilog\/myproject_mul_16s_7s_23_2_0.v",
      "impl\/verilog\/myproject_mul_16s_8ns_24_2_0.v",
      "impl\/verilog\/myproject_mul_16s_8s_24_2_0.v",
      "impl\/verilog\/myproject_mul_16s_9ns_25_2_0.v",
      "impl\/verilog\/myproject_mul_16s_9s_25_2_0.v",
      "impl\/verilog\/myproject_mul_16s_10ns_26_2_0.v",
      "impl\/verilog\/myproject_mul_16s_10s_26_2_0.v",
      "impl\/verilog\/myproject_mul_16s_11ns_26_2_0.v",
      "impl\/verilog\/myproject_mul_16s_11s_26_2_0.v",
      "impl\/verilog\/myproject_mul_16s_12ns_26_2_0.v",
      "impl\/verilog\/myproject_mul_16s_12s_26_2_0.v",
      "impl\/verilog\/myproject_mul_mul_18s_17ns_26_3_1.v",
      "impl\/verilog\/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.v",
      "impl\/verilog\/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.v",
      "impl\/verilog\/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s.v",
      "impl\/verilog\/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s.v",
      "impl\/verilog\/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1.v",
      "impl\/verilog\/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1_rom.dat",
      "impl\/verilog\/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2.v",
      "impl\/verilog\/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2_rom.dat",
      "impl\/verilog\/myproject.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/mnt\/ccnas2\/tdp\/tr720\/final-year-project-workspace\/heterogeneous-hls4ml-testing\/pruned_jet_tagging_model\/hls4ml_prj\/myproject_prj\/solution1\/.autopilot\/db\/myproject.design.xml",
    "DebugDir": "\/mnt\/ccnas2\/tdp\/tr720\/final-year-project-workspace\/heterogeneous-hls4ml-testing\/pruned_jet_tagging_model\/hls4ml_prj\/myproject_prj\/solution1\/.debug",
    "ProtoInst": ["\/mnt\/ccnas2\/tdp\/tr720\/final-year-project-workspace\/heterogeneous-hls4ml-testing\/pruned_jet_tagging_model\/hls4ml_prj\/myproject_prj\/solution1\/.debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "fc1_input_V": {
      "type": "data",
      "dir": "in",
      "width": "256",
      "ctype": {"DATA": {
          "Type": "real fixed signed 10",
          "Width": "16",
          "Bits": "256"
        }},
      "bundle_name": "fc1_input_V",
      "bundle_role": "default"
    },
    "layer13_out_0_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "real fixed signed 10",
          "Width": "16"
        }},
      "bundle_name": "layer13_out_0_V",
      "bundle_role": "default"
    },
    "layer13_out_1_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "real fixed signed 10",
          "Width": "16"
        }},
      "bundle_name": "layer13_out_1_V",
      "bundle_role": "default"
    },
    "layer13_out_2_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "real fixed signed 10",
          "Width": "16"
        }},
      "bundle_name": "layer13_out_2_V",
      "bundle_role": "default"
    },
    "layer13_out_3_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "real fixed signed 10",
          "Width": "16"
        }},
      "bundle_name": "layer13_out_3_V",
      "bundle_role": "default"
    },
    "layer13_out_4_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "real fixed signed 10",
          "Width": "16"
        }},
      "bundle_name": "layer13_out_4_V",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "fc1_input_V_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "fc1_input_V": {
      "dir": "in",
      "width": "256"
    },
    "layer13_out_0_V": {
      "dir": "out",
      "width": "16"
    },
    "layer13_out_0_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer13_out_1_V": {
      "dir": "out",
      "width": "16"
    },
    "layer13_out_1_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer13_out_2_V": {
      "dir": "out",
      "width": "16"
    },
    "layer13_out_2_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer13_out_3_V": {
      "dir": "out",
      "width": "16"
    },
    "layer13_out_3_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer13_out_4_V": {
      "dir": "out",
      "width": "16"
    },
    "layer13_out_4_V_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "Instances": [
        {
          "ModuleName": "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1",
          "InstanceName": "grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_97"
        },
        {
          "ModuleName": "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0",
          "InstanceName": "grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_164"
        },
        {
          "ModuleName": "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s",
          "InstanceName": "grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_199"
        },
        {
          "ModuleName": "dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0",
          "InstanceName": "grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0_fu_205"
        },
        {
          "ModuleName": "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s",
          "InstanceName": "call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_fu_238"
        },
        {
          "ModuleName": "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s",
          "InstanceName": "grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_fu_305"
        },
        {
          "ModuleName": "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s",
          "InstanceName": "call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_318"
        },
        {
          "ModuleName": "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s",
          "InstanceName": "call_ret5_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s_fu_353"
        }
      ]
    },
    "Info": {
      "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.196"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "225",
          "FF": "23388",
          "LUT": "6802",
          "URAM": "0"
        }
      },
      "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.183"
        },
        "Area": {
          "FF": "0",
          "LUT": "1764",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.362"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "435",
          "FF": "45808",
          "LUT": "12652",
          "URAM": "0"
        }
      },
      "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.183"
        },
        "Area": {
          "FF": "0",
          "LUT": "868",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.362"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "219",
          "FF": "22782",
          "LUT": "5997",
          "URAM": "0"
        }
      },
      "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config10_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.183"
        },
        "Area": {
          "FF": "0",
          "LUT": "812",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.196"
        },
        "Area": {
          "DSP48E": "38",
          "FF": "4275",
          "LUT": "896",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "1",
          "PipelineDepth": "15",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.092"
        },
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "5",
          "FF": "1180",
          "LUT": "1093",
          "URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "42",
          "LatencyAvg": "42",
          "LatencyWorst": "42",
          "PipelineII": "1",
          "PipelineDepth": "43",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.362"
        },
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "922",
          "FF": "101750",
          "LUT": "30926",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myproject",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-06-04 15:06:07 BST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
