<HTML>		<HEAD>		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">		<meta name="Copyright" content="Copyright 2001 Apple Computer, Inc. All Rights Reserved.">        <title>PCI Bus</title>		</HEAD>	<BODY bgcolor="#ffffff"><!-- start of header --><!--#include virtual="/includes/framesetheader" --><!-- end of header --><a href="Accelerated_cs_Port_Bus.html" target="content"><img src="../images/previous.gif" border="0"></a><a href="Boot_ROM.html" target="content"><img src="../images/next.gif" border="0"></a>&nbsp;<br><!-- apple_doc: pageHeadingStart --><a name = "TPXREF111"></a><h3><font face="Lucida Grande,Helvetica,Arial">PCI Bus</font></h3><!-- apple_doc: pageHeadingEnd --><p>The PCI bus connects the Uni-N IC to the boot ROM, the KeyLargoI/O controller, and the PCI slots. The PCI bus is a 33-MHz, 64-bitbus for the highest possible PCI card performance. </p><p>The Uni-N 1.5 IC used in the Power Mac G4 computer supportsa new PCI feature called Write Combining. This feature allows sequentialwrite transactions involving the Memory Write or Memory Write andInvalidate commands to be combined into a single PCI transaction.The memory write transactions being combined must be to sequential, ascending,and non-overlapping PCI addresses. Placing an eieio or sync command betweenthe write commands will prevent any write combining. </p><br>    <br><a href="Accelerated_cs_Port_Bus.html" target="content"><img src="../images/previous.gif" border="0"></a><a href="Boot_ROM.html" target="content"><img src="../images/next.gif" border="0"></a>&nbsp;<br><br><p><hr><font face="Geneva,Helvetica,Arial" size="2">&#169; 2002 Apple Computer, Inc. (Last Updated January 16, 2002)</font></p><!-- start of footer --><!--#include virtual="/includes/framesetfooter-front" --><!-- end of footer --></body></html>