# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlog ALU.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:07:49 on Oct 12,2025
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# ** Error: ALU.v(12): In, out, or inout does not appear in port list: y.
# ** Error: ALU.v(13): In, out, or inout does not appear in port list: a.
# ** Error: ALU.v(13): In, out, or inout does not appear in port list: b.
# ** Error: ALU.v(14): In, out, or inout does not appear in port list: opcode.
# ** Error: ALU.v(18): (vlog-2110) Illegal reference to net "a".
# ** Error: ALU.v(18): (vlog-2110) Illegal reference to net "b".
# ** Error: ALU.v(18): (vlog-2110) Illegal reference to net "opcode".
# -- Compiling module TOP
# ** Error: (vlog-13069) ALU.v(29): near "wire": syntax error, unexpected wire, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 15:07:49 on Oct 12,2025, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# C:/questasim64_10.7c/win64/vlog failed.
vlog ALU.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:09:31 on Oct 12,2025
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# ** Error: ALU.v(12): In, out, or inout does not appear in port list: y.
# ** Error: ALU.v(13): In, out, or inout does not appear in port list: a.
# ** Error: ALU.v(13): In, out, or inout does not appear in port list: b.
# ** Error: ALU.v(14): In, out, or inout does not appear in port list: opcode.
# -- Compiling module TOP
# ** Error: (vlog-13069) ALU.v(29): near "wire": syntax error, unexpected wire, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 15:09:31 on Oct 12,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# C:/questasim64_10.7c/win64/vlog failed.
vlog ALU.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:10:22 on Oct 12,2025
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# -- Compiling module TOP
# ** Error: (vlog-13069) ALU.v(29): near "wire": syntax error, unexpected wire, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# End time: 15:10:22 on Oct 12,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/questasim64_10.7c/win64/vlog failed.
vlog ALU.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:10:48 on Oct 12,2025
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# -- Compiling module TOP
# 
# Top level modules:
# 	TOP
# End time: 15:10:48 on Oct 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim TOP
# vsim TOP 
# Start time: 15:11:00 on Oct 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): ALU.v(22): (vopt-7063) Failed to find 'yy' in hierarchical name 'yy'.
#         Region: TOP.A2
# Optimization failed
# Error loading design
# End time: 15:11:00 on Oct 12,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim TOP
# vsim TOP 
# Start time: 15:11:24 on Oct 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): ALU.v(22): (vopt-7063) Failed to find 'yy' in hierarchical name 'yy'.
#         Region: TOP.A2
# Optimization failed
# Error loading design
# End time: 15:11:25 on Oct 12,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog ALU.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:11:28 on Oct 12,2025
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# -- Compiling module TOP
# 
# Top level modules:
# 	TOP
# End time: 15:11:28 on Oct 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim TOP
# vsim TOP 
# Start time: 15:11:30 on Oct 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.TOP(fast)
run -all
# a=10,b= 5,opcode= 2,y= 50,Time=                   0
vlog ALU.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:13:35 on Oct 12,2025
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# -- Compiling module TOP
# 
# Top level modules:
# 	TOP
# End time: 15:13:35 on Oct 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim TOP
# End time: 15:13:39 on Oct 12,2025, Elapsed time: 0:02:09
# Errors: 0, Warnings: 0
# vsim TOP 
# Start time: 15:13:39 on Oct 12,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.TOP(fast)
run -all
# a=2,b=1,opcode=2,y=2,Time=                   0
quit -sim
# End time: 15:15:28 on Oct 12,2025, Elapsed time: 0:01:49
# Errors: 0, Warnings: 0
