-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
-- Date        : Fri Jun 23 15:05:16 2017
-- Host        : HyperSilicon running 64-bit CentOS release 6.4 (Final)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ jtag_axi_axi_chip2chip_0_0_sim_netlist.vhdl
-- Design      : jtag_axi_axi_chip2chip_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z045ffv900-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_asitv10_axisc_register_slice is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tdm_user_data_ready : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_by_4.data_count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slot_count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data2_reg[55]\ : out STD_LOGIC_VECTOR ( 43 downto 0 );
    reg_slice_user_data_ready : in STD_LOGIC;
    tdm_user_data_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    out0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data1_reg[18]_0\ : in STD_LOGIC;
    \storage_data1_reg[20]_0\ : in STD_LOGIC;
    \storage_data1_reg[15]_0\ : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    tx_phy_ready : in STD_LOGIC;
    \slot_count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    send_ch0 : in STD_LOGIC;
    \tdm_data_out_reg[53]\ : in STD_LOGIC_VECTOR ( 43 downto 0 );
    \storage_data1_reg[29]_0\ : in STD_LOGIC;
    \storage_data1_reg[10]_0\ : in STD_LOGIC;
    \storage_data1_reg[32]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_asitv10_axisc_register_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_asitv10_axisc_register_slice is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[2]\ : signal is "yes";
  signal areset_d : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal load_s1_from_s2 : STD_LOGIC;
  attribute RTL_KEEP of load_s1_from_s2 : signal is "yes";
  signal s_ready_i_i_1_n_0 : STD_LOGIC;
  signal s_ready_i_n_0 : STD_LOGIC;
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal storage_data1 : STD_LOGIC;
  signal \storage_data1[0]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[10]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[11]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[12]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[13]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[14]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[15]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[16]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[17]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[18]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[19]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[1]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[20]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[21]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[22]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[23]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[24]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[25]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[26]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[27]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[28]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[29]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[2]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[30]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[31]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[32]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[33]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[34]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[35]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[36]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[37]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[38]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[39]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[3]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[40]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[41]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[42]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[4]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[53]_i_2_n_0\ : STD_LOGIC;
  signal \storage_data1[5]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[6]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[7]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[8]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[9]_i_1_n_0\ : STD_LOGIC;
  signal storage_data2 : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal storage_data2_0 : STD_LOGIC;
  signal \^tdm_user_data_ready\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[3]\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \areset_d_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \areset_d_reg[1]\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mux_by_4.data_count[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \mux_by_4.data_count[3]_i_1__0\ : label is "soft_lutpair8";
begin
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
  tdm_user_data_ready <= \^tdm_user_data_ready\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => tdm_user_data_valid,
      I2 => reg_slice_user_data_ready,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => tdm_user_data_valid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => reg_slice_user_data_ready,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4447"
    )
        port map (
      I0 => tdm_user_data_valid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => reg_slice_user_data_ready,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rx_user_reset,
      I1 => areset_d(0),
      I2 => areset_d(1),
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FADAF888"
    )
        port map (
      I0 => reg_slice_user_data_ready,
      I1 => load_s1_from_s2,
      I2 => tdm_user_data_valid,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => \FSM_onehot_state[3]_i_4_n_0\,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => tdm_user_data_valid,
      I1 => reg_slice_user_data_ready,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[3]_i_3_n_0\
    );
\FSM_onehot_state[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => areset_d(1),
      I1 => areset_d(0),
      O => \FSM_onehot_state[3]_i_4_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \FSM_onehot_state[3]_i_2_n_0\,
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \FSM_onehot_state[3]_i_2_n_0\,
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \FSM_onehot_state[3]_i_2_n_0\,
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \FSM_onehot_state[3]_i_2_n_0\,
      D => \FSM_onehot_state[3]_i_3_n_0\,
      Q => load_s1_from_s2,
      R => \FSM_onehot_state[3]_i_1_n_0\
    );
\areset_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => rx_user_reset,
      Q => areset_d(0),
      R => '0'
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => areset_d(0),
      Q => areset_d(1),
      R => '0'
    );
\mux_by_4.data_count[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^tdm_user_data_ready\,
      I1 => \out\,
      I2 => slot_select(0),
      O => E(0)
    );
\mux_by_4.data_count[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^tdm_user_data_ready\,
      I1 => empty_fwft_i_reg,
      I2 => slot_select(1),
      O => \mux_by_4.data_count_reg[0]\(0)
    );
s_ready_i: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => reg_slice_user_data_ready,
      I2 => tdm_user_data_valid,
      O => s_ready_i_n_0
    );
s_ready_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD500FF00C0"
    )
        port map (
      I0 => s_ready_i_n_0,
      I1 => reg_slice_user_data_ready,
      I2 => load_s1_from_s2,
      I3 => areset_d(0),
      I4 => areset_d(1),
      I5 => \^tdm_user_data_ready\,
      O => s_ready_i_i_1_n_0
    );
s_ready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => s_ready_i_i_1_n_0,
      Q => \^tdm_user_data_ready\,
      R => rx_user_reset
    );
\slot_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7078"
    )
        port map (
      I0 => \^tdm_user_data_ready\,
      I1 => tx_phy_ready,
      I2 => \slot_count_reg[0]_0\(0),
      I3 => send_ch0,
      O => \slot_count_reg[0]\(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A8A"
    )
        port map (
      I0 => tdm_user_data_valid,
      I1 => \state_reg_n_0_[1]\,
      I2 => \^state_reg[0]_0\(0),
      I3 => reg_slice_user_data_ready,
      O => \state[0]_i_1__0_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBC8"
    )
        port map (
      I0 => reg_slice_user_data_ready,
      I1 => \^state_reg[0]_0\(0),
      I2 => \state_reg_n_0_[1]\,
      I3 => tdm_user_data_valid,
      O => \state[1]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \FSM_onehot_state[3]_i_2_n_0\,
      D => \state[0]_i_1__0_n_0\,
      Q => \^state_reg[0]_0\(0),
      R => \FSM_onehot_state[3]_i_1_n_0\
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => axi_c2c_phy_clk,
      CE => \FSM_onehot_state[3]_i_2_n_0\,
      D => \state[1]_i_1__0_n_0\,
      Q => \state_reg_n_0_[1]\,
      S => \FSM_onehot_state[3]_i_1_n_0\
    );
\storage_data1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(0),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(0),
      O => \storage_data1[0]_i_1_n_0\
    );
\storage_data1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(10),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(10),
      O => \storage_data1[10]_i_1_n_0\
    );
\storage_data1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(11),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(11),
      O => \storage_data1[11]_i_1_n_0\
    );
\storage_data1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(12),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(12),
      O => \storage_data1[12]_i_1_n_0\
    );
\storage_data1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(13),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(13),
      O => \storage_data1[13]_i_1_n_0\
    );
\storage_data1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(14),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(14),
      O => \storage_data1[14]_i_1_n_0\
    );
\storage_data1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(15),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(15),
      O => \storage_data1[15]_i_1_n_0\
    );
\storage_data1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(16),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(16),
      O => \storage_data1[16]_i_1_n_0\
    );
\storage_data1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(17),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(17),
      O => \storage_data1[17]_i_1_n_0\
    );
\storage_data1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(18),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(18),
      O => \storage_data1[18]_i_1_n_0\
    );
\storage_data1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(19),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(19),
      O => \storage_data1[19]_i_1_n_0\
    );
\storage_data1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(1),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(1),
      O => \storage_data1[1]_i_1_n_0\
    );
\storage_data1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(20),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(20),
      O => \storage_data1[20]_i_1_n_0\
    );
\storage_data1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(21),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(21),
      O => \storage_data1[21]_i_1_n_0\
    );
\storage_data1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(22),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(22),
      O => \storage_data1[22]_i_1_n_0\
    );
\storage_data1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(23),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(23),
      O => \storage_data1[23]_i_1_n_0\
    );
\storage_data1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(24),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(24),
      O => \storage_data1[24]_i_1_n_0\
    );
\storage_data1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(25),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(25),
      O => \storage_data1[25]_i_1_n_0\
    );
\storage_data1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(26),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(26),
      O => \storage_data1[26]_i_1_n_0\
    );
\storage_data1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(27),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(27),
      O => \storage_data1[27]_i_1_n_0\
    );
\storage_data1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(28),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(28),
      O => \storage_data1[28]_i_1_n_0\
    );
\storage_data1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(29),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(29),
      O => \storage_data1[29]_i_1_n_0\
    );
\storage_data1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(2),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(2),
      O => \storage_data1[2]_i_1_n_0\
    );
\storage_data1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(30),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(30),
      O => \storage_data1[30]_i_1_n_0\
    );
\storage_data1[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(31),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(31),
      O => \storage_data1[31]_i_1_n_0\
    );
\storage_data1[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(32),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(32),
      O => \storage_data1[32]_i_1_n_0\
    );
\storage_data1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(33),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(33),
      O => \storage_data1[33]_i_1_n_0\
    );
\storage_data1[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(34),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(34),
      O => \storage_data1[34]_i_1_n_0\
    );
\storage_data1[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(35),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(35),
      O => \storage_data1[35]_i_1_n_0\
    );
\storage_data1[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(36),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(36),
      O => \storage_data1[36]_i_1_n_0\
    );
\storage_data1[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(37),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(37),
      O => \storage_data1[37]_i_1_n_0\
    );
\storage_data1[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(38),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(38),
      O => \storage_data1[38]_i_1_n_0\
    );
\storage_data1[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(39),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(39),
      O => \storage_data1[39]_i_1_n_0\
    );
\storage_data1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(3),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(3),
      O => \storage_data1[3]_i_1_n_0\
    );
\storage_data1[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(40),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(40),
      O => \storage_data1[40]_i_1_n_0\
    );
\storage_data1[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(41),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(41),
      O => \storage_data1[41]_i_1_n_0\
    );
\storage_data1[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(42),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(42),
      O => \storage_data1[42]_i_1_n_0\
    );
\storage_data1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(4),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(4),
      O => \storage_data1[4]_i_1_n_0\
    );
\storage_data1[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0C0C0"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => load_s1_from_s2,
      I2 => reg_slice_user_data_ready,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => tdm_user_data_valid,
      O => storage_data1
    );
\storage_data1[53]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(44),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(43),
      O => \storage_data1[53]_i_2_n_0\
    );
\storage_data1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(5),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(5),
      O => \storage_data1[5]_i_1_n_0\
    );
\storage_data1[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88B8BB8"
    )
        port map (
      I0 => Q(0),
      I1 => out0(0),
      I2 => \storage_data1_reg[18]_0\,
      I3 => \storage_data1_reg[20]_0\,
      I4 => \storage_data1_reg[15]_0\,
      O => D(0)
    );
\storage_data1[63]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF009696"
    )
        port map (
      I0 => \storage_data1_reg[29]_0\,
      I1 => \storage_data1_reg[10]_0\,
      I2 => \storage_data1_reg[32]_0\,
      I3 => Q(1),
      I4 => out0(0),
      O => D(1)
    );
\storage_data1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(6),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(6),
      O => \storage_data1[6]_i_1_n_0\
    );
\storage_data1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(7),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(7),
      O => \storage_data1[7]_i_1_n_0\
    );
\storage_data1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(8),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(8),
      O => \storage_data1[8]_i_1_n_0\
    );
\storage_data1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data2(9),
      I1 => load_s1_from_s2,
      I2 => \tdm_data_out_reg[53]\(9),
      O => \storage_data1[9]_i_1_n_0\
    );
\storage_data1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[0]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(0),
      R => '0'
    );
\storage_data1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[10]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(10),
      R => '0'
    );
\storage_data1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[11]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(11),
      R => '0'
    );
\storage_data1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[12]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(12),
      R => '0'
    );
\storage_data1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[13]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(13),
      R => '0'
    );
\storage_data1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[14]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(14),
      R => '0'
    );
\storage_data1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[15]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(15),
      R => '0'
    );
\storage_data1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[16]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(16),
      R => '0'
    );
\storage_data1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[17]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(17),
      R => '0'
    );
\storage_data1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[18]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(18),
      R => '0'
    );
\storage_data1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[19]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(19),
      R => '0'
    );
\storage_data1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[1]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(1),
      R => '0'
    );
\storage_data1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[20]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(20),
      R => '0'
    );
\storage_data1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[21]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(21),
      R => '0'
    );
\storage_data1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[22]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(22),
      R => '0'
    );
\storage_data1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[23]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(23),
      R => '0'
    );
\storage_data1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[24]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(24),
      R => '0'
    );
\storage_data1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[25]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(25),
      R => '0'
    );
\storage_data1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[26]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(26),
      R => '0'
    );
\storage_data1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[27]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(27),
      R => '0'
    );
\storage_data1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[28]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(28),
      R => '0'
    );
\storage_data1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[29]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(29),
      R => '0'
    );
\storage_data1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[2]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(2),
      R => '0'
    );
\storage_data1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[30]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(30),
      R => '0'
    );
\storage_data1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[31]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(31),
      R => '0'
    );
\storage_data1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[32]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(32),
      R => '0'
    );
\storage_data1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[33]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(33),
      R => '0'
    );
\storage_data1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[34]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(34),
      R => '0'
    );
\storage_data1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[35]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(35),
      R => '0'
    );
\storage_data1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[36]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(36),
      R => '0'
    );
\storage_data1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[37]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(37),
      R => '0'
    );
\storage_data1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[38]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(38),
      R => '0'
    );
\storage_data1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[39]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(39),
      R => '0'
    );
\storage_data1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[3]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(3),
      R => '0'
    );
\storage_data1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[40]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(40),
      R => '0'
    );
\storage_data1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[41]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(41),
      R => '0'
    );
\storage_data1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[42]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(42),
      R => '0'
    );
\storage_data1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[4]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(4),
      R => '0'
    );
\storage_data1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[53]_i_2_n_0\,
      Q => \storage_data2_reg[55]\(43),
      R => '0'
    );
\storage_data1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[5]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(5),
      R => '0'
    );
\storage_data1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[6]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(6),
      R => '0'
    );
\storage_data1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[7]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(7),
      R => '0'
    );
\storage_data1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[8]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(8),
      R => '0'
    );
\storage_data1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[9]_i_1_n_0\,
      Q => \storage_data2_reg[55]\(9),
      R => '0'
    );
\storage_data2[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^tdm_user_data_ready\,
      I1 => tdm_user_data_valid,
      O => storage_data2_0
    );
\storage_data2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(0),
      Q => storage_data2(0),
      R => '0'
    );
\storage_data2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(10),
      Q => storage_data2(10),
      R => '0'
    );
\storage_data2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(11),
      Q => storage_data2(11),
      R => '0'
    );
\storage_data2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(12),
      Q => storage_data2(12),
      R => '0'
    );
\storage_data2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(13),
      Q => storage_data2(13),
      R => '0'
    );
\storage_data2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(14),
      Q => storage_data2(14),
      R => '0'
    );
\storage_data2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(15),
      Q => storage_data2(15),
      R => '0'
    );
\storage_data2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(16),
      Q => storage_data2(16),
      R => '0'
    );
\storage_data2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(17),
      Q => storage_data2(17),
      R => '0'
    );
\storage_data2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(18),
      Q => storage_data2(18),
      R => '0'
    );
\storage_data2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(19),
      Q => storage_data2(19),
      R => '0'
    );
\storage_data2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(1),
      Q => storage_data2(1),
      R => '0'
    );
\storage_data2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(20),
      Q => storage_data2(20),
      R => '0'
    );
\storage_data2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(21),
      Q => storage_data2(21),
      R => '0'
    );
\storage_data2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(22),
      Q => storage_data2(22),
      R => '0'
    );
\storage_data2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(23),
      Q => storage_data2(23),
      R => '0'
    );
\storage_data2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(24),
      Q => storage_data2(24),
      R => '0'
    );
\storage_data2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(25),
      Q => storage_data2(25),
      R => '0'
    );
\storage_data2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(26),
      Q => storage_data2(26),
      R => '0'
    );
\storage_data2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(27),
      Q => storage_data2(27),
      R => '0'
    );
\storage_data2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(28),
      Q => storage_data2(28),
      R => '0'
    );
\storage_data2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(29),
      Q => storage_data2(29),
      R => '0'
    );
\storage_data2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(2),
      Q => storage_data2(2),
      R => '0'
    );
\storage_data2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(30),
      Q => storage_data2(30),
      R => '0'
    );
\storage_data2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(31),
      Q => storage_data2(31),
      R => '0'
    );
\storage_data2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(32),
      Q => storage_data2(32),
      R => '0'
    );
\storage_data2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(33),
      Q => storage_data2(33),
      R => '0'
    );
\storage_data2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(34),
      Q => storage_data2(34),
      R => '0'
    );
\storage_data2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(35),
      Q => storage_data2(35),
      R => '0'
    );
\storage_data2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(36),
      Q => storage_data2(36),
      R => '0'
    );
\storage_data2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(37),
      Q => storage_data2(37),
      R => '0'
    );
\storage_data2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(38),
      Q => storage_data2(38),
      R => '0'
    );
\storage_data2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(39),
      Q => storage_data2(39),
      R => '0'
    );
\storage_data2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(3),
      Q => storage_data2(3),
      R => '0'
    );
\storage_data2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(40),
      Q => storage_data2(40),
      R => '0'
    );
\storage_data2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(41),
      Q => storage_data2(41),
      R => '0'
    );
\storage_data2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(42),
      Q => storage_data2(42),
      R => '0'
    );
\storage_data2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(43),
      Q => storage_data2(44),
      R => '0'
    );
\storage_data2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(4),
      Q => storage_data2(4),
      R => '0'
    );
\storage_data2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(5),
      Q => storage_data2(5),
      R => '0'
    );
\storage_data2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(6),
      Q => storage_data2(6),
      R => '0'
    );
\storage_data2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(7),
      Q => storage_data2(7),
      R => '0'
    );
\storage_data2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(8),
      Q => storage_data2(8),
      R => '0'
    );
\storage_data2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2_0,
      D => \tdm_data_out_reg[53]\(9),
      Q => storage_data2(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_asitv10_axisc_register_slice__parameterized0\ is
  port (
    out0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_aurora_tx_tvalid : out STD_LOGIC;
    reg_slice_user_data_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_c2c_aurora_tx_tdata : out STD_LOGIC_VECTOR ( 50 downto 0 );
    axi_c2c_aurora_tx_tready : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 50 downto 0 );
    rx_user_reset : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    \storage_data2_reg[63]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_asitv10_axisc_register_slice__parameterized0\ : entity is "axi_chip2chip_v4_2_11_asitv10_axisc_register_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_asitv10_axisc_register_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_asitv10_axisc_register_slice__parameterized0\ is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[2]\ : signal is "yes";
  signal areset_d : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^axi_c2c_aurora_tx_tvalid\ : STD_LOGIC;
  signal \^out0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute RTL_KEEP of out0 : signal is "yes";
  signal \^reg_slice_user_data_ready\ : STD_LOGIC;
  signal s_ready_i_i_1_n_0 : STD_LOGIC;
  signal s_ready_i_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_3_n_0\ : STD_LOGIC;
  signal \state[0]_i_4_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal storage_data1 : STD_LOGIC;
  signal \storage_data1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[38]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[39]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[55]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[56]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[57]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[58]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[59]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[61]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \storage_data1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal storage_data2 : STD_LOGIC;
  signal \storage_data2_reg_n_0_[0]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[10]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[11]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[12]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[13]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[14]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[15]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[16]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[17]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[18]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[19]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[1]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[20]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[21]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[22]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[23]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[24]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[25]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[26]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[27]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[28]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[29]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[2]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[30]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[31]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[32]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[33]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[34]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[35]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[36]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[37]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[38]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[39]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[3]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[40]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[41]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[42]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[4]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[55]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[56]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[57]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[58]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[59]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[5]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[61]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[6]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[7]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[8]\ : STD_LOGIC;
  signal \storage_data2_reg_n_0_[9]\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[3]\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \areset_d_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \areset_d_reg[1]\ : label is "no";
begin
  axi_c2c_aurora_tx_tvalid <= \^axi_c2c_aurora_tx_tvalid\;
  out0(0) <= \^out0\(0);
  reg_slice_user_data_ready <= \^reg_slice_user_data_ready\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \state_reg[0]_0\(0),
      I2 => axi_c2c_aurora_tx_tready,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \state_reg[0]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => axi_c2c_aurora_tx_tready,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4447"
    )
        port map (
      I0 => \state_reg[0]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => axi_c2c_aurora_tx_tready,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \state_reg[0]_0\(0),
      I1 => axi_c2c_aurora_tx_tready,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[3]_i_1__0_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \state[0]_i_2_n_0\,
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => \state[0]_i_1_n_0\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \state[0]_i_2_n_0\,
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => \state[0]_i_1_n_0\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \state[0]_i_2_n_0\,
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => \state[0]_i_1_n_0\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \state[0]_i_2_n_0\,
      D => \FSM_onehot_state[3]_i_1__0_n_0\,
      Q => \^out0\(0),
      R => \state[0]_i_1_n_0\
    );
\areset_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => rx_user_reset,
      Q => areset_d(0),
      R => '0'
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => areset_d(0),
      Q => areset_d(1),
      R => '0'
    );
s_ready_i: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => axi_c2c_aurora_tx_tready,
      I2 => \state_reg[0]_0\(0),
      O => s_ready_i_n_0
    );
s_ready_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD500FF00C0"
    )
        port map (
      I0 => s_ready_i_n_0,
      I1 => axi_c2c_aurora_tx_tready,
      I2 => \^out0\(0),
      I3 => areset_d(0),
      I4 => areset_d(1),
      I5 => \^reg_slice_user_data_ready\,
      O => s_ready_i_i_1_n_0
    );
s_ready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => s_ready_i_i_1_n_0,
      Q => \^reg_slice_user_data_ready\,
      R => rx_user_reset
    );
\state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rx_user_reset,
      I1 => areset_d(0),
      I2 => areset_d(1),
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FADAF888"
    )
        port map (
      I0 => axi_c2c_aurora_tx_tready,
      I1 => \^out0\(0),
      I2 => \state_reg[0]_0\(0),
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => \state[0]_i_4_n_0\,
      O => \state[0]_i_2_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"64F0"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => axi_c2c_aurora_tx_tready,
      I2 => \state_reg[0]_0\(0),
      I3 => \^axi_c2c_aurora_tx_tvalid\,
      O => \state[0]_i_3_n_0\
    );
\state[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => areset_d(1),
      I1 => areset_d(0),
      O => \state[0]_i_4_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DACA"
    )
        port map (
      I0 => \state_reg[0]_0\(0),
      I1 => axi_c2c_aurora_tx_tready,
      I2 => \^axi_c2c_aurora_tx_tvalid\,
      I3 => \state_reg_n_0_[1]\,
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \state[0]_i_2_n_0\,
      D => \state[0]_i_3_n_0\,
      Q => \^axi_c2c_aurora_tx_tvalid\,
      R => \state[0]_i_1_n_0\
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => axi_c2c_phy_clk,
      CE => \state[0]_i_2_n_0\,
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      S => \state[0]_i_1_n_0\
    );
\storage_data1[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[0]\,
      I1 => \^out0\(0),
      I2 => D(0),
      O => \storage_data1[0]_i_1__0_n_0\
    );
\storage_data1[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[10]\,
      I1 => \^out0\(0),
      I2 => D(10),
      O => \storage_data1[10]_i_1__0_n_0\
    );
\storage_data1[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[11]\,
      I1 => \^out0\(0),
      I2 => D(11),
      O => \storage_data1[11]_i_1__0_n_0\
    );
\storage_data1[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[12]\,
      I1 => \^out0\(0),
      I2 => D(12),
      O => \storage_data1[12]_i_1__0_n_0\
    );
\storage_data1[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[13]\,
      I1 => \^out0\(0),
      I2 => D(13),
      O => \storage_data1[13]_i_1__0_n_0\
    );
\storage_data1[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[14]\,
      I1 => \^out0\(0),
      I2 => D(14),
      O => \storage_data1[14]_i_1__0_n_0\
    );
\storage_data1[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[15]\,
      I1 => \^out0\(0),
      I2 => D(15),
      O => \storage_data1[15]_i_1__0_n_0\
    );
\storage_data1[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[16]\,
      I1 => \^out0\(0),
      I2 => D(16),
      O => \storage_data1[16]_i_1__0_n_0\
    );
\storage_data1[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[17]\,
      I1 => \^out0\(0),
      I2 => D(17),
      O => \storage_data1[17]_i_1__0_n_0\
    );
\storage_data1[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[18]\,
      I1 => \^out0\(0),
      I2 => D(18),
      O => \storage_data1[18]_i_1__0_n_0\
    );
\storage_data1[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[19]\,
      I1 => \^out0\(0),
      I2 => D(19),
      O => \storage_data1[19]_i_1__0_n_0\
    );
\storage_data1[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[1]\,
      I1 => \^out0\(0),
      I2 => D(1),
      O => \storage_data1[1]_i_1__0_n_0\
    );
\storage_data1[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[20]\,
      I1 => \^out0\(0),
      I2 => D(20),
      O => \storage_data1[20]_i_1__0_n_0\
    );
\storage_data1[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[21]\,
      I1 => \^out0\(0),
      I2 => D(21),
      O => \storage_data1[21]_i_1__0_n_0\
    );
\storage_data1[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[22]\,
      I1 => \^out0\(0),
      I2 => D(22),
      O => \storage_data1[22]_i_1__0_n_0\
    );
\storage_data1[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[23]\,
      I1 => \^out0\(0),
      I2 => D(23),
      O => \storage_data1[23]_i_1__0_n_0\
    );
\storage_data1[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[24]\,
      I1 => \^out0\(0),
      I2 => D(24),
      O => \storage_data1[24]_i_1__0_n_0\
    );
\storage_data1[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[25]\,
      I1 => \^out0\(0),
      I2 => D(25),
      O => \storage_data1[25]_i_1__0_n_0\
    );
\storage_data1[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[26]\,
      I1 => \^out0\(0),
      I2 => D(26),
      O => \storage_data1[26]_i_1__0_n_0\
    );
\storage_data1[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[27]\,
      I1 => \^out0\(0),
      I2 => D(27),
      O => \storage_data1[27]_i_1__0_n_0\
    );
\storage_data1[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[28]\,
      I1 => \^out0\(0),
      I2 => D(28),
      O => \storage_data1[28]_i_1__0_n_0\
    );
\storage_data1[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[29]\,
      I1 => \^out0\(0),
      I2 => D(29),
      O => \storage_data1[29]_i_1__0_n_0\
    );
\storage_data1[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[2]\,
      I1 => \^out0\(0),
      I2 => D(2),
      O => \storage_data1[2]_i_1__0_n_0\
    );
\storage_data1[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[30]\,
      I1 => \^out0\(0),
      I2 => D(30),
      O => \storage_data1[30]_i_1__0_n_0\
    );
\storage_data1[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[31]\,
      I1 => \^out0\(0),
      I2 => D(31),
      O => \storage_data1[31]_i_1__0_n_0\
    );
\storage_data1[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[32]\,
      I1 => \^out0\(0),
      I2 => D(32),
      O => \storage_data1[32]_i_1__0_n_0\
    );
\storage_data1[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[33]\,
      I1 => \^out0\(0),
      I2 => D(33),
      O => \storage_data1[33]_i_1__0_n_0\
    );
\storage_data1[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[34]\,
      I1 => \^out0\(0),
      I2 => D(34),
      O => \storage_data1[34]_i_1__0_n_0\
    );
\storage_data1[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[35]\,
      I1 => \^out0\(0),
      I2 => D(35),
      O => \storage_data1[35]_i_1__0_n_0\
    );
\storage_data1[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[36]\,
      I1 => \^out0\(0),
      I2 => D(36),
      O => \storage_data1[36]_i_1__0_n_0\
    );
\storage_data1[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[37]\,
      I1 => \^out0\(0),
      I2 => D(37),
      O => \storage_data1[37]_i_1__0_n_0\
    );
\storage_data1[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[38]\,
      I1 => \^out0\(0),
      I2 => D(38),
      O => \storage_data1[38]_i_1__0_n_0\
    );
\storage_data1[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[39]\,
      I1 => \^out0\(0),
      I2 => D(39),
      O => \storage_data1[39]_i_1__0_n_0\
    );
\storage_data1[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[3]\,
      I1 => \^out0\(0),
      I2 => D(3),
      O => \storage_data1[3]_i_1__0_n_0\
    );
\storage_data1[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[40]\,
      I1 => \^out0\(0),
      I2 => D(40),
      O => \storage_data1[40]_i_1__0_n_0\
    );
\storage_data1[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[41]\,
      I1 => \^out0\(0),
      I2 => D(41),
      O => \storage_data1[41]_i_1__0_n_0\
    );
\storage_data1[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[42]\,
      I1 => \^out0\(0),
      I2 => D(42),
      O => \storage_data1[42]_i_1__0_n_0\
    );
\storage_data1[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[4]\,
      I1 => \^out0\(0),
      I2 => D(4),
      O => \storage_data1[4]_i_1__0_n_0\
    );
\storage_data1[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[55]\,
      I1 => \^out0\(0),
      I2 => D(43),
      O => \storage_data1[55]_i_1_n_0\
    );
\storage_data1[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[56]\,
      I1 => \^out0\(0),
      I2 => D(44),
      O => \storage_data1[56]_i_1_n_0\
    );
\storage_data1[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[57]\,
      I1 => \^out0\(0),
      I2 => D(45),
      O => \storage_data1[57]_i_1_n_0\
    );
\storage_data1[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[58]\,
      I1 => \^out0\(0),
      I2 => D(46),
      O => \storage_data1[58]_i_1_n_0\
    );
\storage_data1[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[59]\,
      I1 => \^out0\(0),
      I2 => D(47),
      O => \storage_data1[59]_i_1_n_0\
    );
\storage_data1[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[5]\,
      I1 => \^out0\(0),
      I2 => D(5),
      O => \storage_data1[5]_i_1__0_n_0\
    );
\storage_data1[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[61]\,
      I1 => \^out0\(0),
      I2 => D(49),
      O => \storage_data1[61]_i_1_n_0\
    );
\storage_data1[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0C0C0"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \^out0\(0),
      I2 => axi_c2c_aurora_tx_tready,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => \state_reg[0]_0\(0),
      O => storage_data1
    );
\storage_data1[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[6]\,
      I1 => \^out0\(0),
      I2 => D(6),
      O => \storage_data1[6]_i_1__0_n_0\
    );
\storage_data1[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[7]\,
      I1 => \^out0\(0),
      I2 => D(7),
      O => \storage_data1[7]_i_1__0_n_0\
    );
\storage_data1[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[8]\,
      I1 => \^out0\(0),
      I2 => D(8),
      O => \storage_data1[8]_i_1__0_n_0\
    );
\storage_data1[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \storage_data2_reg_n_0_[9]\,
      I1 => \^out0\(0),
      I2 => D(9),
      O => \storage_data1[9]_i_1__0_n_0\
    );
\storage_data1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[0]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(0),
      R => '0'
    );
\storage_data1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[10]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(10),
      R => '0'
    );
\storage_data1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[11]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(11),
      R => '0'
    );
\storage_data1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[12]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(12),
      R => '0'
    );
\storage_data1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[13]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(13),
      R => '0'
    );
\storage_data1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[14]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(14),
      R => '0'
    );
\storage_data1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[15]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(15),
      R => '0'
    );
\storage_data1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[16]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(16),
      R => '0'
    );
\storage_data1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[17]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(17),
      R => '0'
    );
\storage_data1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[18]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(18),
      R => '0'
    );
\storage_data1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[19]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(19),
      R => '0'
    );
\storage_data1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[1]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(1),
      R => '0'
    );
\storage_data1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[20]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(20),
      R => '0'
    );
\storage_data1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[21]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(21),
      R => '0'
    );
\storage_data1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[22]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(22),
      R => '0'
    );
\storage_data1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[23]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(23),
      R => '0'
    );
\storage_data1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[24]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(24),
      R => '0'
    );
\storage_data1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[25]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(25),
      R => '0'
    );
\storage_data1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[26]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(26),
      R => '0'
    );
\storage_data1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[27]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(27),
      R => '0'
    );
\storage_data1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[28]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(28),
      R => '0'
    );
\storage_data1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[29]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(29),
      R => '0'
    );
\storage_data1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[2]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(2),
      R => '0'
    );
\storage_data1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[30]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(30),
      R => '0'
    );
\storage_data1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[31]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(31),
      R => '0'
    );
\storage_data1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[32]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(32),
      R => '0'
    );
\storage_data1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[33]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(33),
      R => '0'
    );
\storage_data1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[34]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(34),
      R => '0'
    );
\storage_data1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[35]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(35),
      R => '0'
    );
\storage_data1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[36]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(36),
      R => '0'
    );
\storage_data1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[37]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(37),
      R => '0'
    );
\storage_data1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[38]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(38),
      R => '0'
    );
\storage_data1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[39]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(39),
      R => '0'
    );
\storage_data1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[3]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(3),
      R => '0'
    );
\storage_data1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[40]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(40),
      R => '0'
    );
\storage_data1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[41]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(41),
      R => '0'
    );
\storage_data1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[42]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(42),
      R => '0'
    );
\storage_data1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[4]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(4),
      R => '0'
    );
\storage_data1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[55]_i_1_n_0\,
      Q => axi_c2c_aurora_tx_tdata(43),
      R => '0'
    );
\storage_data1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[56]_i_1_n_0\,
      Q => axi_c2c_aurora_tx_tdata(44),
      R => '0'
    );
\storage_data1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[57]_i_1_n_0\,
      Q => axi_c2c_aurora_tx_tdata(45),
      R => '0'
    );
\storage_data1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[58]_i_1_n_0\,
      Q => axi_c2c_aurora_tx_tdata(46),
      R => '0'
    );
\storage_data1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[59]_i_1_n_0\,
      Q => axi_c2c_aurora_tx_tdata(47),
      R => '0'
    );
\storage_data1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[5]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(5),
      R => '0'
    );
\storage_data1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data2_reg[63]_0\(0),
      Q => axi_c2c_aurora_tx_tdata(48),
      R => '0'
    );
\storage_data1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[61]_i_1_n_0\,
      Q => axi_c2c_aurora_tx_tdata(49),
      R => '0'
    );
\storage_data1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data2_reg[63]_0\(1),
      Q => axi_c2c_aurora_tx_tdata(50),
      R => '0'
    );
\storage_data1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[6]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(6),
      R => '0'
    );
\storage_data1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[7]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(7),
      R => '0'
    );
\storage_data1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[8]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(8),
      R => '0'
    );
\storage_data1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data1,
      D => \storage_data1[9]_i_1__0_n_0\,
      Q => axi_c2c_aurora_tx_tdata(9),
      R => '0'
    );
\storage_data2[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^reg_slice_user_data_ready\,
      I1 => \state_reg[0]_0\(0),
      O => storage_data2
    );
\storage_data2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(0),
      Q => \storage_data2_reg_n_0_[0]\,
      R => '0'
    );
\storage_data2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(10),
      Q => \storage_data2_reg_n_0_[10]\,
      R => '0'
    );
\storage_data2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(11),
      Q => \storage_data2_reg_n_0_[11]\,
      R => '0'
    );
\storage_data2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(12),
      Q => \storage_data2_reg_n_0_[12]\,
      R => '0'
    );
\storage_data2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(13),
      Q => \storage_data2_reg_n_0_[13]\,
      R => '0'
    );
\storage_data2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(14),
      Q => \storage_data2_reg_n_0_[14]\,
      R => '0'
    );
\storage_data2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(15),
      Q => \storage_data2_reg_n_0_[15]\,
      R => '0'
    );
\storage_data2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(16),
      Q => \storage_data2_reg_n_0_[16]\,
      R => '0'
    );
\storage_data2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(17),
      Q => \storage_data2_reg_n_0_[17]\,
      R => '0'
    );
\storage_data2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(18),
      Q => \storage_data2_reg_n_0_[18]\,
      R => '0'
    );
\storage_data2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(19),
      Q => \storage_data2_reg_n_0_[19]\,
      R => '0'
    );
\storage_data2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(1),
      Q => \storage_data2_reg_n_0_[1]\,
      R => '0'
    );
\storage_data2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(20),
      Q => \storage_data2_reg_n_0_[20]\,
      R => '0'
    );
\storage_data2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(21),
      Q => \storage_data2_reg_n_0_[21]\,
      R => '0'
    );
\storage_data2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(22),
      Q => \storage_data2_reg_n_0_[22]\,
      R => '0'
    );
\storage_data2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(23),
      Q => \storage_data2_reg_n_0_[23]\,
      R => '0'
    );
\storage_data2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(24),
      Q => \storage_data2_reg_n_0_[24]\,
      R => '0'
    );
\storage_data2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(25),
      Q => \storage_data2_reg_n_0_[25]\,
      R => '0'
    );
\storage_data2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(26),
      Q => \storage_data2_reg_n_0_[26]\,
      R => '0'
    );
\storage_data2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(27),
      Q => \storage_data2_reg_n_0_[27]\,
      R => '0'
    );
\storage_data2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(28),
      Q => \storage_data2_reg_n_0_[28]\,
      R => '0'
    );
\storage_data2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(29),
      Q => \storage_data2_reg_n_0_[29]\,
      R => '0'
    );
\storage_data2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(2),
      Q => \storage_data2_reg_n_0_[2]\,
      R => '0'
    );
\storage_data2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(30),
      Q => \storage_data2_reg_n_0_[30]\,
      R => '0'
    );
\storage_data2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(31),
      Q => \storage_data2_reg_n_0_[31]\,
      R => '0'
    );
\storage_data2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(32),
      Q => \storage_data2_reg_n_0_[32]\,
      R => '0'
    );
\storage_data2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(33),
      Q => \storage_data2_reg_n_0_[33]\,
      R => '0'
    );
\storage_data2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(34),
      Q => \storage_data2_reg_n_0_[34]\,
      R => '0'
    );
\storage_data2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(35),
      Q => \storage_data2_reg_n_0_[35]\,
      R => '0'
    );
\storage_data2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(36),
      Q => \storage_data2_reg_n_0_[36]\,
      R => '0'
    );
\storage_data2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(37),
      Q => \storage_data2_reg_n_0_[37]\,
      R => '0'
    );
\storage_data2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(38),
      Q => \storage_data2_reg_n_0_[38]\,
      R => '0'
    );
\storage_data2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(39),
      Q => \storage_data2_reg_n_0_[39]\,
      R => '0'
    );
\storage_data2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(3),
      Q => \storage_data2_reg_n_0_[3]\,
      R => '0'
    );
\storage_data2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(40),
      Q => \storage_data2_reg_n_0_[40]\,
      R => '0'
    );
\storage_data2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(41),
      Q => \storage_data2_reg_n_0_[41]\,
      R => '0'
    );
\storage_data2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(42),
      Q => \storage_data2_reg_n_0_[42]\,
      R => '0'
    );
\storage_data2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(4),
      Q => \storage_data2_reg_n_0_[4]\,
      R => '0'
    );
\storage_data2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(43),
      Q => \storage_data2_reg_n_0_[55]\,
      R => '0'
    );
\storage_data2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(44),
      Q => \storage_data2_reg_n_0_[56]\,
      R => '0'
    );
\storage_data2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(45),
      Q => \storage_data2_reg_n_0_[57]\,
      R => '0'
    );
\storage_data2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(46),
      Q => \storage_data2_reg_n_0_[58]\,
      R => '0'
    );
\storage_data2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(47),
      Q => \storage_data2_reg_n_0_[59]\,
      R => '0'
    );
\storage_data2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(5),
      Q => \storage_data2_reg_n_0_[5]\,
      R => '0'
    );
\storage_data2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(48),
      Q => Q(0),
      R => '0'
    );
\storage_data2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(49),
      Q => \storage_data2_reg_n_0_[61]\,
      R => '0'
    );
\storage_data2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(50),
      Q => Q(1),
      R => '0'
    );
\storage_data2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(6),
      Q => \storage_data2_reg_n_0_[6]\,
      R => '0'
    );
\storage_data2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(7),
      Q => \storage_data2_reg_n_0_[7]\,
      R => '0'
    );
\storage_data2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(8),
      Q => \storage_data2_reg_n_0_[8]\,
      R => '0'
    );
\storage_data2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => storage_data2,
      D => D(9),
      Q => \storage_data2_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_aurora_standard_cc_module is
  port (
    aurora_do_cc : out STD_LOGIC;
    aurora_pma_init_out : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    aurora_init_clk : in STD_LOGIC;
    aurora_pma_init_in : in STD_LOGIC;
    axi_c2c_aurora_channel_up : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_aurora_standard_cc_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_aurora_standard_cc_module is
  signal DO_CC_i_1_n_0 : STD_LOGIC;
  signal DO_CC_i_2_n_0 : STD_LOGIC;
  signal cc_count_r : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \cc_count_r_reg_n_0_[5]\ : STD_LOGIC;
  signal count_13d_flop_r : STD_LOGIC;
  signal count_13d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_13d_flop_r_i_2_n_0 : STD_LOGIC;
  signal count_13d_flop_r_i_3_n_0 : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal count_16d_flop_r : STD_LOGIC;
  signal count_16d_flop_r0 : STD_LOGIC;
  signal count_16d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_16d_flop_r_i_3_n_0 : STD_LOGIC;
  signal count_16d_flop_r_i_4_n_0 : STD_LOGIC;
  signal \count_16d_srl_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal count_24d_flop_r : STD_LOGIC;
  signal count_24d_flop_r0 : STD_LOGIC;
  signal count_24d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_3_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_4_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_5_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_6_n_0 : STD_LOGIC;
  signal count_24d_srl_r0 : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal gt_reset_i_delayed : STD_LOGIC;
  signal gt_reset_i_delayed_r1 : STD_LOGIC;
  signal gt_reset_i_delayed_r2 : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of gt_reset_i_delayed_r2 : signal is std.standard.true;
  signal p_1_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal pma_init_assertion : STD_LOGIC;
  signal pma_init_assertion_i_1_n_0 : STD_LOGIC;
  signal pma_init_assertion_i_2_n_0 : STD_LOGIC;
  signal pma_init_assertion_i_3_n_0 : STD_LOGIC;
  signal pma_init_assertion_i_4_n_0 : STD_LOGIC;
  signal pma_init_assertion_i_5_n_0 : STD_LOGIC;
  signal pma_init_assertion_i_6_n_0 : STD_LOGIC;
  signal pma_init_assertion_i_7_n_0 : STD_LOGIC;
  signal pma_init_assertion_i_8_n_0 : STD_LOGIC;
  signal pma_init_assertion_r : STD_LOGIC;
  attribute MARK_DEBUG of pma_init_assertion_r : signal is std.standard.true;
  signal pma_init_pulse_width_cnt : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute MARK_DEBUG of pma_init_pulse_width_cnt : signal is std.standard.true;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of pma_init_pulse_width_cnt : signal is "true";
  signal \pma_init_pulse_width_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__0_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__0_n_1\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__0_n_2\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__0_n_3\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__0_n_4\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__0_n_5\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__0_n_6\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__0_n_7\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__1_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__1_n_1\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__1_n_2\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__1_n_3\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__1_n_4\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__1_n_5\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__1_n_6\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__1_n_7\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__2_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__2_n_1\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__2_n_2\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__2_n_3\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__2_n_4\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__2_n_5\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__2_n_6\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__2_n_7\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__3_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__3_n_1\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__3_n_2\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__3_n_3\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__3_n_4\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__3_n_5\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__3_n_6\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__3_n_7\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__4_n_2\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__4_n_3\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__4_n_5\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__4_n_6\ : STD_LOGIC;
  signal \pma_init_pulse_width_cnt_reg0_carry__4_n_7\ : STD_LOGIC;
  signal pma_init_pulse_width_cnt_reg0_carry_i_1_n_0 : STD_LOGIC;
  signal pma_init_pulse_width_cnt_reg0_carry_i_2_n_0 : STD_LOGIC;
  signal pma_init_pulse_width_cnt_reg0_carry_i_3_n_0 : STD_LOGIC;
  signal pma_init_pulse_width_cnt_reg0_carry_i_4_n_0 : STD_LOGIC;
  signal pma_init_pulse_width_cnt_reg0_carry_n_0 : STD_LOGIC;
  signal pma_init_pulse_width_cnt_reg0_carry_n_1 : STD_LOGIC;
  signal pma_init_pulse_width_cnt_reg0_carry_n_2 : STD_LOGIC;
  signal pma_init_pulse_width_cnt_reg0_carry_n_3 : STD_LOGIC;
  signal pma_init_pulse_width_cnt_reg0_carry_n_4 : STD_LOGIC;
  signal pma_init_pulse_width_cnt_reg0_carry_n_5 : STD_LOGIC;
  signal pma_init_pulse_width_cnt_reg0_carry_n_6 : STD_LOGIC;
  signal pma_init_pulse_width_cnt_reg0_carry_n_7 : STD_LOGIC;
  signal \pma_init_stage_reg[126]_srl30_n_0\ : STD_LOGIC;
  signal \pma_init_stage_reg[32]_srl32_n_1\ : STD_LOGIC;
  signal \pma_init_stage_reg[64]_srl32_n_1\ : STD_LOGIC;
  signal \pma_init_stage_reg[96]_srl32_n_1\ : STD_LOGIC;
  signal \pma_init_stage_reg_n_0_[0]\ : STD_LOGIC;
  signal reset_r : STD_LOGIC;
  signal \NLW_pma_init_pulse_width_cnt_reg0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_pma_init_pulse_width_cnt_reg0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pma_init_stage_reg[126]_srl30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pma_init_stage_reg[32]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pma_init_stage_reg[64]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_pma_init_stage_reg[96]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of gt_reset_i_delayed_r2_reg : label is "yes";
  attribute KEEP of pma_init_assertion_r_reg : label is "yes";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[0]\ : label is "yes";
  attribute mark_debug_string : string;
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[0]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[10]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[10]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[11]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[11]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[12]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[12]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[13]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[13]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[14]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[14]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[15]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[15]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[16]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[16]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[17]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[17]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[18]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[18]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[19]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[19]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[1]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[1]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[20]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[20]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[21]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[21]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[22]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[22]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[23]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[23]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[2]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[2]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[3]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[3]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[4]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[4]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[5]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[5]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[6]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[6]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[7]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[7]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[8]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[8]\ : label is "true";
  attribute KEEP of \pma_init_pulse_width_cnt_reg[9]\ : label is "yes";
  attribute mark_debug_string of \pma_init_pulse_width_cnt_reg[9]\ : label is "true";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \pma_init_stage_reg[126]_srl30\ : label is "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg ";
  attribute srl_name : string;
  attribute srl_name of \pma_init_stage_reg[126]_srl30\ : label is "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl30 ";
  attribute srl_bus_name of \pma_init_stage_reg[32]_srl32\ : label is "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg ";
  attribute srl_name of \pma_init_stage_reg[32]_srl32\ : label is "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32 ";
  attribute srl_bus_name of \pma_init_stage_reg[64]_srl32\ : label is "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg ";
  attribute srl_name of \pma_init_stage_reg[64]_srl32\ : label is "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[64]_srl32 ";
  attribute srl_bus_name of \pma_init_stage_reg[96]_srl32\ : label is "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg ";
  attribute srl_name of \pma_init_stage_reg[96]_srl32\ : label is "inst/\master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[96]_srl32 ";
begin
DO_CC0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => cc_count_r(3),
      I1 => \cc_count_r_reg_n_0_[5]\,
      I2 => cc_count_r(4),
      I3 => cc_count_r(1),
      I4 => cc_count_r(2),
      I5 => cc_count_r(0),
      O => p_1_in
    );
DO_CC_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_c2c_aurora_channel_up,
      O => DO_CC_i_1_n_0
    );
DO_CC_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => p_1_in,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => \count_16d_srl_r_reg_n_0_[14]\,
      I3 => \count_24d_srl_r_reg_n_0_[22]\,
      I4 => reset_r,
      I5 => axi_c2c_aurora_channel_up,
      O => DO_CC_i_2_n_0
    );
DO_CC_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => DO_CC_i_2_n_0,
      Q => aurora_do_cc,
      R => DO_CC_i_1_n_0
    );
aurora_pma_init_out_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pma_init_assertion,
      I1 => gt_reset_i_delayed,
      O => aurora_pma_init_out
    );
\cc_count_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[22]\,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => \count_13d_srl_r_reg_n_0_[11]\,
      I3 => axi_c2c_aurora_channel_up,
      O => p_2_out(5)
    );
\cc_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => p_2_out(5),
      Q => cc_count_r(0),
      R => '0'
    );
\cc_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => cc_count_r(0),
      Q => cc_count_r(1),
      R => '0'
    );
\cc_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => cc_count_r(1),
      Q => cc_count_r(2),
      R => '0'
    );
\cc_count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => cc_count_r(2),
      Q => cc_count_r(3),
      R => '0'
    );
\cc_count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => cc_count_r(3),
      Q => cc_count_r(4),
      R => '0'
    );
\cc_count_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => cc_count_r(4),
      Q => \cc_count_r_reg_n_0_[5]\,
      R => '0'
    );
count_13d_flop_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => count_13d_flop_r_i_2_n_0,
      I2 => count_13d_flop_r_i_3_n_0,
      I3 => reset_r,
      O => count_13d_flop_r_i_1_n_0
    );
count_13d_flop_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[9]\,
      I1 => \count_13d_srl_r_reg_n_0_[8]\,
      I2 => \count_13d_srl_r_reg_n_0_[11]\,
      I3 => \count_13d_srl_r_reg_n_0_[10]\,
      I4 => \count_13d_srl_r_reg_n_0_[6]\,
      I5 => \count_13d_srl_r_reg_n_0_[7]\,
      O => count_13d_flop_r_i_2_n_0
    );
count_13d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[3]\,
      I1 => \count_13d_srl_r_reg_n_0_[2]\,
      I2 => \count_13d_srl_r_reg_n_0_[5]\,
      I3 => \count_13d_srl_r_reg_n_0_[4]\,
      I4 => \count_13d_srl_r_reg_n_0_[0]\,
      I5 => \count_13d_srl_r_reg_n_0_[1]\,
      O => count_13d_flop_r_i_3_n_0
    );
count_13d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => count_13d_flop_r_i_1_n_0,
      Q => count_13d_flop_r,
      R => DO_CC_i_1_n_0
    );
\count_13d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => count_13d_flop_r,
      Q => \count_13d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_13d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[9]\,
      Q => \count_13d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_13d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[10]\,
      Q => \count_13d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_13d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[0]\,
      Q => \count_13d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_13d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[1]\,
      Q => \count_13d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_13d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[2]\,
      Q => \count_13d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_13d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[3]\,
      Q => \count_13d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_13d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[4]\,
      Q => \count_13d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_13d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[5]\,
      Q => \count_13d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_13d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[6]\,
      Q => \count_13d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_13d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[7]\,
      Q => \count_13d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_13d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[8]\,
      Q => \count_13d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
count_16d_flop_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[14]\,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => count_16d_flop_r0,
      I3 => count_16d_flop_r,
      O => count_16d_flop_r_i_1_n_0
    );
count_16d_flop_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => count_16d_flop_r_i_3_n_0,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => reset_r,
      I3 => \count_16d_srl_r_reg_n_0_[12]\,
      I4 => \count_16d_srl_r_reg_n_0_[13]\,
      I5 => count_16d_flop_r_i_4_n_0,
      O => count_16d_flop_r0
    );
count_16d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[3]\,
      I1 => \count_16d_srl_r_reg_n_0_[2]\,
      I2 => \count_16d_srl_r_reg_n_0_[5]\,
      I3 => \count_16d_srl_r_reg_n_0_[4]\,
      I4 => \count_16d_srl_r_reg_n_0_[0]\,
      I5 => \count_16d_srl_r_reg_n_0_[1]\,
      O => count_16d_flop_r_i_3_n_0
    );
count_16d_flop_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[9]\,
      I1 => \count_16d_srl_r_reg_n_0_[8]\,
      I2 => \count_16d_srl_r_reg_n_0_[11]\,
      I3 => \count_16d_srl_r_reg_n_0_[10]\,
      I4 => \count_16d_srl_r_reg_n_0_[6]\,
      I5 => \count_16d_srl_r_reg_n_0_[7]\,
      O => count_16d_flop_r_i_4_n_0
    );
count_16d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => count_16d_flop_r_i_1_n_0,
      Q => count_16d_flop_r,
      R => DO_CC_i_1_n_0
    );
\count_16d_srl_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => axi_c2c_aurora_channel_up,
      O => \count_16d_srl_r[0]_i_1_n_0\
    );
\count_16d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => count_16d_flop_r,
      Q => \count_16d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_16d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[9]\,
      Q => \count_16d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_16d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[10]\,
      Q => \count_16d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_16d_srl_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[11]\,
      Q => \count_16d_srl_r_reg_n_0_[12]\,
      R => '0'
    );
\count_16d_srl_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[12]\,
      Q => \count_16d_srl_r_reg_n_0_[13]\,
      R => '0'
    );
\count_16d_srl_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[13]\,
      Q => \count_16d_srl_r_reg_n_0_[14]\,
      R => '0'
    );
\count_16d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[0]\,
      Q => \count_16d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_16d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[1]\,
      Q => \count_16d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_16d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[2]\,
      Q => \count_16d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_16d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[3]\,
      Q => \count_16d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_16d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[4]\,
      Q => \count_16d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_16d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[5]\,
      Q => \count_16d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_16d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[6]\,
      Q => \count_16d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_16d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[7]\,
      Q => \count_16d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_16d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[8]\,
      Q => \count_16d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
count_24d_flop_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[22]\,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => \count_16d_srl_r_reg_n_0_[14]\,
      I3 => count_24d_flop_r0,
      I4 => count_24d_flop_r,
      O => count_24d_flop_r_i_1_n_0
    );
count_24d_flop_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => count_24d_flop_r_i_3_n_0,
      I1 => count_24d_flop_r_i_4_n_0,
      I2 => count_24d_flop_r_i_5_n_0,
      I3 => count_24d_flop_r_i_6_n_0,
      O => count_24d_flop_r0
    );
count_24d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[9]\,
      I1 => \count_24d_srl_r_reg_n_0_[8]\,
      I2 => \count_24d_srl_r_reg_n_0_[11]\,
      I3 => \count_24d_srl_r_reg_n_0_[10]\,
      I4 => \count_24d_srl_r_reg_n_0_[6]\,
      I5 => \count_24d_srl_r_reg_n_0_[7]\,
      O => count_24d_flop_r_i_3_n_0
    );
count_24d_flop_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[21]\,
      I1 => \count_24d_srl_r_reg_n_0_[20]\,
      I2 => reset_r,
      I3 => \count_24d_srl_r_reg_n_0_[22]\,
      I4 => \count_24d_srl_r_reg_n_0_[18]\,
      I5 => \count_24d_srl_r_reg_n_0_[19]\,
      O => count_24d_flop_r_i_4_n_0
    );
count_24d_flop_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[15]\,
      I1 => \count_24d_srl_r_reg_n_0_[14]\,
      I2 => \count_24d_srl_r_reg_n_0_[17]\,
      I3 => \count_24d_srl_r_reg_n_0_[16]\,
      I4 => \count_24d_srl_r_reg_n_0_[12]\,
      I5 => \count_24d_srl_r_reg_n_0_[13]\,
      O => count_24d_flop_r_i_5_n_0
    );
count_24d_flop_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[3]\,
      I1 => \count_24d_srl_r_reg_n_0_[2]\,
      I2 => \count_24d_srl_r_reg_n_0_[5]\,
      I3 => \count_24d_srl_r_reg_n_0_[4]\,
      I4 => \count_24d_srl_r_reg_n_0_[0]\,
      I5 => \count_24d_srl_r_reg_n_0_[1]\,
      O => count_24d_flop_r_i_6_n_0
    );
count_24d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => count_24d_flop_r_i_1_n_0,
      Q => count_24d_flop_r,
      R => DO_CC_i_1_n_0
    );
\count_24d_srl_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => axi_c2c_aurora_channel_up,
      O => count_24d_srl_r0
    );
\count_24d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => count_24d_flop_r,
      Q => \count_24d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_24d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[9]\,
      Q => \count_24d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_24d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[10]\,
      Q => \count_24d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_24d_srl_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[11]\,
      Q => \count_24d_srl_r_reg_n_0_[12]\,
      R => '0'
    );
\count_24d_srl_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[12]\,
      Q => \count_24d_srl_r_reg_n_0_[13]\,
      R => '0'
    );
\count_24d_srl_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[13]\,
      Q => \count_24d_srl_r_reg_n_0_[14]\,
      R => '0'
    );
\count_24d_srl_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[14]\,
      Q => \count_24d_srl_r_reg_n_0_[15]\,
      R => '0'
    );
\count_24d_srl_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[15]\,
      Q => \count_24d_srl_r_reg_n_0_[16]\,
      R => '0'
    );
\count_24d_srl_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[16]\,
      Q => \count_24d_srl_r_reg_n_0_[17]\,
      R => '0'
    );
\count_24d_srl_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[17]\,
      Q => \count_24d_srl_r_reg_n_0_[18]\,
      R => '0'
    );
\count_24d_srl_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[18]\,
      Q => \count_24d_srl_r_reg_n_0_[19]\,
      R => '0'
    );
\count_24d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[0]\,
      Q => \count_24d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_24d_srl_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[19]\,
      Q => \count_24d_srl_r_reg_n_0_[20]\,
      R => '0'
    );
\count_24d_srl_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[20]\,
      Q => \count_24d_srl_r_reg_n_0_[21]\,
      R => '0'
    );
\count_24d_srl_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[21]\,
      Q => \count_24d_srl_r_reg_n_0_[22]\,
      R => '0'
    );
\count_24d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[1]\,
      Q => \count_24d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_24d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[2]\,
      Q => \count_24d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_24d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[3]\,
      Q => \count_24d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_24d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[4]\,
      Q => \count_24d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_24d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[5]\,
      Q => \count_24d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_24d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[6]\,
      Q => \count_24d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_24d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[7]\,
      Q => \count_24d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_24d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[8]\,
      Q => \count_24d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
gt_reset_i_delayed_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => '1',
      D => gt_reset_i_delayed,
      Q => gt_reset_i_delayed_r1,
      R => '0'
    );
gt_reset_i_delayed_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => '1',
      D => gt_reset_i_delayed_r1,
      Q => gt_reset_i_delayed_r2,
      R => '0'
    );
pma_init_assertion_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => gt_reset_i_delayed_r2,
      I1 => gt_reset_i_delayed_r1,
      I2 => pma_init_assertion,
      I3 => pma_init_assertion_i_2_n_0,
      O => pma_init_assertion_i_1_n_0
    );
pma_init_assertion_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => pma_init_assertion_i_3_n_0,
      I1 => pma_init_assertion_i_4_n_0,
      I2 => pma_init_assertion_i_5_n_0,
      I3 => pma_init_assertion_i_6_n_0,
      I4 => pma_init_assertion_i_7_n_0,
      I5 => pma_init_assertion_i_8_n_0,
      O => pma_init_assertion_i_2_n_0
    );
pma_init_assertion_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(17),
      I1 => pma_init_pulse_width_cnt(16),
      I2 => pma_init_pulse_width_cnt(19),
      I3 => pma_init_pulse_width_cnt(18),
      O => pma_init_assertion_i_3_n_0
    );
pma_init_assertion_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(21),
      I1 => pma_init_pulse_width_cnt(20),
      I2 => pma_init_pulse_width_cnt(23),
      I3 => pma_init_pulse_width_cnt(22),
      O => pma_init_assertion_i_4_n_0
    );
pma_init_assertion_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(9),
      I1 => pma_init_pulse_width_cnt(8),
      I2 => pma_init_pulse_width_cnt(11),
      I3 => pma_init_pulse_width_cnt(10),
      O => pma_init_assertion_i_5_n_0
    );
pma_init_assertion_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(13),
      I1 => pma_init_pulse_width_cnt(12),
      I2 => pma_init_pulse_width_cnt(15),
      I3 => pma_init_pulse_width_cnt(14),
      O => pma_init_assertion_i_6_n_0
    );
pma_init_assertion_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(5),
      I1 => pma_init_pulse_width_cnt(4),
      I2 => pma_init_pulse_width_cnt(7),
      I3 => pma_init_pulse_width_cnt(6),
      O => pma_init_assertion_i_7_n_0
    );
pma_init_assertion_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(1),
      I1 => pma_init_pulse_width_cnt(0),
      I2 => pma_init_pulse_width_cnt(3),
      I3 => pma_init_pulse_width_cnt(2),
      O => pma_init_assertion_i_8_n_0
    );
pma_init_assertion_r_reg: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => '1',
      D => pma_init_assertion,
      Q => pma_init_assertion_r,
      R => '0'
    );
pma_init_assertion_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aurora_init_clk,
      CE => '1',
      D => pma_init_assertion_i_1_n_0,
      Q => pma_init_assertion,
      R => '0'
    );
\pma_init_pulse_width_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(0),
      O => \pma_init_pulse_width_cnt[0]_i_1_n_0\
    );
pma_init_pulse_width_cnt_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pma_init_pulse_width_cnt_reg0_carry_n_0,
      CO(2) => pma_init_pulse_width_cnt_reg0_carry_n_1,
      CO(1) => pma_init_pulse_width_cnt_reg0_carry_n_2,
      CO(0) => pma_init_pulse_width_cnt_reg0_carry_n_3,
      CYINIT => pma_init_pulse_width_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3) => pma_init_pulse_width_cnt_reg0_carry_n_4,
      O(2) => pma_init_pulse_width_cnt_reg0_carry_n_5,
      O(1) => pma_init_pulse_width_cnt_reg0_carry_n_6,
      O(0) => pma_init_pulse_width_cnt_reg0_carry_n_7,
      S(3) => pma_init_pulse_width_cnt_reg0_carry_i_1_n_0,
      S(2) => pma_init_pulse_width_cnt_reg0_carry_i_2_n_0,
      S(1) => pma_init_pulse_width_cnt_reg0_carry_i_3_n_0,
      S(0) => pma_init_pulse_width_cnt_reg0_carry_i_4_n_0
    );
\pma_init_pulse_width_cnt_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pma_init_pulse_width_cnt_reg0_carry_n_0,
      CO(3) => \pma_init_pulse_width_cnt_reg0_carry__0_n_0\,
      CO(2) => \pma_init_pulse_width_cnt_reg0_carry__0_n_1\,
      CO(1) => \pma_init_pulse_width_cnt_reg0_carry__0_n_2\,
      CO(0) => \pma_init_pulse_width_cnt_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pma_init_pulse_width_cnt_reg0_carry__0_n_4\,
      O(2) => \pma_init_pulse_width_cnt_reg0_carry__0_n_5\,
      O(1) => \pma_init_pulse_width_cnt_reg0_carry__0_n_6\,
      O(0) => \pma_init_pulse_width_cnt_reg0_carry__0_n_7\,
      S(3) => \pma_init_pulse_width_cnt_reg0_carry__0_i_1_n_0\,
      S(2) => \pma_init_pulse_width_cnt_reg0_carry__0_i_2_n_0\,
      S(1) => \pma_init_pulse_width_cnt_reg0_carry__0_i_3_n_0\,
      S(0) => \pma_init_pulse_width_cnt_reg0_carry__0_i_4_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(8),
      O => \pma_init_pulse_width_cnt_reg0_carry__0_i_1_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(7),
      O => \pma_init_pulse_width_cnt_reg0_carry__0_i_2_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(6),
      O => \pma_init_pulse_width_cnt_reg0_carry__0_i_3_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(5),
      O => \pma_init_pulse_width_cnt_reg0_carry__0_i_4_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pma_init_pulse_width_cnt_reg0_carry__0_n_0\,
      CO(3) => \pma_init_pulse_width_cnt_reg0_carry__1_n_0\,
      CO(2) => \pma_init_pulse_width_cnt_reg0_carry__1_n_1\,
      CO(1) => \pma_init_pulse_width_cnt_reg0_carry__1_n_2\,
      CO(0) => \pma_init_pulse_width_cnt_reg0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pma_init_pulse_width_cnt_reg0_carry__1_n_4\,
      O(2) => \pma_init_pulse_width_cnt_reg0_carry__1_n_5\,
      O(1) => \pma_init_pulse_width_cnt_reg0_carry__1_n_6\,
      O(0) => \pma_init_pulse_width_cnt_reg0_carry__1_n_7\,
      S(3) => \pma_init_pulse_width_cnt_reg0_carry__1_i_1_n_0\,
      S(2) => \pma_init_pulse_width_cnt_reg0_carry__1_i_2_n_0\,
      S(1) => \pma_init_pulse_width_cnt_reg0_carry__1_i_3_n_0\,
      S(0) => \pma_init_pulse_width_cnt_reg0_carry__1_i_4_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(12),
      O => \pma_init_pulse_width_cnt_reg0_carry__1_i_1_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(11),
      O => \pma_init_pulse_width_cnt_reg0_carry__1_i_2_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(10),
      O => \pma_init_pulse_width_cnt_reg0_carry__1_i_3_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(9),
      O => \pma_init_pulse_width_cnt_reg0_carry__1_i_4_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pma_init_pulse_width_cnt_reg0_carry__1_n_0\,
      CO(3) => \pma_init_pulse_width_cnt_reg0_carry__2_n_0\,
      CO(2) => \pma_init_pulse_width_cnt_reg0_carry__2_n_1\,
      CO(1) => \pma_init_pulse_width_cnt_reg0_carry__2_n_2\,
      CO(0) => \pma_init_pulse_width_cnt_reg0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pma_init_pulse_width_cnt_reg0_carry__2_n_4\,
      O(2) => \pma_init_pulse_width_cnt_reg0_carry__2_n_5\,
      O(1) => \pma_init_pulse_width_cnt_reg0_carry__2_n_6\,
      O(0) => \pma_init_pulse_width_cnt_reg0_carry__2_n_7\,
      S(3) => \pma_init_pulse_width_cnt_reg0_carry__2_i_1_n_0\,
      S(2) => \pma_init_pulse_width_cnt_reg0_carry__2_i_2_n_0\,
      S(1) => \pma_init_pulse_width_cnt_reg0_carry__2_i_3_n_0\,
      S(0) => \pma_init_pulse_width_cnt_reg0_carry__2_i_4_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(16),
      O => \pma_init_pulse_width_cnt_reg0_carry__2_i_1_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(15),
      O => \pma_init_pulse_width_cnt_reg0_carry__2_i_2_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(14),
      O => \pma_init_pulse_width_cnt_reg0_carry__2_i_3_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(13),
      O => \pma_init_pulse_width_cnt_reg0_carry__2_i_4_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \pma_init_pulse_width_cnt_reg0_carry__2_n_0\,
      CO(3) => \pma_init_pulse_width_cnt_reg0_carry__3_n_0\,
      CO(2) => \pma_init_pulse_width_cnt_reg0_carry__3_n_1\,
      CO(1) => \pma_init_pulse_width_cnt_reg0_carry__3_n_2\,
      CO(0) => \pma_init_pulse_width_cnt_reg0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pma_init_pulse_width_cnt_reg0_carry__3_n_4\,
      O(2) => \pma_init_pulse_width_cnt_reg0_carry__3_n_5\,
      O(1) => \pma_init_pulse_width_cnt_reg0_carry__3_n_6\,
      O(0) => \pma_init_pulse_width_cnt_reg0_carry__3_n_7\,
      S(3) => \pma_init_pulse_width_cnt_reg0_carry__3_i_1_n_0\,
      S(2) => \pma_init_pulse_width_cnt_reg0_carry__3_i_2_n_0\,
      S(1) => \pma_init_pulse_width_cnt_reg0_carry__3_i_3_n_0\,
      S(0) => \pma_init_pulse_width_cnt_reg0_carry__3_i_4_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(20),
      O => \pma_init_pulse_width_cnt_reg0_carry__3_i_1_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(19),
      O => \pma_init_pulse_width_cnt_reg0_carry__3_i_2_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(18),
      O => \pma_init_pulse_width_cnt_reg0_carry__3_i_3_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(17),
      O => \pma_init_pulse_width_cnt_reg0_carry__3_i_4_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \pma_init_pulse_width_cnt_reg0_carry__3_n_0\,
      CO(3 downto 2) => \NLW_pma_init_pulse_width_cnt_reg0_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \pma_init_pulse_width_cnt_reg0_carry__4_n_2\,
      CO(0) => \pma_init_pulse_width_cnt_reg0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_pma_init_pulse_width_cnt_reg0_carry__4_O_UNCONNECTED\(3),
      O(2) => \pma_init_pulse_width_cnt_reg0_carry__4_n_5\,
      O(1) => \pma_init_pulse_width_cnt_reg0_carry__4_n_6\,
      O(0) => \pma_init_pulse_width_cnt_reg0_carry__4_n_7\,
      S(3) => '0',
      S(2) => \pma_init_pulse_width_cnt_reg0_carry__4_i_1_n_0\,
      S(1) => \pma_init_pulse_width_cnt_reg0_carry__4_i_2_n_0\,
      S(0) => \pma_init_pulse_width_cnt_reg0_carry__4_i_3_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(23),
      O => \pma_init_pulse_width_cnt_reg0_carry__4_i_1_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(22),
      O => \pma_init_pulse_width_cnt_reg0_carry__4_i_2_n_0\
    );
\pma_init_pulse_width_cnt_reg0_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(21),
      O => \pma_init_pulse_width_cnt_reg0_carry__4_i_3_n_0\
    );
pma_init_pulse_width_cnt_reg0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(4),
      O => pma_init_pulse_width_cnt_reg0_carry_i_1_n_0
    );
pma_init_pulse_width_cnt_reg0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(3),
      O => pma_init_pulse_width_cnt_reg0_carry_i_2_n_0
    );
pma_init_pulse_width_cnt_reg0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(2),
      O => pma_init_pulse_width_cnt_reg0_carry_i_3_n_0
    );
pma_init_pulse_width_cnt_reg0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_init_pulse_width_cnt(1),
      O => pma_init_pulse_width_cnt_reg0_carry_i_4_n_0
    );
\pma_init_pulse_width_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => \pma_init_pulse_width_cnt[0]_i_1_n_0\,
      Q => pma_init_pulse_width_cnt(0),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => \pma_init_pulse_width_cnt_reg0_carry__1_n_6\,
      Q => pma_init_pulse_width_cnt(10),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => \pma_init_pulse_width_cnt_reg0_carry__1_n_5\,
      Q => pma_init_pulse_width_cnt(11),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => \pma_init_pulse_width_cnt_reg0_carry__1_n_4\,
      Q => pma_init_pulse_width_cnt(12),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => \pma_init_pulse_width_cnt_reg0_carry__2_n_7\,
      Q => pma_init_pulse_width_cnt(13),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => \pma_init_pulse_width_cnt_reg0_carry__2_n_6\,
      Q => pma_init_pulse_width_cnt(14),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => \pma_init_pulse_width_cnt_reg0_carry__2_n_5\,
      Q => pma_init_pulse_width_cnt(15),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => \pma_init_pulse_width_cnt_reg0_carry__2_n_4\,
      Q => pma_init_pulse_width_cnt(16),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => \pma_init_pulse_width_cnt_reg0_carry__3_n_7\,
      Q => pma_init_pulse_width_cnt(17),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => \pma_init_pulse_width_cnt_reg0_carry__3_n_6\,
      Q => pma_init_pulse_width_cnt(18),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => \pma_init_pulse_width_cnt_reg0_carry__3_n_5\,
      Q => pma_init_pulse_width_cnt(19),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => pma_init_pulse_width_cnt_reg0_carry_n_7,
      Q => pma_init_pulse_width_cnt(1),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => \pma_init_pulse_width_cnt_reg0_carry__3_n_4\,
      Q => pma_init_pulse_width_cnt(20),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => \pma_init_pulse_width_cnt_reg0_carry__4_n_7\,
      Q => pma_init_pulse_width_cnt(21),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => \pma_init_pulse_width_cnt_reg0_carry__4_n_6\,
      Q => pma_init_pulse_width_cnt(22),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => \pma_init_pulse_width_cnt_reg0_carry__4_n_5\,
      Q => pma_init_pulse_width_cnt(23),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => pma_init_pulse_width_cnt_reg0_carry_n_6,
      Q => pma_init_pulse_width_cnt(2),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => pma_init_pulse_width_cnt_reg0_carry_n_5,
      Q => pma_init_pulse_width_cnt(3),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => pma_init_pulse_width_cnt_reg0_carry_n_4,
      Q => pma_init_pulse_width_cnt(4),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => \pma_init_pulse_width_cnt_reg0_carry__0_n_7\,
      Q => pma_init_pulse_width_cnt(5),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => \pma_init_pulse_width_cnt_reg0_carry__0_n_6\,
      Q => pma_init_pulse_width_cnt(6),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => \pma_init_pulse_width_cnt_reg0_carry__0_n_5\,
      Q => pma_init_pulse_width_cnt(7),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => \pma_init_pulse_width_cnt_reg0_carry__0_n_4\,
      Q => pma_init_pulse_width_cnt(8),
      R => '0'
    );
\pma_init_pulse_width_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aurora_init_clk,
      CE => pma_init_assertion,
      D => \pma_init_pulse_width_cnt_reg0_carry__1_n_7\,
      Q => pma_init_pulse_width_cnt(9),
      R => '0'
    );
\pma_init_stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aurora_init_clk,
      CE => '1',
      D => aurora_pma_init_in,
      Q => \pma_init_stage_reg_n_0_[0]\,
      R => '0'
    );
\pma_init_stage_reg[126]_srl30\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11101",
      CE => '1',
      CLK => aurora_init_clk,
      D => \pma_init_stage_reg[96]_srl32_n_1\,
      Q => \pma_init_stage_reg[126]_srl30_n_0\,
      Q31 => \NLW_pma_init_stage_reg[126]_srl30_Q31_UNCONNECTED\
    );
\pma_init_stage_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aurora_init_clk,
      CE => '1',
      D => \pma_init_stage_reg[126]_srl30_n_0\,
      Q => gt_reset_i_delayed,
      R => '0'
    );
\pma_init_stage_reg[32]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aurora_init_clk,
      D => \pma_init_stage_reg_n_0_[0]\,
      Q => \NLW_pma_init_stage_reg[32]_srl32_Q_UNCONNECTED\,
      Q31 => \pma_init_stage_reg[32]_srl32_n_1\
    );
\pma_init_stage_reg[64]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aurora_init_clk,
      D => \pma_init_stage_reg[32]_srl32_n_1\,
      Q => \NLW_pma_init_stage_reg[64]_srl32_Q_UNCONNECTED\,
      Q31 => \pma_init_stage_reg[64]_srl32_n_1\
    );
\pma_init_stage_reg[96]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aurora_init_clk,
      D => \pma_init_stage_reg[64]_srl32_n_1\,
      Q => \NLW_pma_init_stage_reg[96]_srl32_Q_UNCONNECTED\,
      Q31 => \pma_init_stage_reg[96]_srl32_n_1\
    );
reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => DO_CC_i_1_n_0,
      Q => reset_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_decoder is
  port (
    rd_ch_data_valid : out STD_LOGIC;
    br_ch_data_valid : out STD_LOGIC;
    next_int_ch3_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \slot_select_reg[1]\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \intr_data_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \intr_data_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \intr_data_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \intr_data_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_user_reset : in STD_LOGIC;
    ch0_valid0 : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    ch1_valid0 : in STD_LOGIC;
    ch2_valid0 : in STD_LOGIC;
    \slot_count_reg[2]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    tx_phy_ready : in STD_LOGIC;
    send_ch0 : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    data_out : in STD_LOGIC_VECTOR ( 52 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_decoder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_decoder is
  signal \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \intr_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \intr_data[3]_i_3_n_0\ : STD_LOGIC;
  signal \intr_data[3]_i_4_n_0\ : STD_LOGIC;
  signal \intr_data[3]_i_5_n_0\ : STD_LOGIC;
  signal \intr_data[3]_i_6_n_0\ : STD_LOGIC;
  signal \intr_data[3]_i_7_n_0\ : STD_LOGIC;
  signal \intr_data[3]_i_8_n_0\ : STD_LOGIC;
  signal \intr_data[3]_i_9_n_0\ : STD_LOGIC;
  signal rx_ch0_valid : STD_LOGIC;
  signal rx_dec_data : STD_LOGIC_VECTOR ( 49 downto 42 );
  signal \slot_select[3]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \slot_select[1]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \slot_select[3]_i_2\ : label is "soft_lutpair32";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(41 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(41 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
ch0_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => ch0_valid0,
      Q => rx_ch0_valid,
      R => rx_user_reset
    );
ch1_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => ch1_valid0,
      Q => rd_ch_data_valid,
      R => rx_user_reset
    );
ch2_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => ch2_valid0,
      Q => br_ch_data_valid,
      R => rx_user_reset
    );
\ctrl_info_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(0),
      Q => \^q\(0),
      R => rx_user_reset
    );
\ctrl_info_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(1),
      Q => \^q\(1),
      R => rx_user_reset
    );
\ctrl_info_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(2),
      Q => \^q\(2),
      R => rx_user_reset
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      R => rx_user_reset
    );
\data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(13),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(10),
      R => rx_user_reset
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(14),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(11),
      R => rx_user_reset
    );
\data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(15),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(12),
      R => rx_user_reset
    );
\data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(16),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(13),
      R => rx_user_reset
    );
\data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(17),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(14),
      R => rx_user_reset
    );
\data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(18),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(15),
      R => rx_user_reset
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(19),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(16),
      R => rx_user_reset
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(20),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(17),
      R => rx_user_reset
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(21),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(18),
      R => rx_user_reset
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(22),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(19),
      R => rx_user_reset
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      R => rx_user_reset
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(23),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(20),
      R => rx_user_reset
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(24),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(21),
      R => rx_user_reset
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(25),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(22),
      R => rx_user_reset
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(26),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(23),
      R => rx_user_reset
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(27),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(24),
      R => rx_user_reset
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(28),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(25),
      R => rx_user_reset
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(29),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(26),
      R => rx_user_reset
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(30),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(27),
      R => rx_user_reset
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(31),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(28),
      R => rx_user_reset
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(32),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(29),
      R => rx_user_reset
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      R => rx_user_reset
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(33),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(30),
      R => rx_user_reset
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(34),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(31),
      R => rx_user_reset
    );
\data_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(35),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(32),
      R => rx_user_reset
    );
\data_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(36),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(33),
      R => rx_user_reset
    );
\data_out_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(37),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(34),
      R => rx_user_reset
    );
\data_out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(38),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(35),
      R => rx_user_reset
    );
\data_out_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(39),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(36),
      R => rx_user_reset
    );
\data_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(40),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(37),
      R => rx_user_reset
    );
\data_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(41),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(38),
      R => rx_user_reset
    );
\data_out_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(42),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(39),
      R => rx_user_reset
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(6),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      R => rx_user_reset
    );
\data_out_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(43),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(40),
      R => rx_user_reset
    );
\data_out_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(44),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(41),
      R => rx_user_reset
    );
\data_out_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(45),
      Q => rx_dec_data(42),
      R => rx_user_reset
    );
\data_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(46),
      Q => rx_dec_data(43),
      R => rx_user_reset
    );
\data_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(47),
      Q => rx_dec_data(44),
      R => rx_user_reset
    );
\data_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(48),
      Q => rx_dec_data(45),
      R => rx_user_reset
    );
\data_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(49),
      Q => rx_dec_data(46),
      R => rx_user_reset
    );
\data_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(50),
      Q => rx_dec_data(47),
      R => rx_user_reset
    );
\data_out_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(51),
      Q => rx_dec_data(48),
      R => rx_user_reset
    );
\data_out_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(52),
      Q => rx_dec_data(49),
      R => rx_user_reset
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(7),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      R => rx_user_reset
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(8),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      R => rx_user_reset
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(9),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      R => rx_user_reset
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(10),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      R => rx_user_reset
    );
\data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(11),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      R => rx_user_reset
    );
\data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_out(12),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(9),
      R => rx_user_reset
    );
\intr_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \intr_data[3]_i_2_n_0\,
      I1 => \intr_data[3]_i_3_n_0\,
      I2 => \intr_data[3]_i_4_n_0\,
      I3 => \intr_data[3]_i_5_n_0\,
      I4 => \intr_data[3]_i_6_n_0\,
      O => E(0)
    );
\intr_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(34),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(35),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(32),
      I3 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(33),
      I4 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(37),
      I5 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(36),
      O => \intr_data[3]_i_2_n_0\
    );
\intr_data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(28),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(29),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(26),
      I3 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(27),
      I4 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(31),
      I5 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(30),
      O => \intr_data[3]_i_3_n_0\
    );
\intr_data[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rx_dec_data(46),
      I1 => rx_dec_data(47),
      I2 => rx_dec_data(44),
      I3 => rx_dec_data(45),
      I4 => rx_dec_data(49),
      I5 => rx_dec_data(48),
      O => \intr_data[3]_i_4_n_0\
    );
\intr_data[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(40),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(41),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(38),
      I3 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(39),
      I4 => rx_dec_data(43),
      I5 => rx_dec_data(42),
      O => \intr_data[3]_i_5_n_0\
    );
\intr_data[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \intr_data[3]_i_7_n_0\,
      I1 => \intr_data[3]_i_8_n_0\,
      I2 => \intr_data[3]_i_9_n_0\,
      I3 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      I4 => CO(0),
      I5 => rx_ch0_valid,
      O => \intr_data[3]_i_6_n_0\
    );
\intr_data[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(16),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(17),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(14),
      I3 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(15),
      I4 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(19),
      I5 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(18),
      O => \intr_data[3]_i_7_n_0\
    );
\intr_data[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(22),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(23),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(20),
      I3 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(21),
      I4 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(25),
      I5 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(24),
      O => \intr_data[3]_i_8_n_0\
    );
\intr_data[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(10),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(11),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      I3 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(9),
      I4 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(13),
      I5 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(12),
      O => \intr_data[3]_i_9_n_0\
    );
\rx_intr_data1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(24),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(23),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(22),
      O => \intr_data_reg[3]\(3)
    );
\rx_intr_data1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(21),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(20),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(19),
      O => \intr_data_reg[3]\(2)
    );
\rx_intr_data1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(18),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(17),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(16),
      O => \intr_data_reg[3]\(1)
    );
\rx_intr_data1_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(14),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(15),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(13),
      O => \intr_data_reg[3]\(0)
    );
\rx_intr_data1_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(36),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(35),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(34),
      O => \intr_data_reg[3]_0\(3)
    );
\rx_intr_data1_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(33),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(32),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(31),
      O => \intr_data_reg[3]_0\(2)
    );
\rx_intr_data1_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(30),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(29),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(28),
      O => \intr_data_reg[3]_0\(1)
    );
\rx_intr_data1_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(27),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(26),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(25),
      O => \intr_data_reg[3]_0\(0)
    );
\rx_intr_data1_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rx_dec_data(48),
      I1 => rx_dec_data(47),
      I2 => rx_dec_data(46),
      O => \intr_data_reg[3]_1\(3)
    );
\rx_intr_data1_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rx_dec_data(45),
      I1 => rx_dec_data(44),
      I2 => rx_dec_data(43),
      O => \intr_data_reg[3]_1\(2)
    );
\rx_intr_data1_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rx_dec_data(42),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(41),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(40),
      O => \intr_data_reg[3]_1\(1)
    );
\rx_intr_data1_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(39),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(38),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(37),
      O => \intr_data_reg[3]_1\(0)
    );
\rx_intr_data1_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_dec_data(49),
      O => \intr_data_reg[3]_2\(0)
    );
rx_intr_data1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(12),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(11),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(10),
      O => S(3)
    );
rx_intr_data1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(9),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      O => S(2)
    );
rx_intr_data1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      O => S(1)
    );
rx_intr_data1_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      O => S(0)
    );
\slot_select[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(1),
      I1 => tx_phy_ready,
      I2 => empty_fwft_i_reg_0,
      O => \slot_select_reg[1]\
    );
\slot_select[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000E00"
    )
        port map (
      I0 => \slot_select[3]_i_2_n_0\,
      I1 => \slot_count_reg[2]\,
      I2 => \out\,
      I3 => tx_phy_ready,
      I4 => \^q\(2),
      I5 => send_ch0,
      O => next_int_ch3_ready
    );
\slot_select[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFFE0FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => empty_fwft_i_reg,
      I2 => empty_fwft_i_reg_0,
      I3 => tx_phy_ready,
      I4 => \^q\(1),
      O => \slot_select[3]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_ecc_dec is
  port (
    ch0_valid0 : out STD_LOGIC;
    data_out : out STD_LOGIC_VECTOR ( 52 downto 0 );
    ch2_valid0 : out STD_LOGIC;
    ch1_valid0 : out STD_LOGIC;
    ecc_error : out STD_LOGIC;
    rx_phy_ready : in STD_LOGIC;
    axi_c2c_aurora_rx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC;
    axi_c2c_aurora_rx_tvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_ecc_dec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_ecc_dec is
  signal \data_in_flop_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_in_flop_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_in_flop_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_in_flop_reg_n_0_[63]\ : STD_LOGIC;
  signal data_in_valid_flop : STD_LOGIC;
  signal \data_out[32]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[40]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[48]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[50]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[52]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[54]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_10_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_11_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_12_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_13_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_14_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_15_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_16_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_18_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_19_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_20_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_21_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_22_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_23_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_24_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_25_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_26_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_27_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_28_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_29_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_30_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_31_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_32_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_33_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_34_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_35_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_36_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_37_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_38_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_39_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_40_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_41_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_42_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_43_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_44_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_45_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_46_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_5_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_7_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_8_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_9_n_0\ : STD_LOGIC;
  signal dec_data : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \^ecc_error\ : STD_LOGIC;
  signal ecc_error_i_1_n_0 : STD_LOGIC;
  signal \error[1]_i_1_n_0\ : STD_LOGIC;
  signal \error[1]_i_2_n_0\ : STD_LOGIC;
  signal \error[1]_i_4_n_0\ : STD_LOGIC;
  signal \error[1]_i_5_n_0\ : STD_LOGIC;
  signal \error[1]_i_6_n_0\ : STD_LOGIC;
  signal \error[1]_i_7_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_10_in10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_11_in19_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_20_in23_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_28_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in2_in : STD_LOGIC;
  signal p_30_in : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_35_in : STD_LOGIC;
  signal p_36_in : STD_LOGIC;
  signal p_37_in : STD_LOGIC;
  signal p_38_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in15_in : STD_LOGIC;
  signal p_3_in21_in : STD_LOGIC;
  signal p_3_in3_in : STD_LOGIC;
  signal p_40_in : STD_LOGIC;
  signal p_41_in : STD_LOGIC;
  signal p_43_in : STD_LOGIC;
  signal p_45_in : STD_LOGIC;
  signal p_46_in : STD_LOGIC;
  signal p_47_in : STD_LOGIC;
  signal p_48_in : STD_LOGIC;
  signal p_49_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_in16_in : STD_LOGIC;
  signal p_5_in5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_6_in6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_7_in17_in : STD_LOGIC;
  signal p_7_in22_in : STD_LOGIC;
  signal p_7_in25_in : STD_LOGIC;
  signal p_7_in7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_8_in8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal p_9_in18_in : STD_LOGIC;
  signal p_9_in9_in : STD_LOGIC;
  signal rx_ecc_dec_data : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rx_ecc_dec_data_valid : STD_LOGIC;
  signal \syndrome__6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ch0_valid_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of ch1_valid_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \data_out[55]_i_15\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \data_out[55]_i_19\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \data_out[55]_i_20\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \data_out[55]_i_28\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \data_out[55]_i_29\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \data_out[55]_i_30\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \data_out[55]_i_31\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \data_out[55]_i_36\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \data_out[55]_i_37\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \data_out[55]_i_38\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \data_out[55]_i_40\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \data_out[55]_i_45\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \error[1]_i_6\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \error[1]_i_7\ : label is "soft_lutpair7";
begin
  ecc_error <= \^ecc_error\;
ch0_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => rx_ecc_dec_data(1),
      I1 => rx_ecc_dec_data(0),
      I2 => rx_ecc_dec_data_valid,
      I3 => rx_phy_ready,
      I4 => rx_ecc_dec_data(5),
      O => ch0_valid0
    );
ch1_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => rx_ecc_dec_data(0),
      I1 => rx_ecc_dec_data(1),
      I2 => rx_ecc_dec_data_valid,
      I3 => rx_phy_ready,
      I4 => rx_ecc_dec_data(5),
      O => ch1_valid0
    );
ch2_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => rx_ecc_dec_data(1),
      I1 => rx_ecc_dec_data(0),
      I2 => rx_ecc_dec_data_valid,
      I3 => rx_phy_ready,
      I4 => rx_ecc_dec_data(5),
      O => ch2_valid0
    );
\data_in_flop_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(0),
      Q => \data_in_flop_reg_n_0_[0]\,
      R => '0'
    );
\data_in_flop_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(10),
      Q => p_5_in,
      R => '0'
    );
\data_in_flop_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(11),
      Q => p_6_in,
      R => '0'
    );
\data_in_flop_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(12),
      Q => p_7_in17_in,
      R => '0'
    );
\data_in_flop_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(13),
      Q => p_7_in,
      R => '0'
    );
\data_in_flop_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(14),
      Q => p_7_in22_in,
      R => '0'
    );
\data_in_flop_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(15),
      Q => p_8_in,
      R => '0'
    );
\data_in_flop_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(16),
      Q => p_9_in18_in,
      R => '0'
    );
\data_in_flop_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(17),
      Q => p_9_in,
      R => '0'
    );
\data_in_flop_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(18),
      Q => p_7_in25_in,
      R => '0'
    );
\data_in_flop_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(19),
      Q => p_10_in,
      R => '0'
    );
\data_in_flop_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(1),
      Q => p_1_in,
      R => '0'
    );
\data_in_flop_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(20),
      Q => p_11_in19_in,
      R => '0'
    );
\data_in_flop_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(21),
      Q => p_19_in,
      R => '0'
    );
\data_in_flop_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(22),
      Q => p_20_in23_in,
      R => '0'
    );
\data_in_flop_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(23),
      Q => p_1_in1_in,
      R => '0'
    );
\data_in_flop_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(24),
      Q => p_23_in,
      R => '0'
    );
\data_in_flop_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(25),
      Q => p_2_in2_in,
      R => '0'
    );
\data_in_flop_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(26),
      Q => p_3_in3_in,
      R => '0'
    );
\data_in_flop_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(27),
      Q => p_24_in,
      R => '0'
    );
\data_in_flop_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(28),
      Q => p_4_in4_in,
      R => '0'
    );
\data_in_flop_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(29),
      Q => p_35_in,
      R => '0'
    );
\data_in_flop_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(2),
      Q => p_0_in14_in,
      R => '0'
    );
\data_in_flop_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(30),
      Q => p_5_in5_in,
      R => '0'
    );
\data_in_flop_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(31),
      Q => p_25_in,
      R => '0'
    );
\data_in_flop_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(32),
      Q => p_6_in6_in,
      R => '0'
    );
\data_in_flop_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(33),
      Q => p_40_in,
      R => '0'
    );
\data_in_flop_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(34),
      Q => p_7_in7_in,
      R => '0'
    );
\data_in_flop_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(35),
      Q => p_26_in,
      R => '0'
    );
\data_in_flop_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(36),
      Q => p_8_in8_in,
      R => '0'
    );
\data_in_flop_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(37),
      Q => p_36_in,
      R => '0'
    );
\data_in_flop_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(38),
      Q => p_9_in9_in,
      R => '0'
    );
\data_in_flop_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(39),
      Q => p_27_in,
      R => '0'
    );
\data_in_flop_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(3),
      Q => p_0_in0_in,
      R => '0'
    );
\data_in_flop_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(40),
      Q => p_10_in10_in,
      R => '0'
    );
\data_in_flop_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(41),
      Q => p_43_in,
      R => '0'
    );
\data_in_flop_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(42),
      Q => p_11_in,
      R => '0'
    );
\data_in_flop_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(43),
      Q => p_28_in,
      R => '0'
    );
\data_in_flop_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(44),
      Q => p_12_in,
      R => '0'
    );
\data_in_flop_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(45),
      Q => p_37_in,
      R => '0'
    );
\data_in_flop_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(46),
      Q => p_13_in,
      R => '0'
    );
\data_in_flop_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(47),
      Q => p_29_in,
      R => '0'
    );
\data_in_flop_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(48),
      Q => p_14_in,
      R => '0'
    );
\data_in_flop_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(49),
      Q => p_41_in,
      R => '0'
    );
\data_in_flop_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(4),
      Q => p_2_in,
      R => '0'
    );
\data_in_flop_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(50),
      Q => p_15_in,
      R => '0'
    );
\data_in_flop_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(51),
      Q => p_30_in,
      R => '0'
    );
\data_in_flop_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(52),
      Q => p_16_in,
      R => '0'
    );
\data_in_flop_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(53),
      Q => p_38_in,
      R => '0'
    );
\data_in_flop_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(54),
      Q => p_17_in,
      R => '0'
    );
\data_in_flop_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(55),
      Q => p_31_in,
      R => '0'
    );
\data_in_flop_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(56),
      Q => \data_in_flop_reg_n_0_[56]\,
      R => '0'
    );
\data_in_flop_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(57),
      Q => p_49_in,
      R => '0'
    );
\data_in_flop_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(58),
      Q => p_48_in,
      R => '0'
    );
\data_in_flop_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(59),
      Q => p_47_in,
      R => '0'
    );
\data_in_flop_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(5),
      Q => p_3_in15_in,
      R => '0'
    );
\data_in_flop_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(60),
      Q => p_46_in,
      R => '0'
    );
\data_in_flop_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(61),
      Q => p_45_in,
      R => '0'
    );
\data_in_flop_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(62),
      Q => \data_in_flop_reg_n_0_[62]\,
      R => '0'
    );
\data_in_flop_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(63),
      Q => \data_in_flop_reg_n_0_[63]\,
      R => '0'
    );
\data_in_flop_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(6),
      Q => p_3_in,
      R => '0'
    );
\data_in_flop_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(7),
      Q => p_3_in21_in,
      R => '0'
    );
\data_in_flop_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(8),
      Q => p_4_in,
      R => '0'
    );
\data_in_flop_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tdata(9),
      Q => p_5_in16_in,
      R => '0'
    );
data_in_valid_flop_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_aurora_rx_tvalid,
      Q => data_in_valid_flop,
      R => rx_user_reset
    );
\data_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000400"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[52]_i_2_n_0\,
      I4 => \data_out[32]_i_2_n_0\,
      I5 => \data_in_flop_reg_n_0_[0]\,
      O => dec_data(0)
    );
\data_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF04000000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[40]_i_2_n_0\,
      I4 => \data_out[55]_i_6_n_0\,
      I5 => p_5_in,
      O => dec_data(10)
    );
\data_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000400"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[48]_i_2_n_0\,
      I4 => \data_out[50]_i_2_n_0\,
      I5 => p_6_in,
      O => dec_data(11)
    );
\data_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF01000000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[48]_i_2_n_0\,
      I4 => \data_out[52]_i_2_n_0\,
      I5 => p_7_in17_in,
      O => dec_data(12)
    );
\data_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF04000000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[48]_i_2_n_0\,
      I4 => \data_out[52]_i_2_n_0\,
      I5 => p_7_in,
      O => dec_data(13)
    );
\data_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF01000000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[48]_i_2_n_0\,
      I4 => \data_out[54]_i_2_n_0\,
      I5 => p_7_in22_in,
      O => dec_data(14)
    );
\data_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF04000000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[48]_i_2_n_0\,
      I4 => \data_out[54]_i_2_n_0\,
      I5 => p_8_in,
      O => dec_data(15)
    );
\data_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF01000000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[48]_i_2_n_0\,
      I4 => \data_out[55]_i_6_n_0\,
      I5 => p_9_in18_in,
      O => dec_data(16)
    );
\data_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF04000000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[48]_i_2_n_0\,
      I4 => \data_out[55]_i_6_n_0\,
      I5 => p_9_in,
      O => dec_data(17)
    );
\data_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000100"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[55]_i_5_n_0\,
      I4 => \data_out[50]_i_2_n_0\,
      I5 => p_7_in25_in,
      O => dec_data(18)
    );
\data_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000400"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[55]_i_5_n_0\,
      I4 => \data_out[50]_i_2_n_0\,
      I5 => p_10_in,
      O => dec_data(19)
    );
\data_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000400"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[54]_i_2_n_0\,
      I4 => \data_out[32]_i_2_n_0\,
      I5 => p_1_in,
      O => dec_data(1)
    );
\data_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF01000000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[55]_i_5_n_0\,
      I4 => \data_out[52]_i_2_n_0\,
      I5 => p_11_in19_in,
      O => dec_data(20)
    );
\data_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF04000000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[55]_i_5_n_0\,
      I4 => \data_out[52]_i_2_n_0\,
      I5 => p_19_in,
      O => dec_data(21)
    );
\data_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF01000000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[55]_i_5_n_0\,
      I4 => \data_out[54]_i_2_n_0\,
      I5 => p_20_in23_in,
      O => dec_data(22)
    );
\data_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF04000000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[55]_i_5_n_0\,
      I4 => \data_out[54]_i_2_n_0\,
      I5 => p_1_in1_in,
      O => dec_data(23)
    );
\data_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF01000000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[55]_i_5_n_0\,
      I4 => \data_out[55]_i_6_n_0\,
      I5 => p_23_in,
      O => dec_data(24)
    );
\data_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF04000000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[55]_i_5_n_0\,
      I4 => \data_out[55]_i_6_n_0\,
      I5 => p_2_in2_in,
      O => dec_data(25)
    );
\data_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000040"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[50]_i_2_n_0\,
      I4 => \data_out[32]_i_2_n_0\,
      I5 => p_3_in3_in,
      O => dec_data(26)
    );
\data_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00001000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[52]_i_2_n_0\,
      I4 => \data_out[32]_i_2_n_0\,
      I5 => p_24_in,
      O => dec_data(27)
    );
\data_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00004000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[52]_i_2_n_0\,
      I4 => \data_out[32]_i_2_n_0\,
      I5 => p_4_in4_in,
      O => dec_data(28)
    );
\data_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00001000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[54]_i_2_n_0\,
      I4 => \data_out[32]_i_2_n_0\,
      I5 => p_35_in,
      O => dec_data(29)
    );
\data_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000100"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[55]_i_6_n_0\,
      I4 => \data_out[32]_i_2_n_0\,
      I5 => p_0_in14_in,
      O => dec_data(2)
    );
\data_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00004000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[54]_i_2_n_0\,
      I4 => \data_out[32]_i_2_n_0\,
      I5 => p_5_in5_in,
      O => dec_data(30)
    );
\data_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00001000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[55]_i_6_n_0\,
      I4 => \data_out[32]_i_2_n_0\,
      I5 => p_25_in,
      O => dec_data(31)
    );
\data_out[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00004000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[55]_i_6_n_0\,
      I4 => \data_out[32]_i_2_n_0\,
      I5 => p_6_in6_in,
      O => dec_data(32)
    );
\data_out[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEBEEBBEEBEBBE"
    )
        port map (
      I0 => \syndrome__6\(3),
      I1 => \data_out[55]_i_18_n_0\,
      I2 => \data_out[55]_i_19_n_0\,
      I3 => \data_out[55]_i_20_n_0\,
      I4 => \data_out[55]_i_15_n_0\,
      I5 => \data_out[55]_i_21_n_0\,
      O => \data_out[32]_i_2_n_0\
    );
\data_out[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00001000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[40]_i_2_n_0\,
      I4 => \data_out[50]_i_2_n_0\,
      I5 => p_40_in,
      O => dec_data(33)
    );
\data_out[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00004000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[40]_i_2_n_0\,
      I4 => \data_out[50]_i_2_n_0\,
      I5 => p_7_in7_in,
      O => dec_data(34)
    );
\data_out[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF10000000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[40]_i_2_n_0\,
      I4 => \data_out[52]_i_2_n_0\,
      I5 => p_26_in,
      O => dec_data(35)
    );
\data_out[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[40]_i_2_n_0\,
      I4 => \data_out[52]_i_2_n_0\,
      I5 => p_8_in8_in,
      O => dec_data(36)
    );
\data_out[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF10000000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[40]_i_2_n_0\,
      I4 => \data_out[54]_i_2_n_0\,
      I5 => p_36_in,
      O => dec_data(37)
    );
\data_out[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[40]_i_2_n_0\,
      I4 => \data_out[54]_i_2_n_0\,
      I5 => p_9_in9_in,
      O => dec_data(38)
    );
\data_out[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF10000000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[40]_i_2_n_0\,
      I4 => \data_out[55]_i_6_n_0\,
      I5 => p_27_in,
      O => dec_data(39)
    );
\data_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000400"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[55]_i_6_n_0\,
      I4 => \data_out[32]_i_2_n_0\,
      I5 => p_0_in0_in,
      O => dec_data(3)
    );
\data_out[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[40]_i_2_n_0\,
      I4 => \data_out[55]_i_6_n_0\,
      I5 => p_10_in10_in,
      O => dec_data(40)
    );
\data_out[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882822882282882"
    )
        port map (
      I0 => \syndrome__6\(3),
      I1 => \data_out[55]_i_18_n_0\,
      I2 => \data_out[55]_i_19_n_0\,
      I3 => \data_out[55]_i_20_n_0\,
      I4 => \data_out[55]_i_15_n_0\,
      I5 => \data_out[55]_i_21_n_0\,
      O => \data_out[40]_i_2_n_0\
    );
\data_out[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00001000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[48]_i_2_n_0\,
      I4 => \data_out[50]_i_2_n_0\,
      I5 => p_43_in,
      O => dec_data(41)
    );
\data_out[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00004000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[48]_i_2_n_0\,
      I4 => \data_out[50]_i_2_n_0\,
      I5 => p_11_in,
      O => dec_data(42)
    );
\data_out[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF10000000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[48]_i_2_n_0\,
      I4 => \data_out[52]_i_2_n_0\,
      I5 => p_28_in,
      O => dec_data(43)
    );
\data_out[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[48]_i_2_n_0\,
      I4 => \data_out[52]_i_2_n_0\,
      I5 => p_12_in,
      O => dec_data(44)
    );
\data_out[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF10000000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[48]_i_2_n_0\,
      I4 => \data_out[54]_i_2_n_0\,
      I5 => p_37_in,
      O => dec_data(45)
    );
\data_out[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[48]_i_2_n_0\,
      I4 => \data_out[54]_i_2_n_0\,
      I5 => p_13_in,
      O => dec_data(46)
    );
\data_out[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF10000000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[48]_i_2_n_0\,
      I4 => \data_out[55]_i_6_n_0\,
      I5 => p_29_in,
      O => dec_data(47)
    );
\data_out[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[48]_i_2_n_0\,
      I4 => \data_out[55]_i_6_n_0\,
      I5 => p_14_in,
      O => dec_data(48)
    );
\data_out[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096696996"
    )
        port map (
      I0 => \data_out[55]_i_18_n_0\,
      I1 => \data_out[55]_i_19_n_0\,
      I2 => \data_out[55]_i_20_n_0\,
      I3 => \data_out[55]_i_15_n_0\,
      I4 => \data_out[55]_i_21_n_0\,
      I5 => \syndrome__6\(3),
      O => \data_out[48]_i_2_n_0\
    );
\data_out[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00001000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[55]_i_5_n_0\,
      I4 => \data_out[50]_i_2_n_0\,
      I5 => p_41_in,
      O => dec_data(49)
    );
\data_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000400"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[40]_i_2_n_0\,
      I4 => \data_out[50]_i_2_n_0\,
      I5 => p_2_in,
      O => dec_data(4)
    );
\data_out[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00004000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[55]_i_5_n_0\,
      I4 => \data_out[50]_i_2_n_0\,
      I5 => p_15_in,
      O => dec_data(50)
    );
\data_out[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9696FF96FFFF96"
    )
        port map (
      I0 => \data_out[55]_i_22_n_0\,
      I1 => \data_out[55]_i_9_n_0\,
      I2 => \data_out[55]_i_23_n_0\,
      I3 => \data_out[55]_i_24_n_0\,
      I4 => \data_out[55]_i_25_n_0\,
      I5 => \data_out[55]_i_26_n_0\,
      O => \data_out[50]_i_2_n_0\
    );
\data_out[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF10000000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[55]_i_5_n_0\,
      I4 => \data_out[52]_i_2_n_0\,
      I5 => p_30_in,
      O => dec_data(51)
    );
\data_out[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[55]_i_5_n_0\,
      I4 => \data_out[52]_i_2_n_0\,
      I5 => p_16_in,
      O => dec_data(52)
    );
\data_out[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0096960096000096"
    )
        port map (
      I0 => \data_out[55]_i_22_n_0\,
      I1 => \data_out[55]_i_9_n_0\,
      I2 => \data_out[55]_i_23_n_0\,
      I3 => \data_out[55]_i_24_n_0\,
      I4 => \data_out[55]_i_25_n_0\,
      I5 => \data_out[55]_i_26_n_0\,
      O => \data_out[52]_i_2_n_0\
    );
\data_out[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF10000000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[55]_i_5_n_0\,
      I4 => \data_out[54]_i_2_n_0\,
      I5 => p_38_in,
      O => dec_data(53)
    );
\data_out[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[55]_i_5_n_0\,
      I4 => \data_out[54]_i_2_n_0\,
      I5 => p_17_in,
      O => dec_data(54)
    );
\data_out[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0096960096000096"
    )
        port map (
      I0 => \data_out[55]_i_24_n_0\,
      I1 => \data_out[55]_i_25_n_0\,
      I2 => \data_out[55]_i_26_n_0\,
      I3 => \data_out[55]_i_22_n_0\,
      I4 => \data_out[55]_i_9_n_0\,
      I5 => \data_out[55]_i_23_n_0\,
      O => \data_out[54]_i_2_n_0\
    );
\data_out[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF10000000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[55]_i_5_n_0\,
      I4 => \data_out[55]_i_6_n_0\,
      I5 => p_31_in,
      O => dec_data(55)
    );
\data_out[55]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_47_in,
      I1 => p_46_in,
      I2 => p_0_in14_in,
      I3 => \data_in_flop_reg_n_0_[63]\,
      I4 => p_48_in,
      I5 => p_7_in17_in,
      O => \data_out[55]_i_10_n_0\
    );
\data_out[55]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_24_in,
      I1 => p_25_in,
      I2 => \data_out[55]_i_31_n_0\,
      I3 => \data_out[55]_i_32_n_0\,
      I4 => \data_out[55]_i_33_n_0\,
      I5 => \data_out[55]_i_19_n_0\,
      O => \data_out[55]_i_11_n_0\
    );
\data_out[55]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \data_in_flop_reg_n_0_[62]\,
      I1 => \data_out[55]_i_27_n_0\,
      I2 => p_1_in,
      I3 => p_45_in,
      I4 => \data_in_flop_reg_n_0_[56]\,
      I5 => p_49_in,
      O => \data_out[55]_i_12_n_0\
    );
\data_out[55]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \data_out[55]_i_26_n_0\,
      I1 => \data_out[55]_i_34_n_0\,
      I2 => \data_out[55]_i_18_n_0\,
      I3 => \data_out[55]_i_35_n_0\,
      I4 => p_43_in,
      I5 => p_28_in,
      O => \data_out[55]_i_13_n_0\
    );
\data_out[55]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_45_in,
      I1 => \data_out[55]_i_36_n_0\,
      I2 => p_27_in,
      I3 => p_14_in,
      I4 => p_29_in,
      I5 => p_26_in,
      O => \data_out[55]_i_14_n_0\
    );
\data_out[55]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_28_in,
      I1 => p_43_in,
      I2 => \data_out[55]_i_35_n_0\,
      O => \data_out[55]_i_15_n_0\
    );
\data_out[55]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \data_out[55]_i_22_n_0\,
      I1 => \data_out[55]_i_26_n_0\,
      I2 => p_6_in6_in,
      I3 => p_4_in4_in,
      I4 => \data_out[55]_i_37_n_0\,
      I5 => \data_out[55]_i_32_n_0\,
      O => \data_out[55]_i_16_n_0\
    );
\data_out[55]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \data_out[55]_i_38_n_0\,
      I1 => \data_out[55]_i_34_n_0\,
      I2 => \data_out[55]_i_39_n_0\,
      I3 => \data_out[55]_i_30_n_0\,
      I4 => \data_out[55]_i_35_n_0\,
      I5 => \data_out[55]_i_40_n_0\,
      O => \syndrome__6\(3)
    );
\data_out[55]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_9_in18_in,
      I1 => p_29_in,
      I2 => p_20_in23_in,
      I3 => p_23_in,
      I4 => p_7_in22_in,
      O => \data_out[55]_i_18_n_0\
    );
\data_out[55]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_7_in25_in,
      I1 => p_11_in19_in,
      O => \data_out[55]_i_19_n_0\
    );
\data_out[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \data_out[55]_i_7_n_0\,
      I1 => \data_out[55]_i_8_n_0\,
      I2 => \data_out[55]_i_9_n_0\,
      I3 => p_2_in,
      I4 => p_10_in,
      I5 => p_1_in1_in,
      O => \syndrome__6\(0)
    );
\data_out[55]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_37_in,
      I1 => p_13_in,
      I2 => p_10_in,
      I3 => p_1_in1_in,
      I4 => \data_out[55]_i_41_n_0\,
      O => \data_out[55]_i_20_n_0\
    );
\data_out[55]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_7_in,
      I1 => p_14_in,
      I2 => p_9_in,
      I3 => p_12_in,
      I4 => p_16_in,
      I5 => \data_out[55]_i_27_n_0\,
      O => \data_out[55]_i_21_n_0\
    );
\data_out[55]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_24_in,
      I1 => p_25_in,
      O => \data_out[55]_i_22_n_0\
    );
\data_out[55]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \data_out[55]_i_42_n_0\,
      I1 => \data_out[55]_i_43_n_0\,
      I2 => p_26_in,
      I3 => p_3_in15_in,
      I4 => p_27_in,
      I5 => p_5_in16_in,
      O => \data_out[55]_i_23_n_0\
    );
\data_out[55]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \data_out[55]_i_18_n_0\,
      I1 => \data_out[55]_i_34_n_0\,
      I2 => p_2_in2_in,
      I3 => \data_out[55]_i_44_n_0\,
      I4 => \data_out[55]_i_45_n_0\,
      I5 => \data_out[55]_i_46_n_0\,
      O => \data_out[55]_i_24_n_0\
    );
\data_out[55]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_9_in,
      I1 => p_14_in,
      O => \data_out[55]_i_25_n_0\
    );
\data_out[55]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_37_in,
      I1 => p_13_in,
      I2 => p_36_in,
      I3 => p_9_in9_in,
      I4 => p_35_in,
      I5 => p_5_in5_in,
      O => \data_out[55]_i_26_n_0\
    );
\data_out[55]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_6_in,
      I1 => p_8_in,
      O => \data_out[55]_i_27_n_0\
    );
\data_out[55]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_15_in,
      I1 => p_17_in,
      O => \data_out[55]_i_28_n_0\
    );
\data_out[55]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_16_in,
      I1 => p_12_in,
      I2 => p_9_in,
      I3 => p_14_in,
      I4 => p_7_in,
      O => \data_out[55]_i_29_n_0\
    );
\data_out[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBEBBEEBBEBEEB"
    )
        port map (
      I0 => \data_in_flop_reg_n_0_[62]\,
      I1 => \data_out[55]_i_10_n_0\,
      I2 => \data_out[55]_i_9_n_0\,
      I3 => \data_out[55]_i_11_n_0\,
      I4 => \data_out[55]_i_12_n_0\,
      I5 => \data_out[55]_i_13_n_0\,
      O => \data_out[55]_i_3_n_0\
    );
\data_out[55]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_19_in,
      I1 => p_2_in2_in,
      I2 => p_8_in8_in,
      I3 => p_10_in10_in,
      I4 => p_3_in,
      O => \data_out[55]_i_30_n_0\
    );
\data_out[55]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in1_in,
      I1 => p_10_in,
      I2 => p_2_in,
      O => \data_out[55]_i_31_n_0\
    );
\data_out[55]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_7_in7_in,
      I1 => p_40_in,
      I2 => p_11_in,
      I3 => p_3_in3_in,
      O => \data_out[55]_i_32_n_0\
    );
\data_out[55]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in15_in,
      I1 => p_26_in,
      O => \data_out[55]_i_33_n_0\
    );
\data_out[55]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_5_in16_in,
      I1 => p_27_in,
      I2 => p_4_in,
      I3 => p_5_in,
      I4 => p_3_in21_in,
      O => \data_out[55]_i_34_n_0\
    );
\data_out[55]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_15_in,
      I1 => p_17_in,
      I2 => p_38_in,
      I3 => p_31_in,
      I4 => p_30_in,
      I5 => p_41_in,
      O => \data_out[55]_i_35_n_0\
    );
\data_out[55]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_16_in,
      I1 => p_12_in,
      O => \data_out[55]_i_36_n_0\
    );
\data_out[55]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_8_in8_in,
      I1 => p_10_in10_in,
      O => \data_out[55]_i_37_n_0\
    );
\data_out[55]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_7_in7_in,
      I1 => p_40_in,
      I2 => p_11_in19_in,
      I3 => p_7_in25_in,
      O => \data_out[55]_i_38_n_0\
    );
\data_out[55]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_36_in,
      I1 => p_9_in9_in,
      I2 => p_20_in23_in,
      I3 => p_23_in,
      I4 => p_47_in,
      I5 => p_16_in,
      O => \data_out[55]_i_39_n_0\
    );
\data_out[55]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \data_out[55]_i_14_n_0\,
      I1 => \data_out[55]_i_15_n_0\,
      I2 => \data_out[55]_i_16_n_0\,
      O => \syndrome__6\(5)
    );
\data_out[55]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_26_in,
      I1 => p_3_in15_in,
      I2 => p_2_in,
      I3 => p_10_in,
      I4 => p_1_in1_in,
      O => \data_out[55]_i_40_n_0\
    );
\data_out[55]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_11_in,
      I1 => p_19_in,
      I2 => p_2_in2_in,
      I3 => p_7_in17_in,
      I4 => p_46_in,
      O => \data_out[55]_i_41_n_0\
    );
\data_out[55]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_28_in,
      I1 => p_23_in,
      I2 => p_0_in14_in,
      I3 => p_5_in,
      I4 => p_30_in,
      I5 => p_31_in,
      O => \data_out[55]_i_42_n_0\
    );
\data_out[55]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_49_in,
      I1 => p_9_in18_in,
      I2 => p_29_in,
      I3 => p_11_in19_in,
      I4 => p_7_in17_in,
      O => \data_out[55]_i_43_n_0\
    );
\data_out[55]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_38_in,
      I1 => p_31_in,
      O => \data_out[55]_i_44_n_0\
    );
\data_out[55]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_10_in10_in,
      I1 => p_6_in6_in,
      I2 => p_17_in,
      I3 => p_8_in,
      O => \data_out[55]_i_45_n_0\
    );
\data_out[55]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_1_in,
      I1 => p_1_in1_in,
      I2 => p_25_in,
      I3 => p_0_in0_in,
      I4 => p_48_in,
      I5 => p_0_in14_in,
      O => \data_out[55]_i_46_n_0\
    );
\data_out[55]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => \syndrome__6\(3),
      I1 => \data_out[55]_i_18_n_0\,
      I2 => \data_out[55]_i_19_n_0\,
      I3 => \data_out[55]_i_20_n_0\,
      I4 => \data_out[55]_i_15_n_0\,
      I5 => \data_out[55]_i_21_n_0\,
      O => \data_out[55]_i_5_n_0\
    );
\data_out[55]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => \data_out[55]_i_22_n_0\,
      I1 => \data_out[55]_i_9_n_0\,
      I2 => \data_out[55]_i_23_n_0\,
      I3 => \data_out[55]_i_24_n_0\,
      I4 => \data_out[55]_i_25_n_0\,
      I5 => \data_out[55]_i_26_n_0\,
      O => \data_out[55]_i_6_n_0\
    );
\data_out[55]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_13_in,
      I1 => p_7_in7_in,
      I2 => \data_in_flop_reg_n_0_[56]\,
      I3 => p_1_in,
      I4 => p_9_in9_in,
      I5 => p_5_in5_in,
      O => \data_out[55]_i_7_n_0\
    );
\data_out[55]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \data_out[55]_i_27_n_0\,
      I1 => p_3_in3_in,
      I2 => p_11_in,
      I3 => \data_out[55]_i_28_n_0\,
      I4 => p_4_in,
      I5 => p_5_in,
      O => \data_out[55]_i_8_n_0\
    );
\data_out[55]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_4_in4_in,
      I1 => p_6_in6_in,
      I2 => \data_in_flop_reg_n_0_[0]\,
      I3 => p_0_in0_in,
      I4 => \data_out[55]_i_29_n_0\,
      I5 => \data_out[55]_i_30_n_0\,
      O => \data_out[55]_i_9_n_0\
    );
\data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF01000000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[40]_i_2_n_0\,
      I4 => \data_out[52]_i_2_n_0\,
      I5 => p_3_in15_in,
      O => dec_data(5)
    );
\data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF04000000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[40]_i_2_n_0\,
      I4 => \data_out[52]_i_2_n_0\,
      I5 => p_3_in,
      O => dec_data(6)
    );
\data_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF01000000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[40]_i_2_n_0\,
      I4 => \data_out[54]_i_2_n_0\,
      I5 => p_3_in21_in,
      O => dec_data(7)
    );
\data_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF04000000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => \syndrome__6\(0),
      I2 => \syndrome__6\(5),
      I3 => \data_out[40]_i_2_n_0\,
      I4 => \data_out[54]_i_2_n_0\,
      I5 => p_4_in,
      O => dec_data(8)
    );
\data_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF01000000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[55]_i_3_n_0\,
      I2 => \syndrome__6\(5),
      I3 => \data_out[40]_i_2_n_0\,
      I4 => \data_out[55]_i_6_n_0\,
      I5 => p_5_in16_in,
      O => dec_data(9)
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(0),
      Q => rx_ecc_dec_data(0),
      R => '0'
    );
\data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(10),
      Q => data_out(7),
      R => '0'
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(11),
      Q => data_out(8),
      R => '0'
    );
\data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(12),
      Q => data_out(9),
      R => '0'
    );
\data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(13),
      Q => data_out(10),
      R => '0'
    );
\data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(14),
      Q => data_out(11),
      R => '0'
    );
\data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(15),
      Q => data_out(12),
      R => '0'
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(16),
      Q => data_out(13),
      R => '0'
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(17),
      Q => data_out(14),
      R => '0'
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(18),
      Q => data_out(15),
      R => '0'
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(19),
      Q => data_out(16),
      R => '0'
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(1),
      Q => rx_ecc_dec_data(1),
      R => '0'
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(20),
      Q => data_out(17),
      R => '0'
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(21),
      Q => data_out(18),
      R => '0'
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(22),
      Q => data_out(19),
      R => '0'
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(23),
      Q => data_out(20),
      R => '0'
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(24),
      Q => data_out(21),
      R => '0'
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(25),
      Q => data_out(22),
      R => '0'
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(26),
      Q => data_out(23),
      R => '0'
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(27),
      Q => data_out(24),
      R => '0'
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(28),
      Q => data_out(25),
      R => '0'
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(29),
      Q => data_out(26),
      R => '0'
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(2),
      Q => data_out(0),
      R => '0'
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(30),
      Q => data_out(27),
      R => '0'
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(31),
      Q => data_out(28),
      R => '0'
    );
\data_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(32),
      Q => data_out(29),
      R => '0'
    );
\data_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(33),
      Q => data_out(30),
      R => '0'
    );
\data_out_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(34),
      Q => data_out(31),
      R => '0'
    );
\data_out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(35),
      Q => data_out(32),
      R => '0'
    );
\data_out_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(36),
      Q => data_out(33),
      R => '0'
    );
\data_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(37),
      Q => data_out(34),
      R => '0'
    );
\data_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(38),
      Q => data_out(35),
      R => '0'
    );
\data_out_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(39),
      Q => data_out(36),
      R => '0'
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(3),
      Q => data_out(1),
      R => '0'
    );
\data_out_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(40),
      Q => data_out(37),
      R => '0'
    );
\data_out_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(41),
      Q => data_out(38),
      R => '0'
    );
\data_out_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(42),
      Q => data_out(39),
      R => '0'
    );
\data_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(43),
      Q => data_out(40),
      R => '0'
    );
\data_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(44),
      Q => data_out(41),
      R => '0'
    );
\data_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(45),
      Q => data_out(42),
      R => '0'
    );
\data_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(46),
      Q => data_out(43),
      R => '0'
    );
\data_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(47),
      Q => data_out(44),
      R => '0'
    );
\data_out_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(48),
      Q => data_out(45),
      R => '0'
    );
\data_out_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(49),
      Q => data_out(46),
      R => '0'
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(4),
      Q => data_out(2),
      R => '0'
    );
\data_out_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(50),
      Q => data_out(47),
      R => '0'
    );
\data_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(51),
      Q => data_out(48),
      R => '0'
    );
\data_out_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(52),
      Q => data_out(49),
      R => '0'
    );
\data_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(53),
      Q => data_out(50),
      R => '0'
    );
\data_out_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(54),
      Q => data_out(51),
      R => '0'
    );
\data_out_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(55),
      Q => data_out(52),
      R => '0'
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(5),
      Q => rx_ecc_dec_data(5),
      R => '0'
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(6),
      Q => data_out(3),
      R => '0'
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(7),
      Q => data_out(4),
      R => '0'
    );
\data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(8),
      Q => data_out(5),
      R => '0'
    );
\data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => dec_data(9),
      Q => data_out(6),
      R => '0'
    );
data_out_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => data_in_valid_flop,
      Q => rx_ecc_dec_data_valid,
      R => rx_user_reset
    );
ecc_error_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ecc_error\,
      I1 => p_0_in,
      O => ecc_error_i_1_n_0
    );
ecc_error_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => ecc_error_i_1_n_0,
      Q => \^ecc_error\,
      R => rx_user_reset
    );
\error[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF00FE00000000"
    )
        port map (
      I0 => \syndrome__6\(0),
      I1 => \data_out[50]_i_2_n_0\,
      I2 => \error[1]_i_2_n_0\,
      I3 => \syndrome__6\(7),
      I4 => \data_in_flop_reg_n_0_[62]\,
      I5 => data_in_valid_flop,
      O => \error[1]_i_1_n_0\
    );
\error[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F6FFF6FFFFF6"
    )
        port map (
      I0 => \data_out[55]_i_21_n_0\,
      I1 => \error[1]_i_4_n_0\,
      I2 => \syndrome__6\(3),
      I3 => \data_out[55]_i_16_n_0\,
      I4 => \data_out[55]_i_15_n_0\,
      I5 => \data_out[55]_i_14_n_0\,
      O => \error[1]_i_2_n_0\
    );
\error[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \data_out[55]_i_15_n_0\,
      I1 => \error[1]_i_5_n_0\,
      I2 => \data_out[55]_i_12_n_0\,
      I3 => \data_out[55]_i_11_n_0\,
      I4 => \data_out[55]_i_9_n_0\,
      I5 => \data_out[55]_i_10_n_0\,
      O => \syndrome__6\(7)
    );
\error[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \data_out[55]_i_18_n_0\,
      I1 => \data_out[55]_i_19_n_0\,
      I2 => \error[1]_i_6_n_0\,
      I3 => \data_out[55]_i_41_n_0\,
      I4 => \error[1]_i_7_n_0\,
      I5 => \data_out[55]_i_35_n_0\,
      O => \error[1]_i_4_n_0\
    );
\error[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \data_out[55]_i_18_n_0\,
      I1 => \data_out[55]_i_34_n_0\,
      I2 => \data_out[55]_i_26_n_0\,
      O => \error[1]_i_5_n_0\
    );
\error[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in1_in,
      I1 => p_10_in,
      I2 => p_13_in,
      I3 => p_37_in,
      O => \error[1]_i_6_n_0\
    );
\error[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_43_in,
      I1 => p_28_in,
      O => \error[1]_i_7_n_0\
    );
\error_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \error[1]_i_1_n_0\,
      Q => p_0_in,
      R => rx_user_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_ecc_enc is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \storage_data2_reg[63]\ : out STD_LOGIC;
    \storage_data2_reg[63]_0\ : out STD_LOGIC;
    \storage_data2_reg[63]_1\ : out STD_LOGIC;
    \storage_data2_reg[60]\ : out STD_LOGIC;
    \storage_data2_reg[60]_0\ : out STD_LOGIC;
    \storage_data2_reg[60]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 43 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_ecc_enc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_ecc_enc is
  signal \i_/storage_data1[63]_i_6_n_0\ : STD_LOGIC;
  signal \i_/storage_data2[56]_i_2_n_0\ : STD_LOGIC;
  signal \i_/storage_data2[56]_i_3_n_0\ : STD_LOGIC;
  signal \i_/storage_data2[56]_i_4_n_0\ : STD_LOGIC;
  signal \i_/storage_data2[57]_i_2_n_0\ : STD_LOGIC;
  signal \i_/storage_data2[57]_i_3_n_0\ : STD_LOGIC;
  signal \i_/storage_data2[58]_i_2_n_0\ : STD_LOGIC;
  signal \i_/storage_data2[58]_i_3_n_0\ : STD_LOGIC;
  signal \i_/storage_data2[58]_i_4_n_0\ : STD_LOGIC;
  signal \i_/storage_data2[59]_i_2_n_0\ : STD_LOGIC;
  signal \i_/storage_data2[59]_i_3_n_0\ : STD_LOGIC;
  signal \i_/storage_data2[59]_i_4_n_0\ : STD_LOGIC;
  signal \i_/storage_data2[59]_i_5_n_0\ : STD_LOGIC;
  signal \i_/storage_data2[61]_i_2_n_0\ : STD_LOGIC;
  signal \i_/storage_data2[61]_i_3_n_0\ : STD_LOGIC;
  signal \i_/storage_data2[61]_i_4_n_0\ : STD_LOGIC;
  signal \^storage_data2_reg[60]\ : STD_LOGIC;
  signal \^storage_data2_reg[60]_0\ : STD_LOGIC;
  signal \^storage_data2_reg[60]_1\ : STD_LOGIC;
  signal \^storage_data2_reg[63]\ : STD_LOGIC;
  signal \^storage_data2_reg[63]_0\ : STD_LOGIC;
  signal \^storage_data2_reg[63]_1\ : STD_LOGIC;
begin
  \storage_data2_reg[60]\ <= \^storage_data2_reg[60]\;
  \storage_data2_reg[60]_0\ <= \^storage_data2_reg[60]_0\;
  \storage_data2_reg[60]_1\ <= \^storage_data2_reg[60]_1\;
  \storage_data2_reg[63]\ <= \^storage_data2_reg[63]\;
  \storage_data2_reg[63]_0\ <= \^storage_data2_reg[63]_0\;
  \storage_data2_reg[63]_1\ <= \^storage_data2_reg[63]_1\;
\i_/storage_data1[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(18),
      I1 => Q(41),
      I2 => Q(12),
      I3 => Q(16),
      I4 => Q(22),
      I5 => Q(14),
      O => \^storage_data2_reg[60]\
    );
\i_/storage_data1[60]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(20),
      I1 => Q(24),
      I2 => Q(17),
      I3 => Q(21),
      I4 => Q(43),
      I5 => Q(25),
      O => \^storage_data2_reg[60]_0\
    );
\i_/storage_data1[60]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      I2 => Q(19),
      I3 => Q(23),
      I4 => Q(11),
      I5 => Q(42),
      O => \^storage_data2_reg[60]_1\
    );
\i_/storage_data1[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(29),
      I1 => Q(14),
      I2 => Q(27),
      I3 => Q(12),
      I4 => Q(7),
      I5 => Q(2),
      O => \^storage_data2_reg[63]\
    );
\i_/storage_data1[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(10),
      I1 => Q(5),
      I2 => Q(26),
      I3 => Q(11),
      I4 => Q(1),
      I5 => Q(0),
      O => \^storage_data2_reg[63]_0\
    );
\i_/storage_data1[63]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(32),
      I1 => Q(17),
      I2 => \i_/storage_data2[59]_i_4_n_0\,
      I3 => \i_/storage_data1[63]_i_6_n_0\,
      O => \^storage_data2_reg[63]_1\
    );
\i_/storage_data1[63]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(41),
      I1 => Q(24),
      I2 => Q(39),
      I3 => Q(33),
      I4 => Q(18),
      O => \i_/storage_data1[63]_i_6_n_0\
    );
\i_/storage_data2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(40),
      I1 => Q(6),
      I2 => \i_/storage_data2[56]_i_2_n_0\,
      I3 => \i_/storage_data2[56]_i_3_n_0\,
      I4 => \i_/storage_data2[56]_i_4_n_0\,
      I5 => \i_/storage_data2[59]_i_4_n_0\,
      O => D(0)
    );
\i_/storage_data2[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(30),
      I1 => Q(11),
      I2 => Q(19),
      I3 => Q(28),
      I4 => Q(42),
      I5 => Q(34),
      O => \i_/storage_data2[56]_i_2_n_0\
    );
\i_/storage_data2[56]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      I2 => Q(0),
      I3 => Q(26),
      I4 => Q(8),
      I5 => Q(1),
      O => \i_/storage_data2[56]_i_3_n_0\
    );
\i_/storage_data2[56]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(32),
      I1 => Q(17),
      I2 => Q(25),
      I3 => Q(10),
      I4 => Q(3),
      O => \i_/storage_data2[56]_i_4_n_0\
    );
\i_/storage_data2[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \i_/storage_data2[57]_i_2_n_0\,
      I1 => \i_/storage_data2[57]_i_3_n_0\,
      I2 => Q(21),
      I3 => Q(36),
      I4 => \i_/storage_data2[58]_i_4_n_0\,
      O => D(1)
    );
\i_/storage_data2[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(5),
      I1 => Q(20),
      I2 => Q(0),
      I3 => Q(28),
      I4 => Q(6),
      I5 => Q(13),
      O => \i_/storage_data2[57]_i_2_n_0\
    );
\i_/storage_data2[57]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(31),
      I1 => Q(2),
      I2 => Q(16),
      I3 => Q(35),
      I4 => Q(27),
      I5 => Q(12),
      O => \i_/storage_data2[57]_i_3_n_0\
    );
\i_/storage_data2[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \i_/storage_data2[58]_i_2_n_0\,
      I1 => \i_/storage_data2[58]_i_3_n_0\,
      I2 => Q(38),
      I3 => Q(23),
      I4 => \i_/storage_data2[58]_i_4_n_0\,
      O => D(2)
    );
\i_/storage_data2[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(16),
      I1 => Q(31),
      I2 => Q(1),
      I3 => Q(30),
      I4 => Q(15),
      I5 => Q(8),
      O => \i_/storage_data2[58]_i_2_n_0\
    );
\i_/storage_data2[58]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(14),
      I1 => Q(22),
      I2 => Q(7),
      I3 => Q(2),
      I4 => Q(37),
      I5 => Q(29),
      O => \i_/storage_data2[58]_i_3_n_0\
    );
\i_/storage_data2[58]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(9),
      I1 => Q(40),
      I2 => Q(43),
      I3 => Q(39),
      I4 => Q(24),
      I5 => \i_/storage_data2[56]_i_4_n_0\,
      O => \i_/storage_data2[58]_i_4_n_0\
    );
\i_/storage_data2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \i_/storage_data2[59]_i_2_n_0\,
      I1 => \i_/storage_data2[59]_i_3_n_0\,
      I2 => Q(25),
      I3 => Q(10),
      I4 => \i_/storage_data2[59]_i_4_n_0\,
      I5 => \i_/storage_data2[59]_i_5_n_0\,
      O => D(3)
    );
\i_/storage_data2[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(5),
      I1 => Q(20),
      I2 => Q(34),
      I3 => Q(19),
      I4 => Q(6),
      I5 => Q(8),
      O => \i_/storage_data2[59]_i_2_n_0\
    );
\i_/storage_data2[59]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(33),
      I1 => Q(18),
      I2 => Q(7),
      I3 => Q(35),
      I4 => Q(22),
      I5 => Q(37),
      O => \i_/storage_data2[59]_i_3_n_0\
    );
\i_/storage_data2[59]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(21),
      I1 => Q(36),
      I2 => Q(38),
      I3 => Q(23),
      I4 => Q(4),
      O => \i_/storage_data2[59]_i_4_n_0\
    );
\i_/storage_data2[59]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(24),
      I1 => Q(39),
      I2 => Q(43),
      I3 => Q(40),
      I4 => Q(9),
      O => \i_/storage_data2[59]_i_5_n_0\
    );
\i_/storage_data2[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^storage_data2_reg[60]\,
      I1 => \^storage_data2_reg[60]_0\,
      I2 => \^storage_data2_reg[60]_1\,
      O => D(4)
    );
\i_/storage_data2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(33),
      I1 => Q(29),
      I2 => Q(37),
      I3 => \i_/storage_data2[61]_i_2_n_0\,
      I4 => \i_/storage_data2[61]_i_3_n_0\,
      I5 => \i_/storage_data2[61]_i_4_n_0\,
      O => D(5)
    );
\i_/storage_data2[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(42),
      I1 => Q(30),
      I2 => Q(36),
      I3 => Q(38),
      I4 => Q(34),
      I5 => Q(28),
      O => \i_/storage_data2[61]_i_2_n_0\
    );
\i_/storage_data2[61]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(27),
      I1 => Q(31),
      I2 => Q(32),
      I3 => Q(26),
      I4 => Q(35),
      I5 => Q(39),
      O => \i_/storage_data2[61]_i_3_n_0\
    );
\i_/storage_data2[61]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(41),
      I1 => Q(40),
      I2 => Q(43),
      O => \i_/storage_data2[61]_i_4_n_0\
    );
\i_/storage_data2[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^storage_data2_reg[63]\,
      I1 => \^storage_data2_reg[63]_0\,
      I2 => \^storage_data2_reg[63]_1\,
      O => D(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_reset_sync is
  port (
    calib_done_flop_reg : out STD_LOGIC;
    \sync_reset_flop_reg[0]_0\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    aurora_mmcm_not_locked : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tx_phy_ctrl_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_reset_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_reset_sync is
  signal \^calib_done_flop_reg\ : STD_LOGIC;
  signal sync_reset_flop : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync_reset_flop : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync_reset_flop : signal is "no";
  signal \^sync_reset_flop_reg[0]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \auto_neg_intr_gen.tx_ch0_data[15]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \auto_neg_intr_gen.tx_ch0_data[1]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \auto_neg_intr_gen.tx_ch0_data[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \state[5]_i_1\ : label is "soft_lutpair62";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_reset_flop_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[5]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[6]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[6]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_reset_flop_reg[7]\ : label is std.standard.true;
  attribute KEEP of \sync_reset_flop_reg[7]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_reset_flop_reg[7]\ : label is "no";
begin
  calib_done_flop_reg <= \^calib_done_flop_reg\;
  \sync_reset_flop_reg[0]_0\ <= \^sync_reset_flop_reg[0]_0\;
\auto_neg_intr_gen.tx_ch0_data[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^calib_done_flop_reg\,
      O => D(2)
    );
\auto_neg_intr_gen.tx_ch0_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^calib_done_flop_reg\,
      I1 => Q(0),
      I2 => \tx_phy_ctrl_reg[0]\,
      O => D(0)
    );
\auto_neg_intr_gen.tx_ch0_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^calib_done_flop_reg\,
      I1 => Q(1),
      I2 => \tx_phy_ctrl_reg[0]\,
      O => D(1)
    );
\intr_out[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => \^sync_reset_flop_reg[0]_0\
    );
\state[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^calib_done_flop_reg\,
      I1 => aurora_mmcm_not_locked,
      O => SS(0)
    );
\sync_reset_flop_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => \^sync_reset_flop_reg[0]_0\,
      Q => sync_reset_flop(0)
    );
\sync_reset_flop_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_reset_flop(0),
      PRE => \^sync_reset_flop_reg[0]_0\,
      Q => sync_reset_flop(1)
    );
\sync_reset_flop_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_reset_flop(1),
      PRE => \^sync_reset_flop_reg[0]_0\,
      Q => sync_reset_flop(2)
    );
\sync_reset_flop_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_reset_flop(2),
      PRE => \^sync_reset_flop_reg[0]_0\,
      Q => sync_reset_flop(3)
    );
\sync_reset_flop_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_reset_flop(3),
      PRE => \^sync_reset_flop_reg[0]_0\,
      Q => sync_reset_flop(4)
    );
\sync_reset_flop_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_reset_flop(4),
      PRE => \^sync_reset_flop_reg[0]_0\,
      Q => sync_reset_flop(5)
    );
\sync_reset_flop_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_reset_flop(5),
      PRE => \^sync_reset_flop_reg[0]_0\,
      Q => sync_reset_flop(6)
    );
\sync_reset_flop_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_reset_flop(6),
      PRE => \^sync_reset_flop_reg[0]_0\,
      Q => sync_reset_flop(7)
    );
sync_reset_out_reg: unisim.vcomponents.FDPE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_reset_flop(7),
      PRE => \^sync_reset_flop_reg[0]_0\,
      Q => \^calib_done_flop_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell is
  port (
    axi_c2c_multi_bit_error_out : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell is
  signal sync_flop_0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC;
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC;
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC;
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC;
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC;
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC;
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
begin
axi_c2c_multi_bit_error_out_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync_flop_2,
      I1 => \out\,
      O => axi_c2c_multi_bit_error_out
    );
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => in0(0),
      Q => sync_flop_0,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_0,
      Q => sync_flop_1,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_1,
      Q => sync_flop_2,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_2,
      Q => sync_flop_3,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_3,
      Q => sync_flop_4,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_4,
      Q => sync_flop_5,
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_5,
      Q => sync_flop_6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell_62 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell_62 : entity is "axi_chip2chip_v4_2_11_sync_cell";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell_62 is
  signal sync_flop_0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC;
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC;
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC;
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC;
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC;
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC;
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
begin
  \out\ <= sync_flop_2;
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => in0(0),
      Q => sync_flop_0,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_0,
      Q => sync_flop_1,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_1,
      Q => sync_flop_2,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_2,
      Q => sync_flop_3,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_3,
      Q => sync_flop_4,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_4,
      Q => sync_flop_5,
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_5,
      Q => sync_flop_6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \auto_neg_intr_gen.intr_flop_reg\ : out STD_LOGIC;
    axi_c2c_m2s_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \auto_neg_intr_gen.intr_flop_reg_0\ : in STD_LOGIC;
    send_intr : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC;
    tx_phy_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell__parameterized0\ : entity is "axi_chip2chip_v4_2_11_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell__parameterized0\ is
  signal \auto_neg_intr_gen.intr_flop_i_3_n_0\ : STD_LOGIC;
  signal intr_event : STD_LOGIC;
  signal sync_flop_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_0_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_0_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_0_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[3]\ : label is "yes";
begin
  D(3 downto 0) <= sync_flop_2(3 downto 0);
\auto_neg_intr_gen.intr_flop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AE"
    )
        port map (
      I0 => intr_event,
      I1 => \auto_neg_intr_gen.intr_flop_reg_0\,
      I2 => send_intr,
      I3 => rx_user_reset,
      I4 => tx_phy_ctrl(0),
      O => \auto_neg_intr_gen.intr_flop_reg\
    );
\auto_neg_intr_gen.intr_flop_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => sync_flop_2(0),
      I1 => Q(0),
      I2 => sync_flop_2(1),
      I3 => Q(1),
      I4 => \auto_neg_intr_gen.intr_flop_i_3_n_0\,
      O => intr_event
    );
\auto_neg_intr_gen.intr_flop_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => Q(2),
      I1 => sync_flop_2(2),
      I2 => Q(3),
      I3 => sync_flop_2(3),
      O => \auto_neg_intr_gen.intr_flop_i_3_n_0\
    );
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_m2s_intr_in(0),
      Q => sync_flop_0(0),
      R => '0'
    );
\sync_flop_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_m2s_intr_in(1),
      Q => sync_flop_0(1),
      R => '0'
    );
\sync_flop_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_m2s_intr_in(2),
      Q => sync_flop_0(2),
      R => '0'
    );
\sync_flop_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_c2c_m2s_intr_in(3),
      Q => sync_flop_0(3),
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_0(0),
      Q => sync_flop_1(0),
      R => '0'
    );
\sync_flop_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_0(1),
      Q => sync_flop_1(1),
      R => '0'
    );
\sync_flop_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_0(2),
      Q => sync_flop_1(2),
      R => '0'
    );
\sync_flop_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_0(3),
      Q => sync_flop_1(3),
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_1(0),
      Q => sync_flop_2(0),
      R => '0'
    );
\sync_flop_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_1(1),
      Q => sync_flop_2(1),
      R => '0'
    );
\sync_flop_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_1(2),
      Q => sync_flop_2(2),
      R => '0'
    );
\sync_flop_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_1(3),
      Q => sync_flop_2(3),
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_2(0),
      Q => sync_flop_3(0),
      R => '0'
    );
\sync_flop_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_2(1),
      Q => sync_flop_3(1),
      R => '0'
    );
\sync_flop_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_2(2),
      Q => sync_flop_3(2),
      R => '0'
    );
\sync_flop_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_2(3),
      Q => sync_flop_3(3),
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_3(0),
      Q => sync_flop_4(0),
      R => '0'
    );
\sync_flop_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_3(1),
      Q => sync_flop_4(1),
      R => '0'
    );
\sync_flop_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_3(2),
      Q => sync_flop_4(2),
      R => '0'
    );
\sync_flop_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_3(3),
      Q => sync_flop_4(3),
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_4(0),
      Q => sync_flop_5(0),
      R => '0'
    );
\sync_flop_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_4(1),
      Q => sync_flop_5(1),
      R => '0'
    );
\sync_flop_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_4(2),
      Q => sync_flop_5(2),
      R => '0'
    );
\sync_flop_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_4(3),
      Q => sync_flop_5(3),
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_5(0),
      Q => sync_flop_6(0),
      R => '0'
    );
\sync_flop_6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_5(1),
      Q => sync_flop_6(1),
      R => '0'
    );
\sync_flop_6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_5(2),
      Q => sync_flop_6(2),
      R => '0'
    );
\sync_flop_6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_flop_5(3),
      Q => sync_flop_6(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell__parameterized1\ : entity is "axi_chip2chip_v4_2_11_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell__parameterized1\ is
  signal sync_flop_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_0_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_0_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_0_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[3]\ : label is "yes";
begin
  D(3 downto 0) <= sync_flop_2(3 downto 0);
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => Q(0),
      Q => sync_flop_0(0),
      R => '0'
    );
\sync_flop_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => Q(1),
      Q => sync_flop_0(1),
      R => '0'
    );
\sync_flop_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => Q(2),
      Q => sync_flop_0(2),
      R => '0'
    );
\sync_flop_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => Q(3),
      Q => sync_flop_0(3),
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_0(0),
      Q => sync_flop_1(0),
      R => '0'
    );
\sync_flop_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_0(1),
      Q => sync_flop_1(1),
      R => '0'
    );
\sync_flop_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_0(2),
      Q => sync_flop_1(2),
      R => '0'
    );
\sync_flop_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_0(3),
      Q => sync_flop_1(3),
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_1(0),
      Q => sync_flop_2(0),
      R => '0'
    );
\sync_flop_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_1(1),
      Q => sync_flop_2(1),
      R => '0'
    );
\sync_flop_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_1(2),
      Q => sync_flop_2(2),
      R => '0'
    );
\sync_flop_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_1(3),
      Q => sync_flop_2(3),
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_2(0),
      Q => sync_flop_3(0),
      R => '0'
    );
\sync_flop_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_2(1),
      Q => sync_flop_3(1),
      R => '0'
    );
\sync_flop_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_2(2),
      Q => sync_flop_3(2),
      R => '0'
    );
\sync_flop_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_2(3),
      Q => sync_flop_3(3),
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_3(0),
      Q => sync_flop_4(0),
      R => '0'
    );
\sync_flop_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_3(1),
      Q => sync_flop_4(1),
      R => '0'
    );
\sync_flop_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_3(2),
      Q => sync_flop_4(2),
      R => '0'
    );
\sync_flop_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_3(3),
      Q => sync_flop_4(3),
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_4(0),
      Q => sync_flop_5(0),
      R => '0'
    );
\sync_flop_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_4(1),
      Q => sync_flop_5(1),
      R => '0'
    );
\sync_flop_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_4(2),
      Q => sync_flop_5(2),
      R => '0'
    );
\sync_flop_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_4(3),
      Q => sync_flop_5(3),
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_5(0),
      Q => sync_flop_6(0),
      R => '0'
    );
\sync_flop_6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_5(1),
      Q => sync_flop_6(1),
      R => '0'
    );
\sync_flop_6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_5(2),
      Q => sync_flop_6(2),
      R => '0'
    );
\sync_flop_6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_5(3),
      Q => sync_flop_6(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \link_error_gen.link_error_flop_reg\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    calib_done_dly : in STD_LOGIC;
    axi_c2c_link_error_out : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell__parameterized2\ : entity is "axi_chip2chip_v4_2_11_sync_cell";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell__parameterized2\ is
  signal n_0_0 : STD_LOGIC;
  signal sync_flop_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_0_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_0_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[2]\ : label is "yes";
begin
  D(1) <= sync_flop_2(2);
  D(0) <= sync_flop_2(0);
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
\link_error_gen.link_error_flop_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => sync_flop_2(2),
      I1 => calib_done_dly,
      I2 => axi_c2c_link_error_out,
      O => \link_error_gen.link_error_flop_reg\
    );
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => in0(0),
      Q => sync_flop_0(0),
      R => '0'
    );
\sync_flop_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => n_0_0,
      Q => sync_flop_0(1),
      R => '0'
    );
\sync_flop_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => in0(1),
      Q => sync_flop_0(2),
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_0(0),
      Q => sync_flop_1(0),
      R => '0'
    );
\sync_flop_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_0(1),
      Q => sync_flop_1(1),
      R => '0'
    );
\sync_flop_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_0(2),
      Q => sync_flop_1(2),
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_1(0),
      Q => sync_flop_2(0),
      R => '0'
    );
\sync_flop_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_1(1),
      Q => sync_flop_2(1),
      R => '0'
    );
\sync_flop_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_1(2),
      Q => sync_flop_2(2),
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_2(0),
      Q => sync_flop_3(0),
      R => '0'
    );
\sync_flop_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_2(1),
      Q => sync_flop_3(1),
      R => '0'
    );
\sync_flop_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_2(2),
      Q => sync_flop_3(2),
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_3(0),
      Q => sync_flop_4(0),
      R => '0'
    );
\sync_flop_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_3(1),
      Q => sync_flop_4(1),
      R => '0'
    );
\sync_flop_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_3(2),
      Q => sync_flop_4(2),
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_4(0),
      Q => sync_flop_5(0),
      R => '0'
    );
\sync_flop_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_4(1),
      Q => sync_flop_5(1),
      R => '0'
    );
\sync_flop_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_4(2),
      Q => sync_flop_5(2),
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_5(0),
      Q => sync_flop_6(0),
      R => '0'
    );
\sync_flop_6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_5(1),
      Q => sync_flop_6(1),
      R => '0'
    );
\sync_flop_6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_aclk,
      CE => '1',
      D => sync_flop_5(2),
      Q => sync_flop_6(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_tdm is
  port (
    tdm_user_data_valid : out STD_LOGIC;
    slot_select : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tdm_data_out_reg[4]_0\ : out STD_LOGIC;
    \slot_select_reg[2]_0\ : out STD_LOGIC;
    \slot_count_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slot_select_reg[1]_0\ : out STD_LOGIC;
    \slot_select_reg[3]_0\ : out STD_LOGIC;
    \storage_data2_reg[44]\ : out STD_LOGIC_VECTOR ( 43 downto 0 );
    rx_user_reset : in STD_LOGIC;
    tx_phy_ready : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    next_int_ch2_ready : in STD_LOGIC;
    next_int_ch3_ready : in STD_LOGIC;
    send_ch0 : in STD_LOGIC;
    next_int_ch1_ready : in STD_LOGIC;
    Q : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    tx_ch0_tdm_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \goreg_bm.dout_i_reg[37]\ : in STD_LOGIC_VECTOR ( 35 downto 0 );
    \slot_select_reg[2]_1\ : in STD_LOGIC;
    \slot_select_reg[1]_1\ : in STD_LOGIC;
    \slot_select_reg[2]_2\ : in STD_LOGIC;
    \slot_select_reg[1]_2\ : in STD_LOGIC;
    \slot_select_reg[1]_3\ : in STD_LOGIC;
    \slot_select_reg[2]_3\ : in STD_LOGIC;
    \slot_select_reg[2]_4\ : in STD_LOGIC;
    \slot_select_reg[1]_4\ : in STD_LOGIC;
    \slot_select_reg[2]_5\ : in STD_LOGIC;
    \slot_select_reg[1]_5\ : in STD_LOGIC;
    \slot_select_reg[1]_6\ : in STD_LOGIC;
    \slot_select_reg[2]_6\ : in STD_LOGIC;
    \slot_select_reg[1]_7\ : in STD_LOGIC;
    \slot_select_reg[2]_7\ : in STD_LOGIC;
    \slot_select_reg[1]_8\ : in STD_LOGIC;
    \slot_select_reg[2]_8\ : in STD_LOGIC;
    \slot_select_reg[1]_9\ : in STD_LOGIC;
    \slot_select_reg[2]_9\ : in STD_LOGIC;
    \slot_select_reg[1]_10\ : in STD_LOGIC;
    \slot_select_reg[2]_10\ : in STD_LOGIC;
    \slot_select_reg[1]_11\ : in STD_LOGIC;
    \slot_select_reg[2]_11\ : in STD_LOGIC;
    tdm_user_data_ready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slot_select_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_tdm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_tdm is
  signal slot_count : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \slot_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \slot_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \^slot_count_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^slot_select\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tdm_data_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[18]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[19]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[20]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[21]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[22]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[23]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[24]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[25]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[26]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[27]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[28]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[29]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[30]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[31]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[32]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[33]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[34]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[35]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[36]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[37]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[38]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[39]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[40]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[41]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[42]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \tdm_data_out[53]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \tdm_data_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \^tdm_data_out_reg[4]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tdm_data_out[18]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tdm_data_out[19]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tdm_data_out[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \tdm_data_out[20]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tdm_data_out[21]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tdm_data_out[22]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tdm_data_out[23]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \tdm_data_out[24]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \tdm_data_out[25]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \tdm_data_out[26]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \tdm_data_out[27]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \tdm_data_out[28]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \tdm_data_out[29]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \tdm_data_out[30]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \tdm_data_out[31]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tdm_data_out[32]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tdm_data_out[33]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tdm_data_out[34]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tdm_data_out[35]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \tdm_data_out[36]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \tdm_data_out[37]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tdm_data_out[38]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tdm_data_out[39]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \tdm_data_out[40]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \tdm_data_out[41]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \tdm_data_out[42]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \tdm_data_out[4]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \tdm_data_out[53]_i_1\ : label is "soft_lutpair53";
begin
  \slot_count_reg[1]_0\(0) <= \^slot_count_reg[1]_0\(0);
  slot_select(2 downto 0) <= \^slot_select\(2 downto 0);
  \tdm_data_out_reg[4]_0\ <= \^tdm_data_out_reg[4]_0\;
\slot_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F407F00"
    )
        port map (
      I0 => send_ch0,
      I1 => tx_phy_ready,
      I2 => tdm_user_data_ready,
      I3 => slot_count(1),
      I4 => \^slot_count_reg[1]_0\(0),
      O => \slot_count[1]_i_1_n_0\
    );
\slot_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F7F7F7F40000000"
    )
        port map (
      I0 => send_ch0,
      I1 => tx_phy_ready,
      I2 => tdm_user_data_ready,
      I3 => slot_count(1),
      I4 => \^slot_count_reg[1]_0\(0),
      I5 => slot_count(2),
      O => \slot_count[2]_i_1_n_0\
    );
\slot_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => D(0),
      Q => \^slot_count_reg[1]_0\(0),
      R => rx_user_reset
    );
\slot_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \slot_count[1]_i_1_n_0\,
      Q => slot_count(1),
      R => rx_user_reset
    );
\slot_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \slot_count[2]_i_1_n_0\,
      Q => slot_count(2),
      R => rx_user_reset
    );
\slot_select[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEFFEEFFEEFF"
    )
        port map (
      I0 => slot_count(1),
      I1 => slot_count(2),
      I2 => send_ch0,
      I3 => \^slot_count_reg[1]_0\(0),
      I4 => tx_phy_ready,
      I5 => tdm_user_data_ready,
      O => \slot_select_reg[1]_0\
    );
\slot_select[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF87"
    )
        port map (
      I0 => tdm_user_data_ready,
      I1 => tx_phy_ready,
      I2 => \^slot_count_reg[1]_0\(0),
      I3 => send_ch0,
      I4 => slot_count(2),
      I5 => slot_count(1),
      O => \slot_select_reg[2]_0\
    );
\slot_select[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FAFAFA7EFAFAFA"
    )
        port map (
      I0 => slot_count(2),
      I1 => \^slot_count_reg[1]_0\(0),
      I2 => slot_count(1),
      I3 => tdm_user_data_ready,
      I4 => tx_phy_ready,
      I5 => send_ch0,
      O => \slot_select_reg[3]_0\
    );
\slot_select_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => send_ch0,
      Q => \^tdm_data_out_reg[4]_0\,
      R => rx_user_reset
    );
\slot_select_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => next_int_ch1_ready,
      Q => \^slot_select\(0),
      R => rx_user_reset
    );
\slot_select_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => next_int_ch2_ready,
      Q => \^slot_select\(1),
      R => rx_user_reset
    );
\slot_select_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => next_int_ch3_ready,
      Q => \^slot_select\(2),
      R => rx_user_reset
    );
\tdm_data_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^slot_select\(0),
      I1 => \^slot_select\(2),
      O => \tdm_data_out[0]_i_1_n_0\
    );
\tdm_data_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \slot_select_reg[1]_7\,
      I1 => tx_ch0_tdm_data(4),
      I2 => \^tdm_data_out_reg[4]_0\,
      I3 => \goreg_bm.dout_i_reg[37]\(4),
      I4 => \^slot_select\(2),
      I5 => \slot_select_reg[2]_7\,
      O => \tdm_data_out[11]_i_1_n_0\
    );
\tdm_data_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \slot_select_reg[2]_1\,
      I1 => tx_ch0_tdm_data(6),
      I2 => \^tdm_data_out_reg[4]_0\,
      I3 => \goreg_bm.dout_i_reg[37]\(5),
      I4 => \^slot_select\(2),
      I5 => \slot_select_reg[1]_1\,
      O => \tdm_data_out[12]_i_1_n_0\
    );
\tdm_data_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \slot_select_reg[2]_2\,
      I1 => tx_ch0_tdm_data(6),
      I2 => \^tdm_data_out_reg[4]_0\,
      I3 => \goreg_bm.dout_i_reg[37]\(6),
      I4 => \^slot_select\(2),
      I5 => \slot_select_reg[1]_2\,
      O => \tdm_data_out[13]_i_1_n_0\
    );
\tdm_data_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \slot_select_reg[1]_3\,
      I1 => tx_ch0_tdm_data(6),
      I2 => \^tdm_data_out_reg[4]_0\,
      I3 => \goreg_bm.dout_i_reg[37]\(7),
      I4 => \^slot_select\(2),
      I5 => \slot_select_reg[2]_3\,
      O => \tdm_data_out[14]_i_1_n_0\
    );
\tdm_data_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \slot_select_reg[2]_4\,
      I1 => tx_ch0_tdm_data(6),
      I2 => \^tdm_data_out_reg[4]_0\,
      I3 => \goreg_bm.dout_i_reg[37]\(8),
      I4 => \^slot_select\(2),
      I5 => \slot_select_reg[1]_4\,
      O => \tdm_data_out[15]_i_1_n_0\
    );
\tdm_data_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \slot_select_reg[2]_5\,
      I1 => tx_ch0_tdm_data(6),
      I2 => \^tdm_data_out_reg[4]_0\,
      I3 => \goreg_bm.dout_i_reg[37]\(9),
      I4 => \^slot_select\(2),
      I5 => \slot_select_reg[1]_5\,
      O => \tdm_data_out[16]_i_1_n_0\
    );
\tdm_data_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \slot_select_reg[1]_6\,
      I1 => tx_ch0_tdm_data(6),
      I2 => \^tdm_data_out_reg[4]_0\,
      I3 => \goreg_bm.dout_i_reg[37]\(10),
      I4 => \^slot_select\(2),
      I5 => \slot_select_reg[2]_6\,
      O => \tdm_data_out[17]_i_1_n_0\
    );
\tdm_data_out[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(11),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[18]_i_1_n_0\
    );
\tdm_data_out[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(12),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[19]_i_1_n_0\
    );
\tdm_data_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^slot_select\(1),
      I1 => \^slot_select\(2),
      O => \tdm_data_out[1]_i_1_n_0\
    );
\tdm_data_out[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(5),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(13),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[20]_i_1_n_0\
    );
\tdm_data_out[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(14),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[21]_i_1_n_0\
    );
\tdm_data_out[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(15),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[22]_i_1_n_0\
    );
\tdm_data_out[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(16),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[23]_i_1_n_0\
    );
\tdm_data_out[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(17),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[24]_i_1_n_0\
    );
\tdm_data_out[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(18),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[25]_i_1_n_0\
    );
\tdm_data_out[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(19),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[26]_i_1_n_0\
    );
\tdm_data_out[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(20),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[27]_i_1_n_0\
    );
\tdm_data_out[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(21),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[28]_i_1_n_0\
    );
\tdm_data_out[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(22),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[29]_i_1_n_0\
    );
\tdm_data_out[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(23),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[30]_i_1_n_0\
    );
\tdm_data_out[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(24),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[31]_i_1_n_0\
    );
\tdm_data_out[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(25),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[32]_i_1_n_0\
    );
\tdm_data_out[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(26),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[33]_i_1_n_0\
    );
\tdm_data_out[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(27),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[34]_i_1_n_0\
    );
\tdm_data_out[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(28),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[35]_i_1_n_0\
    );
\tdm_data_out[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(29),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[36]_i_1_n_0\
    );
\tdm_data_out[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(30),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[37]_i_1_n_0\
    );
\tdm_data_out[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(31),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[38]_i_1_n_0\
    );
\tdm_data_out[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(32),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[39]_i_1_n_0\
    );
\tdm_data_out[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(33),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[40]_i_1_n_0\
    );
\tdm_data_out[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(34),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[41]_i_1_n_0\
    );
\tdm_data_out[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => tx_ch0_tdm_data(6),
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \goreg_bm.dout_i_reg[37]\(35),
      I3 => \^slot_select\(2),
      O => \tdm_data_out[42]_i_1_n_0\
    );
\tdm_data_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8F88"
    )
        port map (
      I0 => Q,
      I1 => \^tdm_data_out_reg[4]_0\,
      I2 => \out\,
      I3 => \^slot_select\(0),
      I4 => \tdm_data_out[4]_i_2_n_0\,
      O => \tdm_data_out[4]_i_1_n_0\
    );
\tdm_data_out[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => \^slot_select\(2),
      I2 => \^slot_select\(1),
      I3 => empty_fwft_i_reg_0,
      O => \tdm_data_out[4]_i_2_n_0\
    );
\tdm_data_out[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^tdm_data_out_reg[4]_0\,
      I1 => tx_ch0_tdm_data(6),
      O => \tdm_data_out[53]_i_1_n_0\
    );
\tdm_data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \slot_select_reg[1]_11\,
      I1 => tx_ch0_tdm_data(0),
      I2 => \^tdm_data_out_reg[4]_0\,
      I3 => \goreg_bm.dout_i_reg[37]\(0),
      I4 => \^slot_select\(2),
      I5 => \slot_select_reg[2]_11\,
      O => \tdm_data_out[5]_i_1_n_0\
    );
\tdm_data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \slot_select_reg[1]_10\,
      I1 => tx_ch0_tdm_data(1),
      I2 => \^tdm_data_out_reg[4]_0\,
      I3 => \goreg_bm.dout_i_reg[37]\(1),
      I4 => \^slot_select\(2),
      I5 => \slot_select_reg[2]_10\,
      O => \tdm_data_out[6]_i_1_n_0\
    );
\tdm_data_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \slot_select_reg[1]_9\,
      I1 => tx_ch0_tdm_data(2),
      I2 => \^tdm_data_out_reg[4]_0\,
      I3 => \goreg_bm.dout_i_reg[37]\(2),
      I4 => \^slot_select\(2),
      I5 => \slot_select_reg[2]_9\,
      O => \tdm_data_out[7]_i_1_n_0\
    );
\tdm_data_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \slot_select_reg[1]_8\,
      I1 => tx_ch0_tdm_data(3),
      I2 => \^tdm_data_out_reg[4]_0\,
      I3 => \goreg_bm.dout_i_reg[37]\(3),
      I4 => \^slot_select\(2),
      I5 => \slot_select_reg[2]_8\,
      O => \tdm_data_out[8]_i_1_n_0\
    );
\tdm_data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[0]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(0),
      R => rx_user_reset
    );
\tdm_data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \slot_select_reg[3]_1\(3),
      Q => \storage_data2_reg[44]\(10),
      R => rx_user_reset
    );
\tdm_data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[11]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(11),
      R => rx_user_reset
    );
\tdm_data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[12]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(12),
      R => rx_user_reset
    );
\tdm_data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[13]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(13),
      R => rx_user_reset
    );
\tdm_data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[14]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(14),
      R => rx_user_reset
    );
\tdm_data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[15]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(15),
      R => rx_user_reset
    );
\tdm_data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[16]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(16),
      R => rx_user_reset
    );
\tdm_data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[17]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(17),
      R => rx_user_reset
    );
\tdm_data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[18]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(18),
      R => rx_user_reset
    );
\tdm_data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[19]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(19),
      R => rx_user_reset
    );
\tdm_data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[1]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(1),
      R => rx_user_reset
    );
\tdm_data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[20]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(20),
      R => rx_user_reset
    );
\tdm_data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[21]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(21),
      R => rx_user_reset
    );
\tdm_data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[22]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(22),
      R => rx_user_reset
    );
\tdm_data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[23]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(23),
      R => rx_user_reset
    );
\tdm_data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[24]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(24),
      R => rx_user_reset
    );
\tdm_data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[25]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(25),
      R => rx_user_reset
    );
\tdm_data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[26]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(26),
      R => rx_user_reset
    );
\tdm_data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[27]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(27),
      R => rx_user_reset
    );
\tdm_data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[28]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(28),
      R => rx_user_reset
    );
\tdm_data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[29]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(29),
      R => rx_user_reset
    );
\tdm_data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \slot_select_reg[3]_1\(0),
      Q => \storage_data2_reg[44]\(2),
      R => rx_user_reset
    );
\tdm_data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[30]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(30),
      R => rx_user_reset
    );
\tdm_data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[31]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(31),
      R => rx_user_reset
    );
\tdm_data_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[32]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(32),
      R => rx_user_reset
    );
\tdm_data_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[33]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(33),
      R => rx_user_reset
    );
\tdm_data_out_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[34]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(34),
      R => rx_user_reset
    );
\tdm_data_out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[35]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(35),
      R => rx_user_reset
    );
\tdm_data_out_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[36]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(36),
      R => rx_user_reset
    );
\tdm_data_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[37]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(37),
      R => rx_user_reset
    );
\tdm_data_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[38]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(38),
      R => rx_user_reset
    );
\tdm_data_out_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[39]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(39),
      R => rx_user_reset
    );
\tdm_data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \slot_select_reg[3]_1\(1),
      Q => \storage_data2_reg[44]\(3),
      R => rx_user_reset
    );
\tdm_data_out_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[40]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(40),
      R => rx_user_reset
    );
\tdm_data_out_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[41]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(41),
      R => rx_user_reset
    );
\tdm_data_out_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[42]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(42),
      R => rx_user_reset
    );
\tdm_data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[4]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(4),
      R => rx_user_reset
    );
\tdm_data_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[53]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(43),
      R => rx_user_reset
    );
\tdm_data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[5]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(5),
      R => rx_user_reset
    );
\tdm_data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[6]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(6),
      R => rx_user_reset
    );
\tdm_data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[7]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(7),
      R => rx_user_reset
    );
\tdm_data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \tdm_data_out[8]_i_1_n_0\,
      Q => \storage_data2_reg[44]\(8),
      R => rx_user_reset
    );
\tdm_data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => tdm_user_data_ready,
      D => \slot_select_reg[3]_1\(2),
      Q => \storage_data2_reg[44]\(9),
      R => rx_user_reset
    );
tdm_data_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => tx_phy_ready,
      Q => tdm_user_data_valid,
      R => rx_user_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_unpacker is
  port (
    empty_fwft_fb_o_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tdm_user_data_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_user_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_unpacker;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_unpacker is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gpregsm1.curr_fwft_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(3),
      I1 => tdm_user_data_ready,
      I2 => \out\,
      I3 => slot_select(0),
      O => empty_fwft_fb_o_i_reg
    );
\mux_by_4.data_count_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^q\(0),
      S => rx_user_reset
    );
\mux_by_4.data_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^q\(1),
      R => rx_user_reset
    );
\mux_by_4.data_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^q\(2),
      R => rx_user_reset
    );
\mux_by_4.data_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^q\(3),
      R => rx_user_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_unpacker_109 is
  port (
    empty_fwft_fb_o_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tdm_user_data_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_user_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_unpacker_109 : entity is "axi_chip2chip_v4_2_11_unpacker";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_unpacker_109;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_unpacker_109 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gpregsm1.curr_fwft_state[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(3),
      I1 => tdm_user_data_ready,
      I2 => \out\,
      I3 => slot_select(0),
      O => empty_fwft_fb_o_i_reg
    );
\mux_by_4.data_count_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^q\(0),
      S => rx_user_reset
    );
\mux_by_4.data_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^q\(1),
      R => rx_user_reset
    );
\mux_by_4.data_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^q\(2),
      R => rx_user_reset
    );
\mux_by_4.data_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^q\(3),
      R => rx_user_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 6) => \gc0.count_d1_reg[7]\(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 14) => B"10",
      ADDRBWRADDR(13 downto 6) => Q(7 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => axi_c2c_phy_clk,
      CLKBWRCLK => s_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 30) => B"00",
      DIADI(29 downto 24) => s_axi_awaddr(6 downto 1),
      DIADI(23) => '0',
      DIADI(22) => s_axi_awaddr(0),
      DIADI(21 downto 16) => DIADI(18 downto 13),
      DIADI(15 downto 14) => B"00",
      DIADI(13 downto 8) => DIADI(12 downto 7),
      DIADI(7) => '0',
      DIADI(6 downto 0) => DIADI(6 downto 0),
      DIBDI(31 downto 29) => B"000",
      DIBDI(28 downto 24) => s_axi_awaddr(31 downto 27),
      DIBDI(23) => '0',
      DIBDI(22 downto 16) => s_axi_awaddr(26 downto 20),
      DIBDI(15 downto 14) => B"00",
      DIBDI(13 downto 8) => s_axi_awaddr(19 downto 14),
      DIBDI(7) => '0',
      DIBDI(6 downto 0) => s_axi_awaddr(13 downto 7),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21\,
      DOADO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22\,
      DOADO(29 downto 24) => D(25 downto 20),
      DOADO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29\,
      DOADO(22 downto 16) => D(19 downto 13),
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38\,
      DOADO(13 downto 8) => D(12 downto 7),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45\,
      DOADO(6 downto 0) => D(6 downto 0),
      DOBDO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53\,
      DOBDO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54\,
      DOBDO(29 downto 24) => D(51 downto 46),
      DOBDO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61\,
      DOBDO(22 downto 16) => D(45 downto 39),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\,
      DOBDO(13 downto 8) => D(38 downto 33),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\,
      DOBDO(6 downto 0) => D(32 downto 26),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\,
      DOPADOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\,
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88\,
      DOPBDOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89\,
      DOPBDOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => E(0),
      WEBWE(6) => E(0),
      WEBWE(5) => E(0),
      WEBWE(4) => E(0),
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_154 is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_arburst[1]\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_154 : entity is "blk_mem_gen_prim_wrapper";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_154;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_154 is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 6) => \gc0.count_d1_reg[7]\(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 14) => B"10",
      ADDRBWRADDR(13 downto 6) => Q(7 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => axi_c2c_phy_clk,
      CLKBWRCLK => s_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 30) => B"00",
      DIADI(29 downto 24) => s_axi_araddr(6 downto 1),
      DIADI(23) => '0',
      DIADI(22) => s_axi_araddr(0),
      DIADI(21 downto 16) => \s_axi_arburst[1]\(18 downto 13),
      DIADI(15 downto 14) => B"00",
      DIADI(13 downto 8) => \s_axi_arburst[1]\(12 downto 7),
      DIADI(7) => '0',
      DIADI(6 downto 0) => \s_axi_arburst[1]\(6 downto 0),
      DIBDI(31 downto 29) => B"000",
      DIBDI(28 downto 24) => s_axi_araddr(31 downto 27),
      DIBDI(23) => '0',
      DIBDI(22 downto 16) => s_axi_araddr(26 downto 20),
      DIBDI(15 downto 14) => B"00",
      DIBDI(13 downto 8) => s_axi_araddr(19 downto 14),
      DIBDI(7) => '0',
      DIBDI(6 downto 0) => s_axi_araddr(13 downto 7),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21\,
      DOADO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22\,
      DOADO(29 downto 24) => D(25 downto 20),
      DOADO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29\,
      DOADO(22 downto 16) => D(19 downto 13),
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38\,
      DOADO(13 downto 8) => D(12 downto 7),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45\,
      DOADO(6 downto 0) => D(6 downto 0),
      DOBDO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53\,
      DOBDO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54\,
      DOBDO(29 downto 24) => D(51 downto 46),
      DOBDO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61\,
      DOBDO(22 downto 16) => D(45 downto 39),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\,
      DOBDO(13 downto 8) => D(38 downto 33),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\,
      DOBDO(6 downto 0) => D(32 downto 26),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\,
      DOPADOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\,
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88\,
      DOPBDOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89\,
      DOPBDOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => E(0),
      WEBWE(6) => E(0),
      WEBWE(5) => E(0),
      WEBWE(4) => E(0),
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 37 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_wstrb[3]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_47\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_56\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => \gc0.count_d1_reg[8]\(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => axi_c2c_phy_clk,
      CLKBWRCLK => s_aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 28) => B"0000",
      DIADI(27 downto 24) => s_axi_wdata(12 downto 9),
      DIADI(23 downto 21) => B"000",
      DIADI(20 downto 16) => s_axi_wdata(8 downto 4),
      DIADI(15 downto 13) => B"000",
      DIADI(12 downto 9) => s_axi_wdata(3 downto 0),
      DIADI(8) => \s_axi_wstrb[3]\(5),
      DIADI(7 downto 5) => B"000",
      DIADI(4 downto 0) => \s_axi_wstrb[3]\(4 downto 0),
      DIBDI(31 downto 28) => B"0000",
      DIBDI(27 downto 24) => s_axi_wdata(31 downto 28),
      DIBDI(23 downto 21) => B"000",
      DIBDI(20 downto 16) => s_axi_wdata(27 downto 23),
      DIBDI(15 downto 13) => B"000",
      DIBDI(12 downto 8) => s_axi_wdata(22 downto 18),
      DIBDI(7 downto 5) => B"000",
      DIBDI(4 downto 0) => s_axi_wdata(17 downto 13),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21\,
      DOADO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22\,
      DOADO(29) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23\,
      DOADO(28) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_24\,
      DOADO(27 downto 24) => D(18 downto 15),
      DOADO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29\,
      DOADO(22) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30\,
      DOADO(21) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31\,
      DOADO(20 downto 16) => D(14 downto 10),
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39\,
      DOADO(12 downto 8) => D(9 downto 5),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_47\,
      DOADO(4 downto 0) => D(4 downto 0),
      DOBDO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53\,
      DOBDO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54\,
      DOBDO(29) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55\,
      DOBDO(28) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_56\,
      DOBDO(27 downto 24) => D(37 downto 34),
      DOBDO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61\,
      DOBDO(22) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62\,
      DOBDO(21) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63\,
      DOBDO(20 downto 16) => D(33 downto 29),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\,
      DOBDO(12 downto 8) => D(28 downto 24),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79\,
      DOBDO(4 downto 0) => D(23 downto 19),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\,
      DOPADOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\,
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88\,
      DOPBDOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89\,
      DOPBDOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => E(0),
      WEBWE(6) => E(0),
      WEBWE(5) => E(0),
      WEBWE(4) => E(0),
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 41 downto 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_out_reg[41]\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => Q(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_aclk,
      CLKBWRCLK => axi_c2c_phy_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 29) => B"000",
      DIADI(28 downto 24) => \data_out_reg[41]\(20 downto 16),
      DIADI(23 downto 21) => B"000",
      DIADI(20 downto 16) => \data_out_reg[41]\(15 downto 11),
      DIADI(15 downto 13) => B"000",
      DIADI(12 downto 8) => \data_out_reg[41]\(10 downto 6),
      DIADI(7 downto 6) => B"00",
      DIADI(5 downto 0) => \data_out_reg[41]\(5 downto 0),
      DIBDI(31 downto 29) => B"000",
      DIBDI(28 downto 24) => \data_out_reg[41]\(41 downto 37),
      DIBDI(23 downto 21) => B"000",
      DIBDI(20 downto 16) => \data_out_reg[41]\(36 downto 32),
      DIBDI(15 downto 13) => B"000",
      DIBDI(12 downto 8) => \data_out_reg[41]\(31 downto 27),
      DIBDI(7 downto 6) => B"00",
      DIBDI(5 downto 0) => \data_out_reg[41]\(26 downto 21),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21\,
      DOADO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22\,
      DOADO(29) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23\,
      DOADO(28 downto 24) => D(20 downto 16),
      DOADO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29\,
      DOADO(22) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30\,
      DOADO(21) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31\,
      DOADO(20 downto 16) => D(15 downto 11),
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39\,
      DOADO(12 downto 8) => D(10 downto 6),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46\,
      DOADO(5 downto 0) => D(5 downto 0),
      DOBDO(31) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53\,
      DOBDO(30) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54\,
      DOBDO(29) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55\,
      DOBDO(28 downto 24) => D(41 downto 37),
      DOBDO(23) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61\,
      DOBDO(22) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62\,
      DOBDO(21) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63\,
      DOBDO(20 downto 16) => D(36 downto 32),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\,
      DOBDO(12 downto 8) => D(31 downto 27),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78\,
      DOBDO(5 downto 0) => D(26 downto 21),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\,
      DOPADOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\,
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88\,
      DOPBDOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89\,
      DOPBDOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \out\,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => E(0),
      WEBWE(6) => E(0),
      WEBWE(5) => E(0),
      WEBWE(4) => E(0),
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized0\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnxpm_cdc.wr_pntr_bin_reg[8]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized0\ : entity is "compare";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gnxpm_cdc.wr_pntr_bin_reg[8]\
    );
\ram_empty_i_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => comp0,
      I1 => E(0),
      I2 => comp1,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized1\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized1\ : entity is "compare";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized1\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized2\ is
  port (
    comp1 : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gnxpm_cdc.rd_pntr_bin_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized2\ : entity is "compare";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized2\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gic0.gc0.count_d1_reg[7]\,
      S(2) => \gic0.gc0.count_d1_reg[4]\,
      S(1) => \gic0.gc0.count_d1_reg[3]\,
      S(0) => \gic0.gc0.count_d1_reg[0]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gnxpm_cdc.rd_pntr_bin_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized3\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    \gic0.gc0.count_reg[1]\ : in STD_LOGIC;
    \gic0.gc0.count_reg[2]\ : in STD_LOGIC;
    \gic0.gc0.count_reg[4]\ : in STD_LOGIC;
    \gic0.gc0.count_reg[7]\ : in STD_LOGIC;
    \gnxpm_cdc.rd_pntr_bin_reg[8]\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized3\ : entity is "compare";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized3\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gic0.gc0.count_reg[7]\,
      S(2) => \gic0.gc0.count_reg[4]\,
      S(1) => \gic0.gc0.count_reg[2]\,
      S(0) => \gic0.gc0.count_reg[1]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gnxpm_cdc.rd_pntr_bin_reg[8]\
    );
\ram_full_i_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => ram_full_fb_i_reg_0,
      I1 => comp2,
      I2 => \out\,
      I3 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I4 => s_axi_wvalid,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized4\ is
  port (
    comp0 : out STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[1]\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[3]\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[4]\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized4\ : entity is "compare";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized4\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gnxpm_cdc.wr_pntr_bin_reg[6]\,
      S(2) => \gnxpm_cdc.wr_pntr_bin_reg[4]\,
      S(1) => \gnxpm_cdc.wr_pntr_bin_reg[3]\,
      S(0) => \gnxpm_cdc.wr_pntr_bin_reg[1]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized5\ is
  port (
    comp1 : out STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[1]\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[2]\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[4]\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[6]\ : in STD_LOGIC;
    \gc0.count_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized5\ : entity is "compare";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized5\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gnxpm_cdc.wr_pntr_bin_reg[6]\,
      S(2) => \gnxpm_cdc.wr_pntr_bin_reg[4]\,
      S(1) => \gnxpm_cdc.wr_pntr_bin_reg[2]\,
      S(0) => \gnxpm_cdc.wr_pntr_bin_reg[1]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized6\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d1_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized6\ : entity is "compare";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized6\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gic0.gc0.count_d1_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized7\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_reg[8]\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized7\ : entity is "compare";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized7\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gic0.gc0.count_reg[8]\
    );
ram_full_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => comp2,
      I1 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I2 => comp1,
      I3 => \grstd1.grst_full.grst_f.rst_d3_reg_0\,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem is
  port (
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_3\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_3\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[7]\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]\ : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem is
  signal NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_128_191_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_192_255_6_8 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_0_2 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_3_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_64_127_6_8 : label is "";
begin
RAM_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRD(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \gpr1.dout_i_reg[0]_0\,
      DOB => \gpr1.dout_i_reg[1]_0\,
      DOC => \gpr1.dout_i_reg[2]_0\,
      DOD => NLW_RAM_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_c2c_phy_clk,
      WE => ram_full_i_reg
    );
RAM_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRD(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \gpr1.dout_i_reg[3]_0\,
      DOB => \gpr1.dout_i_reg[4]_0\,
      DOC => \gpr1.dout_i_reg[5]_0\,
      DOD => NLW_RAM_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_c2c_phy_clk,
      WE => ram_full_i_reg
    );
RAM_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRD(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => \gpr1.dout_i_reg[6]_0\,
      DOB => \gpr1.dout_i_reg[7]_0\,
      DOC => \gpr1.dout_i_reg[8]_0\,
      DOD => NLW_RAM_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => axi_c2c_phy_clk,
      WE => ram_full_i_reg
    );
RAM_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRD(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \gpr1.dout_i_reg[0]_2\,
      DOB => \gpr1.dout_i_reg[1]_2\,
      DOC => \gpr1.dout_i_reg[2]_2\,
      DOD => NLW_RAM_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => axi_c2c_phy_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRD(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \gpr1.dout_i_reg[3]_2\,
      DOB => \gpr1.dout_i_reg[4]_2\,
      DOC => \gpr1.dout_i_reg[5]_2\,
      DOD => NLW_RAM_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => axi_c2c_phy_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_128_191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRD(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => \gpr1.dout_i_reg[6]_2\,
      DOB => \gpr1.dout_i_reg[7]_2\,
      DOC => \gpr1.dout_i_reg[8]_2\,
      DOD => NLW_RAM_reg_128_191_6_8_DOD_UNCONNECTED,
      WCLK => axi_c2c_phy_clk,
      WE => \gic0.gc0.count_d2_reg[6]\
    );
RAM_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRD(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \gpr1.dout_i_reg[0]_3\,
      DOB => \gpr1.dout_i_reg[1]_3\,
      DOC => \gpr1.dout_i_reg[2]_3\,
      DOD => NLW_RAM_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => axi_c2c_phy_clk,
      WE => ram_full_i_reg_0
    );
RAM_reg_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRD(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \gpr1.dout_i_reg[3]_3\,
      DOB => \gpr1.dout_i_reg[4]_3\,
      DOC => \gpr1.dout_i_reg[5]_3\,
      DOD => NLW_RAM_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => axi_c2c_phy_clk,
      WE => ram_full_i_reg_0
    );
RAM_reg_192_255_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRD(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => \gpr1.dout_i_reg[6]_3\,
      DOB => \gpr1.dout_i_reg[7]_3\,
      DOC => \gpr1.dout_i_reg[8]_3\,
      DOD => NLW_RAM_reg_192_255_6_8_DOD_UNCONNECTED,
      WCLK => axi_c2c_phy_clk,
      WE => ram_full_i_reg_0
    );
RAM_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRD(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \gpr1.dout_i_reg[0]_1\,
      DOB => \gpr1.dout_i_reg[1]_1\,
      DOC => \gpr1.dout_i_reg[2]_1\,
      DOD => NLW_RAM_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => axi_c2c_phy_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRD(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \gpr1.dout_i_reg[3]_1\,
      DOB => \gpr1.dout_i_reg[4]_1\,
      DOC => \gpr1.dout_i_reg[5]_1\,
      DOD => NLW_RAM_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => axi_c2c_phy_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
RAM_reg_64_127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRD(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => \gpr1.dout_i_reg[6]_1\,
      DOB => \gpr1.dout_i_reg[7]_1\,
      DOC => \gpr1.dout_i_reg[8]_1\,
      DOD => NLW_RAM_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => axi_c2c_phy_clk,
      WE => \gic0.gc0.count_d2_reg[7]\
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \gc0.count_d1_reg[7]\(0),
      Q => \goreg_dm.dout_i_reg[8]\(0)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \gc0.count_d1_reg[7]\(1),
      Q => \goreg_dm.dout_i_reg[8]\(1)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \gc0.count_d1_reg[7]\(2),
      Q => \goreg_dm.dout_i_reg[8]\(2)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \gc0.count_d1_reg[7]\(3),
      Q => \goreg_dm.dout_i_reg[8]\(3)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \gc0.count_d1_reg[7]\(4),
      Q => \goreg_dm.dout_i_reg[8]\(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \gc0.count_d1_reg[7]\(5),
      Q => \goreg_dm.dout_i_reg[8]\(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \gc0.count_d1_reg[7]\(6),
      Q => \goreg_dm.dout_i_reg[8]\(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \gc0.count_d1_reg[7]\(7),
      Q => \goreg_dm.dout_i_reg[8]\(7)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \gc0.count_d1_reg[7]\(8),
      Q => \goreg_dm.dout_i_reg[8]\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_reg[1]_0\ : in STD_LOGIC;
    \gc0.count_reg[3]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Q_reg_reg[0]\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
  signal \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gc0.count[7]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_empty_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_i_i_6_n_0 : STD_LOGIC;
  signal ram_empty_i_i_7_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair18";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__1\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__1\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \plusOp__1\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \plusOp__1\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \plusOp__1\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \plusOp__1\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count[7]_i_2_n_0\,
      O => \plusOp__1\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count[7]_i_2_n_0\,
      I2 => \^q\(6),
      O => \plusOp__1\(7)
    );
\gc0.count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gc0.count[7]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(6),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(7),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__1\(0),
      Q => \^q\(0),
      S => \Q_reg_reg[0]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__1\(1),
      Q => \^q\(1),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__1\(2),
      Q => \^q\(2),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__1\(3),
      Q => \^q\(3),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__1\(4),
      Q => \^q\(4),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__1\(5),
      Q => \^q\(5),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__1\(6),
      Q => \^q\(6),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__1\(7),
      Q => \^q\(7),
      R => \Q_reg_reg[0]\
    );
ram_empty_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444F4444"
    )
        port map (
      I0 => ram_empty_i_i_2_n_0,
      I1 => ram_empty_i_i_3_n_0,
      I2 => \gc0.count_reg[1]_0\,
      I3 => \gc0.count_reg[3]_0\,
      I4 => E(0),
      O => ram_empty_i_reg
    );
ram_empty_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => WR_PNTR_RD(7),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      I2 => WR_PNTR_RD(6),
      I3 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I4 => ram_empty_i_i_6_n_0,
      O => ram_empty_i_i_2_n_0
    );
ram_empty_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => WR_PNTR_RD(3),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I2 => WR_PNTR_RD(2),
      I3 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I4 => ram_empty_i_i_7_n_0,
      O => ram_empty_i_i_3_n_0
    );
ram_empty_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      I1 => WR_PNTR_RD(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I3 => WR_PNTR_RD(5),
      O => ram_empty_i_i_6_n_0
    );
ram_empty_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      I3 => WR_PNTR_RD(1),
      O => ram_empty_i_i_7_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_159 is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_reg[1]_0\ : in STD_LOGIC;
    \gc0.count_reg[7]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.wr_pntr_bin_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Q_reg_reg[0]\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_159 : entity is "rd_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_159;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_159 is
  signal \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gc0.count[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_empty_i_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_6__0_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_7__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__0\ : label is "soft_lutpair10";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__2\(0)
    );
\gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__2\(1)
    );
\gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \plusOp__2\(2)
    );
\gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \plusOp__2\(3)
    );
\gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \plusOp__2\(4)
    );
\gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \plusOp__2\(5)
    );
\gc0.count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count[7]_i_2__0_n_0\,
      O => \plusOp__2\(6)
    );
\gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count[7]_i_2__0_n_0\,
      I2 => \^q\(6),
      O => \plusOp__2\(7)
    );
\gc0.count[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gc0.count[7]_i_2__0_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(6),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(7),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__2\(0),
      Q => \^q\(0),
      S => \Q_reg_reg[0]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__2\(1),
      Q => \^q\(1),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__2\(2),
      Q => \^q\(2),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__2\(3),
      Q => \^q\(3),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__2\(4),
      Q => \^q\(4),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__2\(5),
      Q => \^q\(5),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__2\(6),
      Q => \^q\(6),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__2\(7),
      Q => \^q\(7),
      R => \Q_reg_reg[0]\
    );
\ram_empty_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444F4444"
    )
        port map (
      I0 => \ram_empty_i_i_2__0_n_0\,
      I1 => \ram_empty_i_i_3__0_n_0\,
      I2 => \gc0.count_reg[1]_0\,
      I3 => \gc0.count_reg[7]_0\,
      I4 => E(0),
      O => ram_empty_i_reg
    );
\ram_empty_i_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_bin_reg[7]\(6),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I2 => \gnxpm_cdc.wr_pntr_bin_reg[7]\(7),
      I3 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      I4 => \ram_empty_i_i_6__0_n_0\,
      O => \ram_empty_i_i_2__0_n_0\
    );
\ram_empty_i_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gnxpm_cdc.wr_pntr_bin_reg[7]\(3),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I2 => \gnxpm_cdc.wr_pntr_bin_reg[7]\(2),
      I3 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I4 => \ram_empty_i_i_7__0_n_0\,
      O => \ram_empty_i_i_3__0_n_0\
    );
\ram_empty_i_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I1 => \gnxpm_cdc.wr_pntr_bin_reg[7]\(5),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      I3 => \gnxpm_cdc.wr_pntr_bin_reg[7]\(4),
      O => \ram_empty_i_i_6__0_n_0\
    );
\ram_empty_i_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      I1 => \gnxpm_cdc.wr_pntr_bin_reg[7]\(1),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      I3 => \gnxpm_cdc.wr_pntr_bin_reg[7]\(0),
      O => \ram_empty_i_i_7__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \Q_reg_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized0\ is
  signal \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__3\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair55";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__3\(0)
    );
\gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__3\(1)
    );
\gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \plusOp__3\(2)
    );
\gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \plusOp__3\(3)
    );
\gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \plusOp__3\(4)
    );
\gc0.count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \plusOp__3\(5)
    );
\gc0.count[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count[8]_i_2_n_0\,
      O => \plusOp__3\(6)
    );
\gc0.count[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__3\(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \plusOp__3\(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(6),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(7),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__3\(0),
      Q => \^q\(0),
      S => \Q_reg_reg[0]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__3\(1),
      Q => \^q\(1),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__3\(2),
      Q => \^q\(2),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__3\(3),
      Q => \^q\(3),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__3\(4),
      Q => \^q\(4),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__3\(5),
      Q => \^q\(5),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__3\(6),
      Q => \^q\(6),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__3\(7),
      Q => \^q\(7),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__3\(8),
      Q => rd_pntr_plus1(8),
      R => \Q_reg_reg[0]\
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      I1 => WR_PNTR_RD(1),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      I3 => WR_PNTR_RD(0),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I1 => WR_PNTR_RD(3),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I3 => WR_PNTR_RD(2),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I1 => WR_PNTR_RD(5),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      I3 => WR_PNTR_RD(4),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      I1 => WR_PNTR_RD(7),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I3 => WR_PNTR_RD(6),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => WR_PNTR_RD(8),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized1\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_i_reg_0 : out STD_LOGIC;
    \gc0.count_d1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized1\ : entity is "rd_bin_cntr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gc0.count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \^gc0.count_d1_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__8\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_2__0\ : label is "soft_lutpair34";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gc0.count_d1_reg[7]_0\(7 downto 0) <= \^gc0.count_d1_reg[7]_0\(7 downto 0);
\gc0.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(0),
      O => \plusOp__8\(0)
    );
\gc0.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(0),
      I1 => \^gc0.count_d1_reg[7]_0\(1),
      O => \plusOp__8\(1)
    );
\gc0.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(1),
      I1 => \^gc0.count_d1_reg[7]_0\(0),
      I2 => \^gc0.count_d1_reg[7]_0\(2),
      O => \plusOp__8\(2)
    );
\gc0.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(2),
      I1 => \^gc0.count_d1_reg[7]_0\(0),
      I2 => \^gc0.count_d1_reg[7]_0\(1),
      I3 => \^gc0.count_d1_reg[7]_0\(3),
      O => \plusOp__8\(3)
    );
\gc0.count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(3),
      I1 => \^gc0.count_d1_reg[7]_0\(1),
      I2 => \^gc0.count_d1_reg[7]_0\(0),
      I3 => \^gc0.count_d1_reg[7]_0\(2),
      I4 => \^gc0.count_d1_reg[7]_0\(4),
      O => \plusOp__8\(4)
    );
\gc0.count[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(4),
      I1 => \^gc0.count_d1_reg[7]_0\(2),
      I2 => \^gc0.count_d1_reg[7]_0\(0),
      I3 => \^gc0.count_d1_reg[7]_0\(1),
      I4 => \^gc0.count_d1_reg[7]_0\(3),
      I5 => \^gc0.count_d1_reg[7]_0\(5),
      O => \plusOp__8\(5)
    );
\gc0.count[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(5),
      I1 => \gc0.count[8]_i_2__0_n_0\,
      I2 => \^gc0.count_d1_reg[7]_0\(6),
      O => \plusOp__8\(6)
    );
\gc0.count[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gc0.count[8]_i_2__0_n_0\,
      I1 => \^gc0.count_d1_reg[7]_0\(5),
      I2 => \^gc0.count_d1_reg[7]_0\(6),
      I3 => \^gc0.count_d1_reg[7]_0\(7),
      O => \plusOp__8\(7)
    );
\gc0.count[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gc0.count[8]_i_2__0_n_0\,
      I1 => \^gc0.count_d1_reg[7]_0\(7),
      I2 => \^gc0.count_d1_reg[7]_0\(6),
      I3 => \^gc0.count_d1_reg[7]_0\(5),
      I4 => rd_pntr_plus1(8),
      O => \plusOp__8\(8)
    );
\gc0.count[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(3),
      I1 => \^gc0.count_d1_reg[7]_0\(1),
      I2 => \^gc0.count_d1_reg[7]_0\(0),
      I3 => \^gc0.count_d1_reg[7]_0\(2),
      I4 => \^gc0.count_d1_reg[7]_0\(4),
      O => \gc0.count[8]_i_2__0_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(0),
      Q => \^q\(0),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(1),
      Q => \^q\(1),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(2),
      Q => \^q\(2),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(3),
      Q => \^q\(3),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(4),
      Q => \^q\(4),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(5),
      Q => \^q\(5),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(6),
      Q => \^q\(6),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(7),
      Q => \^q\(7),
      R => \Q_reg_reg[0]\
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^q\(8),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__8\(0),
      Q => \^gc0.count_d1_reg[7]_0\(0),
      S => \Q_reg_reg[0]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__8\(1),
      Q => \^gc0.count_d1_reg[7]_0\(1),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__8\(2),
      Q => \^gc0.count_d1_reg[7]_0\(2),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__8\(3),
      Q => \^gc0.count_d1_reg[7]_0\(3),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__8\(4),
      Q => \^gc0.count_d1_reg[7]_0\(4),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__8\(5),
      Q => \^gc0.count_d1_reg[7]_0\(5),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__8\(6),
      Q => \^gc0.count_d1_reg[7]_0\(6),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__8\(7),
      Q => \^gc0.count_d1_reg[7]_0\(7),
      R => \Q_reg_reg[0]\
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__8\(8),
      Q => rd_pntr_plus1(8),
      R => \Q_reg_reg[0]\
    );
\gmux.gm[4].gms.ms_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => WR_PNTR_RD(0),
      O => ram_empty_i_reg
    );
\gmux.gm[4].gms.ms_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => WR_PNTR_RD(0),
      O => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gnxpm_cdc.rd_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_reg[3]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized2\ : entity is "rd_bin_cntr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gc0.count[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \plusOp__7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_empty_i_i_7__1_n_0\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_2__1\ : label is "soft_lutpair26";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__7\(0)
    );
\gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => \^q\(0),
      O => \plusOp__7\(1)
    );
\gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(0),
      I2 => \^q\(1),
      O => \plusOp__7\(2)
    );
\gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => rd_pntr_plus1(0),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \plusOp__7\(3)
    );
\gc0.count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \plusOp__7\(4)
    );
\gc0.count[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => rd_pntr_plus1(0),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => rd_pntr_plus1(5),
      O => \plusOp__7\(5)
    );
\gc0.count[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gc0.count[7]_i_2__1_n_0\,
      I1 => \^q\(3),
      I2 => rd_pntr_plus1(5),
      I3 => rd_pntr_plus1(6),
      O => \plusOp__7\(6)
    );
\gc0.count[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gc0.count[7]_i_2__1_n_0\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(5),
      I3 => \^q\(3),
      I4 => rd_pntr_plus1(7),
      O => \plusOp__7\(7)
    );
\gc0.count[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rd_pntr_plus1(0),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \gc0.count[7]_i_2__1_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus1(0),
      Q => \gnxpm_cdc.rd_pntr_gc_reg[7]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \gnxpm_cdc.rd_pntr_gc_reg[7]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \gnxpm_cdc.rd_pntr_gc_reg[7]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \gnxpm_cdc.rd_pntr_gc_reg[7]\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \gnxpm_cdc.rd_pntr_gc_reg[7]\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus1(5),
      Q => \gnxpm_cdc.rd_pntr_gc_reg[7]\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus1(6),
      Q => \gnxpm_cdc.rd_pntr_gc_reg[7]\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => rd_pntr_plus1(7),
      Q => \gnxpm_cdc.rd_pntr_gc_reg[7]\(7)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__7\(0),
      PRE => AR(0),
      Q => rd_pntr_plus1(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__7\(1),
      Q => \^q\(0)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__7\(2),
      Q => \^q\(1)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__7\(3),
      Q => \^q\(2)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__7\(4),
      Q => \^q\(3)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__7\(5),
      Q => rd_pntr_plus1(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__7\(6),
      Q => rd_pntr_plus1(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__7\(7),
      Q => rd_pntr_plus1(7)
    );
\ram_empty_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800800000000"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[0]\,
      I1 => \ram_empty_i_i_7__1_n_0\,
      I2 => WR_PNTR_RD(0),
      I3 => rd_pntr_plus1(0),
      I4 => \out\,
      I5 => \gc0.count_reg[3]_0\,
      O => ram_empty_fb_i_reg
    );
\ram_empty_i_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => WR_PNTR_RD(1),
      I2 => rd_pntr_plus1(7),
      I3 => WR_PNTR_RD(3),
      I4 => WR_PNTR_RD(2),
      I5 => rd_pntr_plus1(6),
      O => \ram_empty_i_i_7__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft is
  port (
    \out\ : out STD_LOGIC;
    fwft_rst_done_q : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[37]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    tdm_user_data_ready : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_fb_i_i_2_n_0 : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state[1]_i_2__2_n_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  E(0) <= \^e\(0);
  \out\ <= empty_fwft_i;
\aempty_fwft_fb_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8C0E0F0"
    )
        port map (
      I0 => aempty_fwft_fb_i_i_2_n_0,
      I1 => ram_empty_fb_i_reg,
      I2 => aempty_fwft_fb_i,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => slot_select(0),
      I2 => tdm_user_data_ready,
      O => aempty_fwft_fb_i_i_2_n_0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => aempty_fwft_i
    );
\empty_fwft_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FF00400000"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => slot_select(0),
      I2 => tdm_user_data_ready,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      I5 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => empty_fwft_fb_i
    );
\empty_fwft_fb_o_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FF00400000"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => slot_select(0),
      I2 => tdm_user_data_ready,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      I5 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \Q_reg_reg[0]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => empty_fwft_i
    );
\gc0.count_d1[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000555555555555"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => empty_fwft_i,
      I2 => slot_select(0),
      I3 => tdm_user_data_ready,
      I4 => curr_fwft_state(0),
      I5 => curr_fwft_state(1),
      O => \gc0.count_d1_reg[8]\(0)
    );
\gfwft_rst_done.fwft_rst_done_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \^e\(0),
      Q => fwft_rst_done_q,
      R => '0'
    );
\gfwft_rst_done.fwft_rst_done_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \Q_reg_reg[0]_0\,
      Q => \^e\(0)
    );
\goreg_bm.dout_i[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000AAAA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => empty_fwft_i,
      I2 => slot_select(0),
      I3 => tdm_user_data_ready,
      I4 => curr_fwft_state(0),
      O => \goreg_bm.dout_i_reg[37]\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAA2A"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => tdm_user_data_ready,
      I2 => slot_select(0),
      I3 => empty_fwft_i,
      I4 => curr_fwft_state(1),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF000000FFFFFFFF"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => slot_select(0),
      I2 => tdm_user_data_ready,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      I5 => ram_empty_fb_i_reg,
      O => \gpregsm1.curr_fwft_state[1]_i_2__2_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \^e\(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => SR(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \^e\(0),
      D => \gpregsm1.curr_fwft_state[1]_i_2__2_n_0\,
      Q => curr_fwft_state(1),
      R => SR(0)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \^e\(0),
      D => next_fwft_state(0),
      Q => user_valid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_101 is
  port (
    \out\ : out STD_LOGIC;
    fwft_rst_done_q : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[51]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slot_select_reg[1]\ : out STD_LOGIC;
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    \mux_by_4.data_count_reg[3]\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    tdm_user_data_ready : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_phy_ready : in STD_LOGIC;
    \ctrl_info_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_101 : entity is "rd_fwft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_101;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_101 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  E(0) <= \^e\(0);
  \out\ <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8C0E0F0"
    )
        port map (
      I0 => \mux_by_4.data_count_reg[3]\,
      I1 => ram_empty_fb_i_reg,
      I2 => aempty_fwft_fb_i,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => \mux_by_4.data_count_reg[3]\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => \mux_by_4.data_count_reg[3]\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \Q_reg_reg[0]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => empty_fwft_i
    );
\gc0.count_d1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => \mux_by_4.data_count_reg[3]\,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => \gc0.count_d1_reg[7]\(0)
    );
\gfwft_rst_done.fwft_rst_done_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \^e\(0),
      Q => fwft_rst_done_q,
      R => '0'
    );
\gfwft_rst_done.fwft_rst_done_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \Q_reg_reg[0]_0\,
      Q => \^e\(0)
    );
\goreg_bm.dout_i[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800000AAAAAAAA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => Q(0),
      I2 => tdm_user_data_ready,
      I3 => empty_fwft_i,
      I4 => slot_select(0),
      I5 => curr_fwft_state(0),
      O => \goreg_bm.dout_i_reg[51]\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA2AAAAAA"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => slot_select(0),
      I2 => empty_fwft_i,
      I3 => tdm_user_data_ready,
      I4 => Q(0),
      I5 => curr_fwft_state(1),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \mux_by_4.data_count_reg[3]\,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => ram_empty_fb_i_reg,
      O => \gpregsm1.curr_fwft_state[1]_i_2__0_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \^e\(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => SR(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \^e\(0),
      D => \gpregsm1.curr_fwft_state[1]_i_2__0_n_0\,
      Q => curr_fwft_state(1),
      R => SR(0)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \^e\(0),
      D => next_fwft_state(0),
      Q => user_valid,
      R => SR(0)
    );
\slot_select[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => tx_phy_ready,
      I2 => \ctrl_info_reg[0]\(0),
      O => \slot_select_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_157 is
  port (
    \out\ : out STD_LOGIC;
    fwft_rst_done_q : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[51]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_int_ch2_ready : out STD_LOGIC;
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    \mux_by_4.data_count_reg[3]\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    tdm_user_data_ready : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_phy_ready : in STD_LOGIC;
    \ctrl_info_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg_0 : in STD_LOGIC;
    \auto_neg_intr_gen.send_ch0_reg\ : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_157 : entity is "rd_fwft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_157;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_157 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gpregsm1.curr_fwft_state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  E(0) <= \^e\(0);
  \out\ <= empty_fwft_i;
\aempty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8C0E0F0"
    )
        port map (
      I0 => \mux_by_4.data_count_reg[3]\,
      I1 => ram_empty_fb_i_reg,
      I2 => aempty_fwft_fb_i,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => aempty_fwft_i
    );
\empty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => \mux_by_4.data_count_reg[3]\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => empty_fwft_fb_i
    );
\empty_fwft_fb_o_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => \mux_by_4.data_count_reg[3]\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \Q_reg_reg[0]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => empty_fwft_i
    );
\gc0.count_d1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => \mux_by_4.data_count_reg[3]\,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => \gc0.count_d1_reg[7]\(0)
    );
\gfwft_rst_done.fwft_rst_done_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \^e\(0),
      Q => fwft_rst_done_q,
      R => '0'
    );
\gfwft_rst_done.fwft_rst_done_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      D => \Q_reg_reg[0]_0\,
      Q => \^e\(0)
    );
\goreg_bm.dout_i[51]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00800000AAAAAAAA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => Q(0),
      I2 => tdm_user_data_ready,
      I3 => empty_fwft_i,
      I4 => slot_select(0),
      I5 => curr_fwft_state(0),
      O => \goreg_bm.dout_i_reg[51]\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA2AAAAAA"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => slot_select(0),
      I2 => empty_fwft_i,
      I3 => tdm_user_data_ready,
      I4 => Q(0),
      I5 => curr_fwft_state(1),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \mux_by_4.data_count_reg[3]\,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => ram_empty_fb_i_reg,
      O => \gpregsm1.curr_fwft_state[1]_i_2__1_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \^e\(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => SR(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \^e\(0),
      D => \gpregsm1.curr_fwft_state[1]_i_2__1_n_0\,
      Q => curr_fwft_state(1),
      R => SR(0)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \^e\(0),
      D => next_fwft_state(0),
      Q => user_valid,
      R => SR(0)
    );
\slot_select[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040004040404"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => tx_phy_ready,
      I2 => \ctrl_info_reg[1]\(0),
      I3 => empty_fwft_i_reg_0,
      I4 => \auto_neg_intr_gen.send_ch0_reg\,
      I5 => s_ready_i_reg,
      O => next_int_ch2_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_61 is
  port (
    fwft_rst_done_q : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    \goreg_bm.dout_i_reg[41]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    \gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    comp0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_61 : entity is "rd_fwft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_61 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ram_empty_i_i_2__1_n_0\ : STD_LOGIC;
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  E(0) <= \^e\(0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15115555"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => curr_fwft_state(0),
      I2 => empty_fwft_i,
      I3 => s_axi_rready,
      I4 => curr_fwft_state(1),
      I5 => \Q_reg_reg[0]\,
      O => tmp_ram_rd_en
    );
\aempty_fwft_fb_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F8F09090B090"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => aempty_fwft_fb_i,
      I3 => s_axi_rready,
      I4 => empty_fwft_i,
      I5 => ram_empty_fb_i_reg,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \out\(0),
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \out\(0),
      Q => aempty_fwft_i
    );
\empty_fwft_fb_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00BAAA"
    )
        port map (
      I0 => empty_fwft_fb_i,
      I1 => empty_fwft_i,
      I2 => s_axi_rready,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \out\(0),
      Q => empty_fwft_fb_i
    );
\empty_fwft_fb_o_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00BAAA"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => empty_fwft_i,
      I2 => s_axi_rready,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \Q_reg_reg[0]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \out\(0),
      Q => empty_fwft_i
    );
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005DFF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => s_axi_rready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      I4 => ram_empty_fb_i_reg,
      O => \gc0.count_d1_reg[8]\(0)
    );
\gfwft_rst_done.fwft_rst_done_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \^e\(0),
      Q => fwft_rst_done_q,
      R => '0'
    );
\gfwft_rst_done.fwft_rst_done_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\(0),
      D => \Q_reg_reg[0]_0\,
      Q => \^e\(0)
    );
\goreg_bm.dout_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => empty_fwft_i,
      I2 => s_axi_rready,
      I3 => curr_fwft_state(1),
      O => \goreg_bm.dout_i_reg[41]\(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => empty_fwft_i,
      I3 => s_axi_rready,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A200FFFF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => s_axi_rready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      I4 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \^e\(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => SR(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \^e\(0),
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => SR(0)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \^e\(0),
      D => next_fwft_state(0),
      Q => user_valid,
      R => SR(0)
    );
\ram_empty_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00007F00"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => \ram_empty_i_i_2__1_n_0\,
      I2 => curr_fwft_state(1),
      I3 => comp1,
      I4 => ram_empty_fb_i_reg,
      I5 => comp0,
      O => ram_empty_i_reg
    );
\ram_empty_i_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => s_axi_rready,
      O => \ram_empty_i_i_2__1_n_0\
    );
s_axi_rvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => s_axi_rvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft__parameterized0\ is
  port (
    s_axi_bvalid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft__parameterized0\ : entity is "rd_fwft";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft__parameterized0\ is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
\aempty_fwft_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F8F0F090B09090"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => aempty_fwft_fb_i,
      I3 => empty_fwft_i,
      I4 => s_axi_bready,
      I5 => \out\,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_i
    );
\empty_fwft_fb_i_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AEAA"
    )
        port map (
      I0 => empty_fwft_fb_i,
      I1 => s_axi_bready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_i
    );
\empty_fwft_fb_o_i_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AEAA"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => s_axi_bready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_i
    );
\gc0.count_d1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000075FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => empty_fwft_i,
      I2 => s_axi_bready,
      I3 => curr_fwft_state(0),
      I4 => \out\,
      O => \gc0.count_reg[0]\(0)
    );
\goreg_dm.dout_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D00"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => s_axi_bready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(1),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB0"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => s_axi_bready,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D000FFFF"
    )
        port map (
      I0 => s_axi_bready,
      I1 => empty_fwft_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => user_valid
    );
\ram_empty_i_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => s_axi_bready,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(1),
      O => ram_empty_fb_i_reg
    );
s_axi_bvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => s_axi_bvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as is
  port (
    \out\ : out STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[7]\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \gnxpm_cdc.wr_pntr_bin_reg[7]\,
      Q => ram_empty_fb_i,
      S => \Q_reg_reg[0]\
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \gnxpm_cdc.wr_pntr_bin_reg[7]\,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_158 is
  port (
    \out\ : out STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[6]\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_158 : entity is "rd_status_flags_as";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_158;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_158 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \gnxpm_cdc.wr_pntr_bin_reg[6]\,
      Q => ram_empty_fb_i,
      S => \Q_reg_reg[0]\
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \gnxpm_cdc.wr_pntr_bin_reg[6]\,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[6]\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized2\ : entity is "rd_status_flags_as";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized2\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \gnxpm_cdc.wr_pntr_bin_reg[6]\,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \gnxpm_cdc.wr_pntr_bin_reg[6]\,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_1 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_1 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_1 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_10 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_10 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_10 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_100 is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_100 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_100;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_100 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_11 is
  port (
    \out\ : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    \gpregsm1.user_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg\ : out STD_LOGIC;
    \gfwft_rst_done.fwft_rst_done_reg\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    fwft_rst_done_q : in STD_LOGIC;
    rd_rst_active : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0\ : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC;
    \Q_reg_reg[0]_2\ : in STD_LOGIC;
    sckt_rd_rst_fwft : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_11 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_11 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q_reg,
      I1 => ram_empty_fb_i_reg(0),
      O => tmp_ram_rd_en
    );
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\gfwft_rst_done.fwft_rst_done_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => Q_reg,
      I1 => sckt_rd_rst_fwft,
      I2 => E(0),
      O => \gfwft_rst_done.fwft_rst_done_reg\
    );
\gpregsm1.curr_fwft_state[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q_reg,
      I1 => fwft_rst_done_q,
      O => \gpregsm1.user_valid_reg\(0)
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222F2222"
    )
        port map (
      I0 => rd_rst_active,
      I1 => Q_reg,
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0\,
      I3 => \Q_reg_reg[0]_1\,
      I4 => \Q_reg_reg[0]_2\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0DFD0D0"
    )
        port map (
      I0 => sckt_rd_rst_fwft,
      I1 => Q_reg,
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0\,
      I3 => \Q_reg_reg[0]_1\,
      I4 => \Q_reg_reg[0]_2\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_119 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_119 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_119;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_119 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_12 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_12 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_12 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_120 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_120 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_120;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_120 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_121 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_121 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_121;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_121 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_122 is
  port (
    \out\ : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    sckt_wr_rst_i_q : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC;
    \Q_reg_reg[0]_2\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_122 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_122;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_122 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_i_1__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of s_axi_arready_INST_0 : label is "soft_lutpair16";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\ <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\;
  \out\ <= Q_reg;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I2 => ram_full_fb_i_reg,
      I3 => ram_full_i_reg,
      I4 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0)
    );
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\,
      I1 => sckt_wr_rst_i_q,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => ram_full_i_reg,
      I2 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\,
      O => s_axi_arready
    );
s_axi_arready_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q_reg,
      I1 => \Q_reg_reg[0]_1\,
      I2 => \Q_reg_reg[0]_2\,
      I3 => \Q_reg_reg[0]_0\,
      I4 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\,
      O => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_123 is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_123 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_123;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_123 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_124 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_124 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_124;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_124 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_125 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_125 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_125;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_125 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_126 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_126 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_126;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_126 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_127 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_127 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_127;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_127 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_128 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_128 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_128;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_128 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_129 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_129 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_129;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_129 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_13 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_13 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_13 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_130 is
  port (
    \out\ : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    \gpregsm1.user_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg\ : out STD_LOGIC;
    \gfwft_rst_done.fwft_rst_done_reg\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    fwft_rst_done_q : in STD_LOGIC;
    rd_rst_active : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0\ : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC;
    \Q_reg_reg[0]_2\ : in STD_LOGIC;
    sckt_rd_rst_fwft : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_130 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_130;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_130 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q_reg,
      I1 => ram_empty_fb_i_reg(0),
      O => tmp_ram_rd_en
    );
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\gfwft_rst_done.fwft_rst_done_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => Q_reg,
      I1 => sckt_rd_rst_fwft,
      I2 => E(0),
      O => \gfwft_rst_done.fwft_rst_done_reg\
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q_reg,
      I1 => fwft_rst_done_q,
      O => \gpregsm1.user_valid_reg\(0)
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222F2222"
    )
        port map (
      I0 => rd_rst_active,
      I1 => Q_reg,
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0\,
      I3 => \Q_reg_reg[0]_1\,
      I4 => \Q_reg_reg[0]_2\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0DFD0D0"
    )
        port map (
      I0 => sckt_rd_rst_fwft,
      I1 => Q_reg,
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0\,
      I3 => \Q_reg_reg[0]_1\,
      I4 => \Q_reg_reg[0]_2\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_131 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_131 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_131;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_131 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_132 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_132 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_132;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_132 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_133 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_133 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_133;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_133 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_134 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_134 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_134;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_134 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_135 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_135 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_135;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_135 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_136 is
  port (
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_136 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_136;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_136 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_137 is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    fifo_wrst_done : in STD_LOGIC;
    fifo_rrst_done : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_137 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_137;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_137 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => fifo_wrst_done,
      I1 => fifo_rrst_done,
      I2 => Q_reg,
      I3 => \out\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070707F70707070"
    )
        port map (
      I0 => fifo_rrst_done,
      I1 => fifo_wrst_done,
      I2 => in0(0),
      I3 => Q_reg,
      I4 => \Q_reg_reg[0]_0\,
      I5 => \Q_reg_reg[0]_1\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\
    );
s_axi_arready_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      I2 => \Q_reg_reg[0]_0\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_138 is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    fifo_wrst_done : in STD_LOGIC;
    fifo_rrst_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_138 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_138;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_138 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => fifo_wrst_done,
      I1 => fifo_rrst_done,
      I2 => Q_reg,
      I3 => \Q_reg_reg[0]_0\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_139 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_139 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_139;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_139 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_14 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_14 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_14 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_140 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_140 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_140;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_140 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_141 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_141 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_141;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_141 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_142 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_142 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_142;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_142 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_143 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_143 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_143;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_143 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_144 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_144 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_144;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_144 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_145 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_145 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_145;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_145 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_146 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_146 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_146;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_146 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_147 is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    rd_rst_active : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_147 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_147;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_147 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rd_rst_active,
      I1 => Q_reg,
      I2 => in0(0),
      O => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_148 is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_148 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_148;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_148 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_15 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_15 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_15 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_16 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_16 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_16 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_17 is
  port (
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_17 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_17 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_18 is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d1_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    fifo_wrst_done : in STD_LOGIC;
    fifo_rrst_done : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_18 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_18 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => fifo_wrst_done,
      I1 => fifo_rrst_done,
      I2 => Q_reg,
      I3 => \out\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070707F70707070"
    )
        port map (
      I0 => fifo_rrst_done,
      I1 => fifo_wrst_done,
      I2 => in0(0),
      I3 => Q_reg,
      I4 => \Q_reg_reg[0]_0\,
      I5 => \Q_reg_reg[0]_1\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\
    );
s_axi_wready_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      I2 => \Q_reg_reg[0]_0\,
      O => \grstd1.grst_full.grst_f.rst_d1_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_19 is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    fifo_wrst_done : in STD_LOGIC;
    fifo_rrst_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_19 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_19 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => fifo_wrst_done,
      I1 => fifo_rrst_done,
      I2 => Q_reg,
      I3 => \Q_reg_reg[0]_0\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_2 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_2 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_2 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_20 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_20 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_20 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_21 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_21 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_21 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_22 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_22 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_22 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_23 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_23 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_23 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_24 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_24 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_24 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_25 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_25 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_25 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_26 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_26 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_26 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_27 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_27 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_27 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_28 is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    rd_rst_active : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_28 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_28 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rd_rst_active,
      I1 => Q_reg,
      I2 => in0(0),
      O => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_29 is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_29 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_29 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_3 is
  port (
    \out\ : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    wr_rst_busy_i2_out : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    sckt_wr_rst_i_q : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC;
    \Q_reg_reg[0]_2\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_3 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_3 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \^wr_rst_busy_i2_out\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_full_i_i_1__2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of s_axi_wready_INST_0 : label is "soft_lutpair60";
begin
  \out\ <= Q_reg;
  wr_rst_busy_i2_out <= \^wr_rst_busy_i2_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I2 => ram_full_fb_i_reg_0,
      I3 => ram_full_i_reg,
      I4 => \^wr_rst_busy_i2_out\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0)
    );
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wr_rst_busy_i2_out\,
      I1 => sckt_wr_rst_i_q,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\
    );
\ram_full_i_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => comp1,
      I2 => \^wr_rst_busy_i2_out\,
      I3 => ram_full_fb_i_reg_1,
      O => ram_full_fb_i_reg
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => ram_full_i_reg,
      I2 => \^wr_rst_busy_i2_out\,
      O => s_axi_wready
    );
s_axi_wready_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q_reg,
      I1 => \Q_reg_reg[0]_1\,
      I2 => \Q_reg_reg[0]_2\,
      I3 => \Q_reg_reg[0]_0\,
      I4 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\,
      O => \^wr_rst_busy_i2_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_31 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_31 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_31 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_32 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_32 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_32 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_33 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_33 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_33 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_34 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_34 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_34 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_35 is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_35 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_35 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_36 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_36 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_36 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_37 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_37 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_37 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_38 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_38 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_38 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_39 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_39 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_39 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_4 is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_4 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_4 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_40 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_40 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_40 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_41 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_41 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_41 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_42 is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg\ : out STD_LOGIC;
    \gfwft_rst_done.fwft_rst_done_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    rd_rst_active : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0\ : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC;
    \Q_reg_reg[0]_2\ : in STD_LOGIC;
    sckt_rd_rst_fwft : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    fwft_rst_done_q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_42 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_42 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\gfwft_rst_done.fwft_rst_done_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => Q_reg,
      I1 => sckt_rd_rst_fwft,
      I2 => E(0),
      O => \gfwft_rst_done.fwft_rst_done_reg\
    );
\gpregsm1.curr_fwft_state[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q_reg,
      I1 => fwft_rst_done_q,
      O => SR(0)
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222F2222"
    )
        port map (
      I0 => rd_rst_active,
      I1 => Q_reg,
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0\,
      I3 => \Q_reg_reg[0]_1\,
      I4 => \Q_reg_reg[0]_2\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0DFD0D0"
    )
        port map (
      I0 => sckt_rd_rst_fwft,
      I1 => Q_reg,
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0\,
      I3 => \Q_reg_reg[0]_1\,
      I4 => \Q_reg_reg[0]_2\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_43 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_43 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_43 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_44 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_44 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_44 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_45 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_45 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_45 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_46 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_46 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_46 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_47 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_47 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_47 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_48 is
  port (
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_48 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_48 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_49 is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    rd_ch_data_valid : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    prog_full_int : in STD_LOGIC;
    sckt_wr_rst_i_q : in STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC;
    \Q_reg_reg[0]_2\ : in STD_LOGIC;
    \Q_reg_reg[0]_3\ : in STD_LOGIC;
    \Q_reg_reg[0]_4\ : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rrst_done : in STD_LOGIC;
    fifo_wrst_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_49 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_49 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_2_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \tdm_data_out[2]_i_1\ : label is "soft_lutpair39";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\ <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => fifo_rrst_done,
      I1 => fifo_wrst_done,
      I2 => Q_reg,
      I3 => \out\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sckt_wr_rst_i_q,
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_2_n_0\,
      I1 => \Q_reg_reg[0]_0\,
      I2 => \Q_reg_reg[0]_1\,
      I3 => \Q_reg_reg[0]_2\,
      I4 => \Q_reg_reg[0]_3\,
      O => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q_reg,
      I1 => \Q_reg_reg[0]_4\,
      I2 => in0(0),
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_2_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777000F77770000"
    )
        port map (
      I0 => fifo_wrst_done,
      I1 => fifo_rrst_done,
      I2 => Q_reg,
      I3 => \Q_reg_reg[0]_4\,
      I4 => in0(0),
      I5 => \Q_reg_reg[0]_2\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\
    );
ram_full_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\,
      I1 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I2 => ram_full_i_reg,
      I3 => rd_ch_data_valid,
      I4 => ram_full_fb_i_reg_0,
      O => ram_full_fb_i_reg
    );
\tdm_data_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => prog_full_int,
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\,
      I2 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_5 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_5 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_5 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_50 is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    fifo_rrst_done : in STD_LOGIC;
    fifo_wrst_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_50 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_50 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => fifo_rrst_done,
      I1 => fifo_wrst_done,
      I2 => Q_reg,
      I3 => \Q_reg_reg[0]_0\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_51 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_51 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_51 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_52 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_52 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_52 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_53 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_53 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_53 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_54 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_54 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_54 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_55 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_55 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_55 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_56 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_56 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_56 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_57 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_57 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_57 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_58 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_58 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_58 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_59 is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    rd_rst_active : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_59 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_59 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rd_rst_active,
      I1 => Q_reg,
      I2 => in0(0),
      O => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_6 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_6 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_6 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_60 is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_60 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_60 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_63 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_63 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_63 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_64 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_64 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_64 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_65 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_65 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_65 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_66 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_66 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_66 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_67 is
  port (
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_67 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_67 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_68 is
  port (
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_68 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_68 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_7 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_7 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_7 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_71 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_71 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_71 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_72 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_72 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_72 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_73 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_73 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_73 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_74 is
  port (
    \out\ : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    sckt_wr_rst_i_q : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC;
    \Q_reg_reg[0]_2\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_74 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_74 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of s_axi_awready_INST_0 : label is "soft_lutpair24";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\ <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\;
  \out\ <= Q_reg;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I2 => ram_full_fb_i_reg,
      I3 => ram_full_i_reg,
      I4 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0)
    );
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\,
      I1 => sckt_wr_rst_i_q,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\
    );
s_axi_awready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => ram_full_i_reg,
      I2 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\,
      O => s_axi_awready
    );
s_axi_awready_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q_reg,
      I1 => \Q_reg_reg[0]_1\,
      I2 => \Q_reg_reg[0]_2\,
      I3 => \Q_reg_reg[0]_0\,
      I4 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\,
      O => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_75 is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_75 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_75 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_76 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_76 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_76 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_77 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_77 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_77 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_78 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_78 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_78 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_79 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_79 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_79 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_8 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_8 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_8 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_80 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_80 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_80 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_81 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_81 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_81 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_82 is
  port (
    \out\ : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    \gpregsm1.user_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg\ : out STD_LOGIC;
    \gfwft_rst_done.fwft_rst_done_reg\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    fwft_rst_done_q : in STD_LOGIC;
    rd_rst_active : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0\ : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC;
    \Q_reg_reg[0]_2\ : in STD_LOGIC;
    sckt_rd_rst_fwft : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_82 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_82 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q_reg,
      I1 => ram_empty_fb_i_reg(0),
      O => tmp_ram_rd_en
    );
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\gfwft_rst_done.fwft_rst_done_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => Q_reg,
      I1 => sckt_rd_rst_fwft,
      I2 => E(0),
      O => \gfwft_rst_done.fwft_rst_done_reg\
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q_reg,
      I1 => fwft_rst_done_q,
      O => \gpregsm1.user_valid_reg\(0)
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222F2222"
    )
        port map (
      I0 => rd_rst_active,
      I1 => Q_reg,
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0\,
      I3 => \Q_reg_reg[0]_1\,
      I4 => \Q_reg_reg[0]_2\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0DFD0D0"
    )
        port map (
      I0 => sckt_rd_rst_fwft,
      I1 => Q_reg,
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0\,
      I3 => \Q_reg_reg[0]_1\,
      I4 => \Q_reg_reg[0]_2\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_83 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_83 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_83;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_83 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_84 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_84 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_84 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_85 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_85 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_85;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_85 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_86 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_86 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_86 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_87 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_87 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_87 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_88 is
  port (
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_88 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_88;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_88 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_89 is
  port (
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    fifo_wrst_done : in STD_LOGIC;
    fifo_rrst_done : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    \Q_reg_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_89 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_89;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_89 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => fifo_wrst_done,
      I1 => fifo_rrst_done,
      I2 => Q_reg,
      I3 => \out\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070707F70707070"
    )
        port map (
      I0 => fifo_rrst_done,
      I1 => fifo_wrst_done,
      I2 => in0(0),
      I3 => Q_reg,
      I4 => \Q_reg_reg[0]_0\,
      I5 => \Q_reg_reg[0]_1\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\
    );
s_axi_awready_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      I2 => \Q_reg_reg[0]_0\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_9 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_9 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_9 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_90 is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    fifo_wrst_done : in STD_LOGIC;
    fifo_rrst_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_90 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_90;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_90 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => fifo_wrst_done,
      I1 => fifo_rrst_done,
      I2 => Q_reg,
      I3 => \Q_reg_reg[0]_0\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_91 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_91 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_91;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_91 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_92 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_92 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_92;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_92 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => in0(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_93 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_93 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_93;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_93 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_94 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_94 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_94;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_94 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_95 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_95 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_95;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_95 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_96 is
  port (
    \out\ : out STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_96 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_96;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_96 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \out\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_97 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_97 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_97;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_97 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_98 is
  port (
    \Q_reg_reg[0]_0\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_98 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_98;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_98 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  \Q_reg_reg[0]_0\ <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0(0),
      I1 => Q_reg,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_99 is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    rd_rst_active : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_99 : entity is "synchronizer_ff";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_99;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_99 is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \Q_reg_reg[0]_0\,
      Q => Q_reg,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rd_rst_active,
      I1 => Q_reg,
      I2 => in0(0),
      O => AS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
  D(7 downto 0) <= Q_reg(7 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(7),
      Q => Q_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0_102\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0_102\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0_102\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0_102\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
  D(7 downto 0) <= Q_reg(7 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(7),
      Q => Q_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0_160\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0_160\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0_160\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0_160\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
  D(7 downto 0) <= Q_reg(7 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(7),
      Q => Q_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
  D(7 downto 0) <= Q_reg(7 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => Q_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized10\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.wr_pntr_bin_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized10\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized10\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \gnxpm_cdc.wr_pntr_bin[2]_i_2_n_0\ : STD_LOGIC;
  signal \^gnxpm_cdc.wr_pntr_bin_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  \gnxpm_cdc.wr_pntr_bin_reg[7]\(7 downto 0) <= \^gnxpm_cdc.wr_pntr_bin_reg[7]\(7 downto 0);
  \out\(0) <= Q_reg(8);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(8),
      Q => Q_reg(8)
    );
\gnxpm_cdc.wr_pntr_bin[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Q_reg(0),
      I2 => \^gnxpm_cdc.wr_pntr_bin_reg[7]\(2),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[7]\(0)
    );
\gnxpm_cdc.wr_pntr_bin[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gnxpm_cdc.wr_pntr_bin_reg[7]\(2),
      I1 => Q_reg(1),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[7]\(1)
    );
\gnxpm_cdc.wr_pntr_bin[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(8),
      I1 => Q_reg(2),
      I2 => Q_reg(3),
      I3 => \gnxpm_cdc.wr_pntr_bin[2]_i_2_n_0\,
      I4 => Q_reg(6),
      I5 => Q_reg(7),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[7]\(2)
    );
\gnxpm_cdc.wr_pntr_bin[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(5),
      O => \gnxpm_cdc.wr_pntr_bin[2]_i_2_n_0\
    );
\gnxpm_cdc.wr_pntr_bin[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(3),
      I2 => Q_reg(4),
      I3 => Q_reg(8),
      I4 => Q_reg(6),
      I5 => Q_reg(7),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[7]\(3)
    );
\gnxpm_cdc.wr_pntr_bin[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(4),
      I2 => Q_reg(5),
      I3 => Q_reg(8),
      I4 => Q_reg(7),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[7]\(4)
    );
\gnxpm_cdc.wr_pntr_bin[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(5),
      I2 => Q_reg(8),
      I3 => Q_reg(7),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[7]\(5)
    );
\gnxpm_cdc.wr_pntr_bin[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(6),
      I2 => Q_reg(8),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[7]\(6)
    );
\gnxpm_cdc.wr_pntr_bin[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(8),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized11\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized11\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized11\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \gnxpm_cdc.rd_pntr_bin[2]_i_2_n_0\ : STD_LOGIC;
  signal \^gnxpm_cdc.rd_pntr_bin_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  \gnxpm_cdc.rd_pntr_bin_reg[7]\(7 downto 0) <= \^gnxpm_cdc.rd_pntr_bin_reg[7]\(7 downto 0);
  \out\(0) <= Q_reg(8);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(8),
      Q => Q_reg(8)
    );
\gnxpm_cdc.rd_pntr_bin[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Q_reg(0),
      I2 => \^gnxpm_cdc.rd_pntr_bin_reg[7]\(2),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[7]\(0)
    );
\gnxpm_cdc.rd_pntr_bin[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gnxpm_cdc.rd_pntr_bin_reg[7]\(2),
      I1 => Q_reg(1),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[7]\(1)
    );
\gnxpm_cdc.rd_pntr_bin[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(8),
      I1 => Q_reg(2),
      I2 => Q_reg(3),
      I3 => \gnxpm_cdc.rd_pntr_bin[2]_i_2_n_0\,
      I4 => Q_reg(6),
      I5 => Q_reg(7),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[7]\(2)
    );
\gnxpm_cdc.rd_pntr_bin[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(5),
      O => \gnxpm_cdc.rd_pntr_bin[2]_i_2_n_0\
    );
\gnxpm_cdc.rd_pntr_bin[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(3),
      I2 => Q_reg(4),
      I3 => Q_reg(8),
      I4 => Q_reg(6),
      I5 => Q_reg(7),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[7]\(3)
    );
\gnxpm_cdc.rd_pntr_bin[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(4),
      I2 => Q_reg(5),
      I3 => Q_reg(8),
      I4 => Q_reg(7),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[7]\(4)
    );
\gnxpm_cdc.rd_pntr_bin[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(5),
      I2 => Q_reg(8),
      I3 => Q_reg(7),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[7]\(5)
    );
\gnxpm_cdc.rd_pntr_bin[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(6),
      I2 => Q_reg(8),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[7]\(6)
    );
\gnxpm_cdc.rd_pntr_bin[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(8),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized12\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized12\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized12\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => Q(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => Q(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized13\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized13\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized13\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized14\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \Q_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized14\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized14\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[8]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[8]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[8]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[8]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[8]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[8]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[8]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[8]_0\(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[8]_0\(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized15\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \Q_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized15\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized15\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[8]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[8]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[8]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[8]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[8]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[8]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[8]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[8]_0\(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[8]_0\(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized16\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.wr_pntr_bin_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized16\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized16\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \gnxpm_cdc.wr_pntr_bin[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \^gnxpm_cdc.wr_pntr_bin_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  \gnxpm_cdc.wr_pntr_bin_reg[7]\(7 downto 0) <= \^gnxpm_cdc.wr_pntr_bin_reg[7]\(7 downto 0);
  \out\(0) <= Q_reg(8);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(8),
      Q => Q_reg(8)
    );
\gnxpm_cdc.wr_pntr_bin[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Q_reg(0),
      I2 => \^gnxpm_cdc.wr_pntr_bin_reg[7]\(2),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[7]\(0)
    );
\gnxpm_cdc.wr_pntr_bin[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gnxpm_cdc.wr_pntr_bin_reg[7]\(2),
      I1 => Q_reg(1),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[7]\(1)
    );
\gnxpm_cdc.wr_pntr_bin[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(8),
      I1 => Q_reg(2),
      I2 => Q_reg(3),
      I3 => \gnxpm_cdc.wr_pntr_bin[2]_i_2__0_n_0\,
      I4 => Q_reg(6),
      I5 => Q_reg(7),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[7]\(2)
    );
\gnxpm_cdc.wr_pntr_bin[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(5),
      O => \gnxpm_cdc.wr_pntr_bin[2]_i_2__0_n_0\
    );
\gnxpm_cdc.wr_pntr_bin[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(3),
      I2 => Q_reg(4),
      I3 => Q_reg(8),
      I4 => Q_reg(6),
      I5 => Q_reg(7),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[7]\(3)
    );
\gnxpm_cdc.wr_pntr_bin[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(4),
      I2 => Q_reg(5),
      I3 => Q_reg(8),
      I4 => Q_reg(7),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[7]\(4)
    );
\gnxpm_cdc.wr_pntr_bin[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(5),
      I2 => Q_reg(8),
      I3 => Q_reg(7),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[7]\(5)
    );
\gnxpm_cdc.wr_pntr_bin[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(6),
      I2 => Q_reg(8),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[7]\(6)
    );
\gnxpm_cdc.wr_pntr_bin[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(8),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized17\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized17\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized17\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \gnxpm_cdc.rd_pntr_bin[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \^gnxpm_cdc.rd_pntr_bin_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  \gnxpm_cdc.rd_pntr_bin_reg[7]\(7 downto 0) <= \^gnxpm_cdc.rd_pntr_bin_reg[7]\(7 downto 0);
  \out\(0) <= Q_reg(8);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => D(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => D(8),
      Q => Q_reg(8)
    );
\gnxpm_cdc.rd_pntr_bin[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Q_reg(0),
      I2 => \^gnxpm_cdc.rd_pntr_bin_reg[7]\(2),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[7]\(0)
    );
\gnxpm_cdc.rd_pntr_bin[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gnxpm_cdc.rd_pntr_bin_reg[7]\(2),
      I1 => Q_reg(1),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[7]\(1)
    );
\gnxpm_cdc.rd_pntr_bin[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(8),
      I1 => Q_reg(2),
      I2 => Q_reg(3),
      I3 => \gnxpm_cdc.rd_pntr_bin[2]_i_2__0_n_0\,
      I4 => Q_reg(6),
      I5 => Q_reg(7),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[7]\(2)
    );
\gnxpm_cdc.rd_pntr_bin[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(5),
      O => \gnxpm_cdc.rd_pntr_bin[2]_i_2__0_n_0\
    );
\gnxpm_cdc.rd_pntr_bin[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(3),
      I2 => Q_reg(4),
      I3 => Q_reg(8),
      I4 => Q_reg(6),
      I5 => Q_reg(7),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[7]\(3)
    );
\gnxpm_cdc.rd_pntr_bin[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(4),
      I2 => Q_reg(5),
      I3 => Q_reg(8),
      I4 => Q_reg(7),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[7]\(4)
    );
\gnxpm_cdc.rd_pntr_bin[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(5),
      I2 => Q_reg(8),
      I3 => Q_reg(7),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[7]\(5)
    );
\gnxpm_cdc.rd_pntr_bin[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(6),
      I2 => Q_reg(8),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[7]\(6)
    );
\gnxpm_cdc.rd_pntr_bin[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(8),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1_103\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1_103\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1_103\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1_103\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
  D(7 downto 0) <= Q_reg(7 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => Q_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1_161\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1_161\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1_161\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1_161\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
  D(7 downto 0) <= Q_reg(7 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => Q_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Q_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
  D(7 downto 0) <= Q_reg(7 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[7]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[7]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[7]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[7]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[7]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[7]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[7]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[7]_0\(7),
      Q => Q_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2_104\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Q_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2_104\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2_104\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2_104\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
  D(7 downto 0) <= Q_reg(7 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[7]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[7]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[7]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[7]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[7]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[7]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[7]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[7]_0\(7),
      Q => Q_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2_162\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Q_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2_162\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2_162\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2_162\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
  D(7 downto 0) <= Q_reg(7 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[7]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[7]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[7]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[7]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[7]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[7]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[7]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[7]_0\(7),
      Q => Q_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Q_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
  D(7 downto 0) <= Q_reg(7 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(7),
      Q => Q_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3_105\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Q_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3_105\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3_105\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3_105\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
  D(7 downto 0) <= Q_reg(7 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(7),
      Q => Q_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3_163\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Q_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3_163\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3_163\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3_163\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
  D(7 downto 0) <= Q_reg(7 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[7]_0\(7),
      Q => Q_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.wr_pntr_bin_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \^gnxpm_cdc.wr_pntr_bin_reg[6]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
  \gnxpm_cdc.wr_pntr_bin_reg[6]\(6 downto 0) <= \^gnxpm_cdc.wr_pntr_bin_reg[6]\(6 downto 0);
  \out\(0) <= Q_reg(7);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(7),
      Q => Q_reg(7)
    );
\gnxpm_cdc.wr_pntr_bin[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(3),
      I2 => Q_reg(0),
      I3 => Q_reg(1),
      I4 => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(4),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(0)
    );
\gnxpm_cdc.wr_pntr_bin[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      I2 => Q_reg(1),
      I3 => Q_reg(2),
      I4 => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(5),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(1)
    );
\gnxpm_cdc.wr_pntr_bin[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(2),
      I2 => Q_reg(3),
      I3 => Q_reg(7),
      I4 => Q_reg(5),
      I5 => Q_reg(6),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(2)
    );
\gnxpm_cdc.wr_pntr_bin[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(3),
      I2 => Q_reg(4),
      I3 => Q_reg(7),
      I4 => Q_reg(6),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(3)
    );
\gnxpm_cdc.wr_pntr_bin[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(4),
      I2 => Q_reg(7),
      I3 => Q_reg(6),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(4)
    );
\gnxpm_cdc.wr_pntr_bin[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(5),
      I2 => Q_reg(7),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(5)
    );
\gnxpm_cdc.wr_pntr_bin[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(7),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4_106\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.wr_pntr_bin_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4_106\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4_106\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4_106\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \^gnxpm_cdc.wr_pntr_bin_reg[6]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
  \gnxpm_cdc.wr_pntr_bin_reg[6]\(6 downto 0) <= \^gnxpm_cdc.wr_pntr_bin_reg[6]\(6 downto 0);
  \out\(0) <= Q_reg(7);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(7),
      Q => Q_reg(7)
    );
\gnxpm_cdc.wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(3),
      I2 => Q_reg(0),
      I3 => Q_reg(1),
      I4 => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(4),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(0)
    );
\gnxpm_cdc.wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      I2 => Q_reg(1),
      I3 => Q_reg(2),
      I4 => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(5),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(1)
    );
\gnxpm_cdc.wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(2),
      I2 => Q_reg(3),
      I3 => Q_reg(7),
      I4 => Q_reg(5),
      I5 => Q_reg(6),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(2)
    );
\gnxpm_cdc.wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(3),
      I2 => Q_reg(4),
      I3 => Q_reg(7),
      I4 => Q_reg(6),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(3)
    );
\gnxpm_cdc.wr_pntr_bin[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(4),
      I2 => Q_reg(7),
      I3 => Q_reg(6),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(4)
    );
\gnxpm_cdc.wr_pntr_bin[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(5),
      I2 => Q_reg(7),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(5)
    );
\gnxpm_cdc.wr_pntr_bin[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(7),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4_164\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.wr_pntr_bin_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \Q_reg_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4_164\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4_164\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4_164\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \^gnxpm_cdc.wr_pntr_bin_reg[6]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
  \gnxpm_cdc.wr_pntr_bin_reg[6]\(6 downto 0) <= \^gnxpm_cdc.wr_pntr_bin_reg[6]\(6 downto 0);
  \out\(0) <= Q_reg(7);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \Q_reg_reg[0]_0\,
      D => D(7),
      Q => Q_reg(7)
    );
\gnxpm_cdc.wr_pntr_bin[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(3),
      I2 => Q_reg(0),
      I3 => Q_reg(1),
      I4 => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(4),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(0)
    );
\gnxpm_cdc.wr_pntr_bin[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      I2 => Q_reg(1),
      I3 => Q_reg(2),
      I4 => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(5),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(1)
    );
\gnxpm_cdc.wr_pntr_bin[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(2),
      I2 => Q_reg(3),
      I3 => Q_reg(7),
      I4 => Q_reg(5),
      I5 => Q_reg(6),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(2)
    );
\gnxpm_cdc.wr_pntr_bin[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(3),
      I2 => Q_reg(4),
      I3 => Q_reg(7),
      I4 => Q_reg(6),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(3)
    );
\gnxpm_cdc.wr_pntr_bin[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(4),
      I2 => Q_reg(7),
      I3 => Q_reg(6),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(4)
    );
\gnxpm_cdc.wr_pntr_bin[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(5),
      I2 => Q_reg(7),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(5)
    );
\gnxpm_cdc.wr_pntr_bin[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(7),
      O => \^gnxpm_cdc.wr_pntr_bin_reg[6]\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \^gnxpm_cdc.rd_pntr_bin_reg[6]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
  \gnxpm_cdc.rd_pntr_bin_reg[6]\(6 downto 0) <= \^gnxpm_cdc.rd_pntr_bin_reg[6]\(6 downto 0);
  \out\(0) <= Q_reg(7);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => D(7),
      Q => Q_reg(7)
    );
\gnxpm_cdc.rd_pntr_bin[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(3),
      I2 => Q_reg(0),
      I3 => Q_reg(1),
      I4 => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(4),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(0)
    );
\gnxpm_cdc.rd_pntr_bin[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      I2 => Q_reg(1),
      I3 => Q_reg(2),
      I4 => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(5),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(1)
    );
\gnxpm_cdc.rd_pntr_bin[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(2),
      I2 => Q_reg(3),
      I3 => Q_reg(7),
      I4 => Q_reg(5),
      I5 => Q_reg(6),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(2)
    );
\gnxpm_cdc.rd_pntr_bin[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(3),
      I2 => Q_reg(4),
      I3 => Q_reg(7),
      I4 => Q_reg(6),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(3)
    );
\gnxpm_cdc.rd_pntr_bin[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(4),
      I2 => Q_reg(7),
      I3 => Q_reg(6),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(4)
    );
\gnxpm_cdc.rd_pntr_bin[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(5),
      I2 => Q_reg(7),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(5)
    );
\gnxpm_cdc.rd_pntr_bin[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(7),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5_107\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5_107\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5_107\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5_107\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \^gnxpm_cdc.rd_pntr_bin_reg[6]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
  \gnxpm_cdc.rd_pntr_bin_reg[6]\(6 downto 0) <= \^gnxpm_cdc.rd_pntr_bin_reg[6]\(6 downto 0);
  \out\(0) <= Q_reg(7);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(7),
      Q => Q_reg(7)
    );
\gnxpm_cdc.rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(3),
      I2 => Q_reg(0),
      I3 => Q_reg(1),
      I4 => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(4),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(0)
    );
\gnxpm_cdc.rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      I2 => Q_reg(1),
      I3 => Q_reg(2),
      I4 => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(5),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(1)
    );
\gnxpm_cdc.rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(2),
      I2 => Q_reg(3),
      I3 => Q_reg(7),
      I4 => Q_reg(5),
      I5 => Q_reg(6),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(2)
    );
\gnxpm_cdc.rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(3),
      I2 => Q_reg(4),
      I3 => Q_reg(7),
      I4 => Q_reg(6),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(3)
    );
\gnxpm_cdc.rd_pntr_bin[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(4),
      I2 => Q_reg(7),
      I3 => Q_reg(6),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(4)
    );
\gnxpm_cdc.rd_pntr_bin[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(5),
      I2 => Q_reg(7),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(5)
    );
\gnxpm_cdc.rd_pntr_bin[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(7),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5_165\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5_165\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5_165\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5_165\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \^gnxpm_cdc.rd_pntr_bin_reg[6]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
begin
  \gnxpm_cdc.rd_pntr_bin_reg[6]\(6 downto 0) <= \^gnxpm_cdc.rd_pntr_bin_reg[6]\(6 downto 0);
  \out\(0) <= Q_reg(7);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => D(7),
      Q => Q_reg(7)
    );
\gnxpm_cdc.rd_pntr_bin[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(3),
      I2 => Q_reg(0),
      I3 => Q_reg(1),
      I4 => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(4),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(0)
    );
\gnxpm_cdc.rd_pntr_bin[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(3),
      I1 => Q_reg(4),
      I2 => Q_reg(1),
      I3 => Q_reg(2),
      I4 => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(5),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(1)
    );
\gnxpm_cdc.rd_pntr_bin[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(2),
      I2 => Q_reg(3),
      I3 => Q_reg(7),
      I4 => Q_reg(5),
      I5 => Q_reg(6),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(2)
    );
\gnxpm_cdc.rd_pntr_bin[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(3),
      I2 => Q_reg(4),
      I3 => Q_reg(7),
      I4 => Q_reg(6),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(3)
    );
\gnxpm_cdc.rd_pntr_bin[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(4),
      I2 => Q_reg(7),
      I3 => Q_reg(6),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(4)
    );
\gnxpm_cdc.rd_pntr_bin[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(5),
      I2 => Q_reg(7),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(5)
    );
\gnxpm_cdc.rd_pntr_bin[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(7),
      O => \^gnxpm_cdc.rd_pntr_bin_reg[6]\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized6\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized6\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized6\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => Q(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized7\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized7\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized7\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => Q(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized8\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \Q_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized8\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized8\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[8]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[8]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[8]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[8]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[8]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[8]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[8]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[8]_0\(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \Q_reg_reg[8]_0\(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized9\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \Q_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized9\ : entity is "synchronizer_ff";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized9\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[8]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[8]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[8]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[8]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[8]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[8]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[8]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[8]_0\(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \Q_reg_reg[8]_0\(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
  port (
    ram_full_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_rst_busy_i2_out : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
  signal \gic0.gc0.count[7]_i_2__0_n_0\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_full_i_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_4__0_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_5__0_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_6__0_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_9__0_n_0\ : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1__1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gic0.gc0.count[6]_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_2__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ram_full_i_i_6__0\ : label is "soft_lutpair22";
begin
\gic0.gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__4\(0)
    );
\gic0.gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => \plusOp__4\(1)
    );
\gic0.gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus2(1),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__4\(2)
    );
\gic0.gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__4\(3)
    );
\gic0.gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(2),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__4\(4)
    );
\gic0.gc0.count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wr_pntr_plus2(4),
      I1 => wr_pntr_plus2(2),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(1),
      I4 => wr_pntr_plus2(3),
      I5 => wr_pntr_plus2(5),
      O => \plusOp__4\(5)
    );
\gic0.gc0.count[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gic0.gc0.count[7]_i_2__0_n_0\,
      I1 => wr_pntr_plus2(4),
      I2 => wr_pntr_plus2(5),
      I3 => wr_pntr_plus2(6),
      O => \plusOp__4\(6)
    );
\gic0.gc0.count[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gic0.gc0.count[7]_i_2__0_n_0\,
      I1 => wr_pntr_plus2(6),
      I2 => wr_pntr_plus2(5),
      I3 => wr_pntr_plus2(4),
      I4 => wr_pntr_plus2(7),
      O => \plusOp__4\(7)
    );
\gic0.gc0.count[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(3),
      O => \gic0.gc0.count[7]_i_2__0_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(0),
      Q => p_14_out(0),
      S => SR(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(1),
      Q => p_14_out(1),
      R => SR(0)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(2),
      Q => p_14_out(2),
      R => SR(0)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(3),
      Q => p_14_out(3),
      R => SR(0)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(4),
      Q => p_14_out(4),
      R => SR(0)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(5),
      Q => p_14_out(5),
      R => SR(0)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(6),
      Q => p_14_out(6),
      R => SR(0)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(7),
      Q => p_14_out(7),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(0),
      Q => Q(0),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(1),
      Q => Q(1),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(2),
      Q => Q(2),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(3),
      Q => Q(3),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(4),
      Q => Q(4),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(5),
      Q => Q(5),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(6),
      Q => Q(6),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(7),
      Q => Q(7),
      R => SR(0)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__4\(0),
      Q => wr_pntr_plus2(0),
      R => SR(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__4\(1),
      Q => wr_pntr_plus2(1),
      S => SR(0)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__4\(2),
      Q => wr_pntr_plus2(2),
      R => SR(0)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__4\(3),
      Q => wr_pntr_plus2(3),
      R => SR(0)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__4\(4),
      Q => wr_pntr_plus2(4),
      R => SR(0)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__4\(5),
      Q => wr_pntr_plus2(5),
      R => SR(0)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__4\(6),
      Q => wr_pntr_plus2(6),
      R => SR(0)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__4\(7),
      Q => wr_pntr_plus2(7),
      R => SR(0)
    );
\ram_full_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => \ram_full_i_i_2__1_n_0\,
      I1 => s_axi_awvalid,
      I2 => \out\,
      I3 => \ram_full_i_i_3__0_n_0\,
      I4 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I5 => \ram_full_i_i_4__0_n_0\,
      O => ram_full_i_reg
    );
\ram_full_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => wr_pntr_plus2(5),
      I1 => RD_PNTR_WR(5),
      I2 => wr_pntr_plus2(4),
      I3 => RD_PNTR_WR(4),
      I4 => \ram_full_i_i_5__0_n_0\,
      I5 => wr_rst_busy_i2_out,
      O => \ram_full_i_i_2__1_n_0\
    );
\ram_full_i_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => RD_PNTR_WR(2),
      I1 => wr_pntr_plus2(2),
      I2 => RD_PNTR_WR(3),
      I3 => wr_pntr_plus2(3),
      I4 => \ram_full_i_i_6__0_n_0\,
      O => \ram_full_i_i_3__0_n_0\
    );
\ram_full_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100004100000000"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => p_14_out(6),
      I2 => RD_PNTR_WR(6),
      I3 => p_14_out(7),
      I4 => RD_PNTR_WR(7),
      I5 => \ram_full_i_i_7__0_n_0\,
      O => \ram_full_i_i_4__0_n_0\
    );
\ram_full_i_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => RD_PNTR_WR(7),
      I1 => wr_pntr_plus2(7),
      I2 => RD_PNTR_WR(6),
      I3 => wr_pntr_plus2(6),
      I4 => ram_full_fb_i_reg,
      O => \ram_full_i_i_5__0_n_0\
    );
\ram_full_i_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(1),
      I1 => RD_PNTR_WR(1),
      I2 => wr_pntr_plus2(0),
      I3 => RD_PNTR_WR(0),
      O => \ram_full_i_i_6__0_n_0\
    );
\ram_full_i_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => \ram_full_i_i_8__0_n_0\,
      I1 => p_14_out(5),
      I2 => RD_PNTR_WR(5),
      I3 => p_14_out(4),
      I4 => RD_PNTR_WR(4),
      I5 => \ram_full_i_i_9__0_n_0\,
      O => \ram_full_i_i_7__0_n_0\
    );
\ram_full_i_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(3),
      I2 => p_14_out(2),
      I3 => RD_PNTR_WR(2),
      O => \ram_full_i_i_8__0_n_0\
    );
\ram_full_i_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_14_out(1),
      I1 => RD_PNTR_WR(1),
      I2 => p_14_out(0),
      I3 => RD_PNTR_WR(0),
      O => \ram_full_i_i_9__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_156 is
  port (
    ram_full_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \gnxpm_cdc.rd_pntr_bin_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_rst_busy_i2_out : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_156 : entity is "wr_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_156;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_156 is
  signal \gic0.gc0.count[7]_i_2__1_n_0\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_full_i_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_4__1_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_5__1_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_6__1_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_8__1_n_0\ : STD_LOGIC;
  signal \ram_full_i_i_9__1_n_0\ : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1__2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gic0.gc0.count[6]_i_1__2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1__2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_2__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ram_full_i_i_6__1\ : label is "soft_lutpair14";
begin
\gic0.gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__5\(0)
    );
\gic0.gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => \plusOp__5\(1)
    );
\gic0.gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus2(1),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__5\(2)
    );
\gic0.gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__5\(3)
    );
\gic0.gc0.count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(2),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__5\(4)
    );
\gic0.gc0.count[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wr_pntr_plus2(4),
      I1 => wr_pntr_plus2(2),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(1),
      I4 => wr_pntr_plus2(3),
      I5 => wr_pntr_plus2(5),
      O => \plusOp__5\(5)
    );
\gic0.gc0.count[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gic0.gc0.count[7]_i_2__1_n_0\,
      I1 => wr_pntr_plus2(4),
      I2 => wr_pntr_plus2(5),
      I3 => wr_pntr_plus2(6),
      O => \plusOp__5\(6)
    );
\gic0.gc0.count[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gic0.gc0.count[7]_i_2__1_n_0\,
      I1 => wr_pntr_plus2(6),
      I2 => wr_pntr_plus2(5),
      I3 => wr_pntr_plus2(4),
      I4 => wr_pntr_plus2(7),
      O => \plusOp__5\(7)
    );
\gic0.gc0.count[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(3),
      O => \gic0.gc0.count[7]_i_2__1_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(0),
      Q => p_14_out(0),
      S => SR(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(1),
      Q => p_14_out(1),
      R => SR(0)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(2),
      Q => p_14_out(2),
      R => SR(0)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(3),
      Q => p_14_out(3),
      R => SR(0)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(4),
      Q => p_14_out(4),
      R => SR(0)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(5),
      Q => p_14_out(5),
      R => SR(0)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(6),
      Q => p_14_out(6),
      R => SR(0)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(7),
      Q => p_14_out(7),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(0),
      Q => Q(0),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(1),
      Q => Q(1),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(2),
      Q => Q(2),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(3),
      Q => Q(3),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(4),
      Q => Q(4),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(5),
      Q => Q(5),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(6),
      Q => Q(6),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(7),
      Q => Q(7),
      R => SR(0)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__5\(0),
      Q => wr_pntr_plus2(0),
      R => SR(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__5\(1),
      Q => wr_pntr_plus2(1),
      S => SR(0)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__5\(2),
      Q => wr_pntr_plus2(2),
      R => SR(0)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__5\(3),
      Q => wr_pntr_plus2(3),
      R => SR(0)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__5\(4),
      Q => wr_pntr_plus2(4),
      R => SR(0)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__5\(5),
      Q => wr_pntr_plus2(5),
      R => SR(0)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__5\(6),
      Q => wr_pntr_plus2(6),
      R => SR(0)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__5\(7),
      Q => wr_pntr_plus2(7),
      R => SR(0)
    );
\ram_full_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000800"
    )
        port map (
      I0 => \ram_full_i_i_2__2_n_0\,
      I1 => s_axi_arvalid,
      I2 => \out\,
      I3 => \ram_full_i_i_3__1_n_0\,
      I4 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I5 => \ram_full_i_i_4__1_n_0\,
      O => ram_full_i_reg
    );
\ram_full_i_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => wr_pntr_plus2(5),
      I1 => \gnxpm_cdc.rd_pntr_bin_reg[7]\(5),
      I2 => wr_pntr_plus2(4),
      I3 => \gnxpm_cdc.rd_pntr_bin_reg[7]\(4),
      I4 => \ram_full_i_i_5__1_n_0\,
      I5 => wr_rst_busy_i2_out,
      O => \ram_full_i_i_2__2_n_0\
    );
\ram_full_i_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gnxpm_cdc.rd_pntr_bin_reg[7]\(2),
      I1 => wr_pntr_plus2(2),
      I2 => \gnxpm_cdc.rd_pntr_bin_reg[7]\(3),
      I3 => wr_pntr_plus2(3),
      I4 => \ram_full_i_i_6__1_n_0\,
      O => \ram_full_i_i_3__1_n_0\
    );
\ram_full_i_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100004100000000"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => p_14_out(6),
      I2 => \gnxpm_cdc.rd_pntr_bin_reg[7]\(6),
      I3 => p_14_out(7),
      I4 => \gnxpm_cdc.rd_pntr_bin_reg[7]\(7),
      I5 => \ram_full_i_i_7__1_n_0\,
      O => \ram_full_i_i_4__1_n_0\
    );
\ram_full_i_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gnxpm_cdc.rd_pntr_bin_reg[7]\(7),
      I1 => wr_pntr_plus2(7),
      I2 => \gnxpm_cdc.rd_pntr_bin_reg[7]\(6),
      I3 => wr_pntr_plus2(6),
      I4 => ram_full_fb_i_reg,
      O => \ram_full_i_i_5__1_n_0\
    );
\ram_full_i_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(1),
      I1 => \gnxpm_cdc.rd_pntr_bin_reg[7]\(1),
      I2 => wr_pntr_plus2(0),
      I3 => \gnxpm_cdc.rd_pntr_bin_reg[7]\(0),
      O => \ram_full_i_i_6__1_n_0\
    );
\ram_full_i_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => \ram_full_i_i_8__1_n_0\,
      I1 => p_14_out(5),
      I2 => \gnxpm_cdc.rd_pntr_bin_reg[7]\(5),
      I3 => p_14_out(4),
      I4 => \gnxpm_cdc.rd_pntr_bin_reg[7]\(4),
      I5 => \ram_full_i_i_9__1_n_0\,
      O => \ram_full_i_i_7__1_n_0\
    );
\ram_full_i_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => \gnxpm_cdc.rd_pntr_bin_reg[7]\(3),
      I2 => p_14_out(2),
      I3 => \gnxpm_cdc.rd_pntr_bin_reg[7]\(2),
      O => \ram_full_i_i_8__1_n_0\
    );
\ram_full_i_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_14_out(1),
      I1 => \gnxpm_cdc.rd_pntr_bin_reg[7]\(1),
      I2 => p_14_out(0),
      I3 => \gnxpm_cdc.rd_pntr_bin_reg[7]\(0),
      O => \ram_full_i_i_9__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized0\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    ram_full_fb_i_reg_1 : out STD_LOGIC;
    ram_full_fb_i_reg_2 : out STD_LOGIC;
    ram_full_fb_i_reg_3 : out STD_LOGIC;
    ram_full_fb_i_reg_4 : out STD_LOGIC;
    ram_full_fb_i_reg_5 : out STD_LOGIC;
    ram_full_fb_i_reg_6 : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gic0.gc0.count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__6\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1__3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1__3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gic0.gc0.count[8]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gic0.gc0.count[8]_i_2__0\ : label is "soft_lutpair58";
begin
  Q(0) <= \^q\(0);
  \gic0.gc0.count_d1_reg[8]_0\(0) <= \^gic0.gc0.count_d1_reg[8]_0\(0);
\gic0.gc0.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__6\(0)
    );
\gic0.gc0.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => \plusOp__6\(1)
    );
\gic0.gc0.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus2(1),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(2),
      O => \plusOp__6\(2)
    );
\gic0.gc0.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(3),
      O => \plusOp__6\(3)
    );
\gic0.gc0.count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(2),
      I4 => wr_pntr_plus2(4),
      O => \plusOp__6\(4)
    );
\gic0.gc0.count[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wr_pntr_plus2(4),
      I1 => wr_pntr_plus2(2),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(1),
      I4 => wr_pntr_plus2(3),
      I5 => wr_pntr_plus2(5),
      O => \plusOp__6\(5)
    );
\gic0.gc0.count[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus2(5),
      I1 => \gic0.gc0.count[8]_i_2__0_n_0\,
      I2 => wr_pntr_plus2(6),
      O => \plusOp__6\(6)
    );
\gic0.gc0.count[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2__0_n_0\,
      I1 => wr_pntr_plus2(5),
      I2 => wr_pntr_plus2(6),
      I3 => wr_pntr_plus2(7),
      O => \plusOp__6\(7)
    );
\gic0.gc0.count[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2__0_n_0\,
      I1 => wr_pntr_plus2(7),
      I2 => wr_pntr_plus2(6),
      I3 => wr_pntr_plus2(5),
      I4 => \^gic0.gc0.count_d1_reg[8]_0\(0),
      O => \plusOp__6\(8)
    );
\gic0.gc0.count[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(2),
      I4 => wr_pntr_plus2(4),
      O => \gic0.gc0.count[8]_i_2__0_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(0),
      Q => p_14_out(0),
      S => SR(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(1),
      Q => p_14_out(1),
      R => SR(0)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(2),
      Q => p_14_out(2),
      R => SR(0)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(3),
      Q => p_14_out(3),
      R => SR(0)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(4),
      Q => p_14_out(4),
      R => SR(0)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(5),
      Q => p_14_out(5),
      R => SR(0)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(6),
      Q => p_14_out(6),
      R => SR(0)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(7),
      Q => p_14_out(7),
      R => SR(0)
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(1),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(2),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(3),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(4),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(5),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(5),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(6),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(6),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_14_out(7),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7),
      R => SR(0)
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^q\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8),
      R => SR(0)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__6\(0),
      Q => wr_pntr_plus2(0),
      R => SR(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__6\(1),
      Q => wr_pntr_plus2(1),
      S => SR(0)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__6\(2),
      Q => wr_pntr_plus2(2),
      R => SR(0)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__6\(3),
      Q => wr_pntr_plus2(3),
      R => SR(0)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__6\(4),
      Q => wr_pntr_plus2(4),
      R => SR(0)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__6\(5),
      Q => wr_pntr_plus2(5),
      R => SR(0)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__6\(6),
      Q => wr_pntr_plus2(6),
      R => SR(0)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__6\(7),
      Q => wr_pntr_plus2(7),
      R => SR(0)
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \plusOp__6\(8),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(0),
      R => SR(0)
    );
\gmux.gm[0].gm1.m1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_14_out(0),
      I1 => RD_PNTR_WR(0),
      I2 => p_14_out(1),
      I3 => RD_PNTR_WR(1),
      O => ram_full_fb_i_reg_2
    );
\gmux.gm[0].gm1.m1_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(1),
      I1 => RD_PNTR_WR(1),
      I2 => wr_pntr_plus2(0),
      I3 => RD_PNTR_WR(0),
      O => ram_full_fb_i_reg_6
    );
\gmux.gm[1].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(3),
      I2 => p_14_out(2),
      I3 => RD_PNTR_WR(2),
      O => ram_full_fb_i_reg_1
    );
\gmux.gm[1].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => RD_PNTR_WR(2),
      I2 => wr_pntr_plus2(3),
      I3 => RD_PNTR_WR(3),
      O => ram_full_fb_i_reg_5
    );
\gmux.gm[2].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_14_out(4),
      I1 => RD_PNTR_WR(4),
      I2 => p_14_out(5),
      I3 => RD_PNTR_WR(5),
      O => ram_full_fb_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(4),
      I1 => RD_PNTR_WR(4),
      I2 => wr_pntr_plus2(5),
      I3 => RD_PNTR_WR(5),
      O => ram_full_fb_i_reg_4
    );
\gmux.gm[3].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_14_out(7),
      I1 => RD_PNTR_WR(7),
      I2 => p_14_out(6),
      I3 => RD_PNTR_WR(6),
      O => ram_full_fb_i_reg
    );
\gmux.gm[3].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(7),
      I1 => RD_PNTR_WR(7),
      I2 => wr_pntr_plus2(6),
      I3 => RD_PNTR_WR(6),
      O => ram_full_fb_i_reg_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    \gdiff.diff_pntr_pad_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized1\ : entity is "wr_bin_cntr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gic0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d2_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gic0.gc0.count[8]_i_1\ : label is "soft_lutpair37";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \gic0.gc0.count_d2_reg[7]_0\(7 downto 0) <= \^gic0.gc0.count_d2_reg[7]_0\(7 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => plusOp(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => plusOp(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => plusOp(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => plusOp(5)
    );
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gic0.gc0.count[8]_i_2_n_0\,
      O => plusOp(6)
    );
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => plusOp(7)
    );
\gic0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => wr_pntr_plus2(8),
      I1 => \gic0.gc0.count[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => plusOp(8)
    );
\gic0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \gic0.gc0.count[8]_i_2_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(0),
      S => AR(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(1),
      R => AR(0)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(2),
      R => AR(0)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(3),
      R => AR(0)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(4),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(4),
      R => AR(0)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(5),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(5),
      R => AR(0)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(6),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(6),
      R => AR(0)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(7),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(7),
      R => AR(0)
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => wr_pntr_plus2(8),
      Q => p_14_out(8),
      R => AR(0)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0),
      R => AR(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(1),
      R => AR(0)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(2),
      R => AR(0)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(3),
      R => AR(0)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(4),
      R => AR(0)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(5),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(5),
      R => AR(0)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(6),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(6),
      R => AR(0)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(7),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7),
      R => AR(0)
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => p_14_out(8),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8),
      R => AR(0)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      R => AR(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      S => AR(0)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => AR(0)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => AR(0)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => plusOp(4),
      Q => \^q\(4),
      R => AR(0)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => plusOp(5),
      Q => \^q\(5),
      R => AR(0)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => plusOp(6),
      Q => \^q\(6),
      R => AR(0)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => plusOp(7),
      Q => \^q\(7),
      R => AR(0)
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => plusOp(8),
      Q => wr_pntr_plus2(8),
      R => AR(0)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_14_out(8),
      I1 => RD_PNTR_WR(0),
      O => ram_full_fb_i_reg
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus2(8),
      I1 => RD_PNTR_WR(0),
      O => ram_full_fb_i_reg_0
    );
\plusOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_14_out(8),
      I1 => RD_PNTR_WR(0),
      O => \gdiff.diff_pntr_pad_reg[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gic0.gc0.count_d2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gnxpm_cdc.wr_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized2\ : entity is "wr_bin_cntr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gic0.gc0.count[7]_i_2_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d2_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gic0.gc0.count[6]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1__0\ : label is "soft_lutpair29";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \gic0.gc0.count_d2_reg[7]_0\(7 downto 0) <= \^gic0.gc0.count_d2_reg[7]_0\(7 downto 0);
\gic0.gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \plusOp__0\(5)
    );
\gic0.gc0.count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gic0.gc0.count[7]_i_2_n_0\,
      O => \plusOp__0\(6)
    );
\gic0.gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gic0.gc0.count[7]_i_2_n_0\,
      I2 => \^q\(6),
      O => \plusOp__0\(7)
    );
\gic0.gc0.count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gic0.gc0.count[7]_i_2_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(5),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(5)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(6),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(6)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(7),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(7)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(0),
      Q => \gnxpm_cdc.wr_pntr_gc_reg[7]\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(1),
      Q => \gnxpm_cdc.wr_pntr_gc_reg[7]\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(2),
      Q => \gnxpm_cdc.wr_pntr_gc_reg[7]\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(3),
      Q => \gnxpm_cdc.wr_pntr_gc_reg[7]\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(4),
      Q => \gnxpm_cdc.wr_pntr_gc_reg[7]\(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(5),
      Q => \gnxpm_cdc.wr_pntr_gc_reg[7]\(5)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(6),
      Q => \gnxpm_cdc.wr_pntr_gc_reg[7]\(6)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(7),
      Q => \gnxpm_cdc.wr_pntr_gc_reg[7]\(7)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => \^q\(4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(5),
      Q => \^q\(5)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(6),
      Q => \^q\(6)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(7),
      Q => \^q\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_pf_as is
  port (
    prog_full_int : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d2_reg\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_pf_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_pf_as is
  signal diff_pntr : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \gpf1.prog_full_i_i_1__0_n_0\ : STD_LOGIC;
  signal \gpf1.prog_full_i_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal \^prog_full_int\ : STD_LOGIC;
  signal NLW_plusOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  prog_full_int <= \^prog_full_int\;
\gdiff.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => plusOp_carry_n_6,
      Q => diff_pntr(1)
    );
\gdiff.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => plusOp_carry_n_5,
      Q => diff_pntr(2)
    );
\gdiff.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => plusOp_carry_n_4,
      Q => diff_pntr(3)
    );
\gdiff.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \plusOp_carry__0_n_7\,
      Q => diff_pntr(4)
    );
\gdiff.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \plusOp_carry__0_n_6\,
      Q => diff_pntr(5)
    );
\gdiff.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \plusOp_carry__0_n_5\,
      Q => diff_pntr(6)
    );
\gdiff.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \plusOp_carry__0_n_4\,
      Q => diff_pntr(7)
    );
\gpf1.prog_full_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0B000B"
    )
        port map (
      I0 => diff_pntr(7),
      I1 => \gpf1.prog_full_i_i_2__0_n_0\,
      I2 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I3 => \out\,
      I4 => \^prog_full_int\,
      O => \gpf1.prog_full_i_i_1__0_n_0\
    );
\gpf1.prog_full_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => diff_pntr(1),
      I1 => diff_pntr(6),
      I2 => diff_pntr(2),
      I3 => diff_pntr(4),
      I4 => diff_pntr(5),
      I5 => diff_pntr(3),
      O => \gpf1.prog_full_i_i_2__0_n_0\
    );
\gpf1.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \gpf1.prog_full_i_i_1__0_n_0\,
      PRE => \grstd1.grst_full.grst_f.rst_d2_reg\,
      Q => \^prog_full_int\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => E(0),
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => NLW_plusOp_carry_O_UNCONNECTED(0),
      S(3 downto 0) => \gnxpm_cdc.rd_pntr_bin_reg[3]\(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(6 downto 4),
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_pf_as__parameterized1\ is
  port (
    prog_full_int : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d2_reg\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_pf_as__parameterized1\ : entity is "wr_pf_as";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_pf_as__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_pf_as__parameterized1\ is
  signal diff_pntr : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \gpf1.prog_full_i_i_1_n_0\ : STD_LOGIC;
  signal \gpf1.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal \^prog_full_int\ : STD_LOGIC;
  signal NLW_plusOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  prog_full_int <= \^prog_full_int\;
\gdiff.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\(0),
      D => plusOp_carry_n_6,
      Q => diff_pntr(1)
    );
\gdiff.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\(0),
      D => plusOp_carry_n_5,
      Q => diff_pntr(2)
    );
\gdiff.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\(0),
      D => plusOp_carry_n_4,
      Q => diff_pntr(3)
    );
\gdiff.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\(0),
      D => \plusOp_carry__0_n_7\,
      Q => diff_pntr(4)
    );
\gdiff.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\(0),
      D => \plusOp_carry__0_n_6\,
      Q => diff_pntr(5)
    );
\gdiff.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\(0),
      D => \plusOp_carry__0_n_5\,
      Q => diff_pntr(6)
    );
\gdiff.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\(0),
      D => \plusOp_carry__0_n_4\,
      Q => diff_pntr(7)
    );
\gdiff.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\(0),
      D => \plusOp_carry__1_n_7\,
      Q => diff_pntr(8)
    );
\gpf1.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00E0000000E0"
    )
        port map (
      I0 => \gpf1.prog_full_i_i_2_n_0\,
      I1 => diff_pntr(7),
      I2 => diff_pntr(8),
      I3 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I4 => ram_full_fb_i_reg,
      I5 => \^prog_full_int\,
      O => \gpf1.prog_full_i_i_1_n_0\
    );
\gpf1.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => diff_pntr(5),
      I1 => diff_pntr(3),
      I2 => diff_pntr(1),
      I3 => diff_pntr(6),
      I4 => diff_pntr(2),
      I5 => diff_pntr(4),
      O => \gpf1.prog_full_i_i_2_n_0\
    );
\gpf1.prog_full_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \gpf1.prog_full_i_i_1_n_0\,
      PRE => \grstd1.grst_full.grst_f.rst_d2_reg\,
      Q => \^prog_full_int\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => E(0),
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => NLW_plusOp_carry_O_UNCONNECTED(0),
      S(3 downto 0) => \gnxpm_cdc.rd_pntr_bin_reg[3]\(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3 downto 0) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \gic0.gc0.count_d1_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as is
  port (
    \out\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d2_reg\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ <= ram_full_fb_i;
  \out\ <= ram_full_i;
ram_full_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      Q => ram_full_fb_i,
      S => SR(0)
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \grstd1.grst_full.grst_f.rst_d2_reg\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_155 is
  port (
    \out\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d2_reg\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_155 : entity is "wr_status_flags_as";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_155;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_155 is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ <= ram_full_fb_i;
  \out\ <= ram_full_i;
ram_full_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      Q => ram_full_fb_i,
      S => SR(0)
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_reg_0,
      PRE => \grstd1.grst_full.grst_f.rst_d2_reg\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized2\ is
  port (
    \gic0.gc0.count_d1_reg[7]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d2_reg\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    br_ch_data_valid : in STD_LOGIC;
    \gnxpm_cdc.rd_pntr_bin_reg[3]\ : in STD_LOGIC;
    \gnxpm_cdc.rd_pntr_bin_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized2\ : entity is "wr_status_flags_as";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized2\ is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  signal \ram_full_i_i_1__3_n_0\ : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \gic0.gc0.count_d1_reg[7]\ <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gic0.gc0.count_d1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => br_ch_data_valid,
      I2 => ram_full_fb_i,
      I3 => ram_full_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \ram_full_i_i_1__3_n_0\,
      PRE => \grstd1.grst_full.grst_f.rst_d2_reg\,
      Q => ram_full_fb_i
    );
\ram_full_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000FF00FF"
    )
        port map (
      I0 => ram_full_i,
      I1 => ram_full_fb_i,
      I2 => br_ch_data_valid,
      I3 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I4 => \gnxpm_cdc.rd_pntr_bin_reg[3]\,
      I5 => \gnxpm_cdc.rd_pntr_bin_reg[1]\,
      O => \ram_full_i_i_1__3_n_0\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \ram_full_i_i_1__3_n_0\,
      PRE => \grstd1.grst_full.grst_f.rst_d2_reg\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_ch0_ctrl is
  port (
    \out\ : out STD_LOGIC;
    send_ch0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC;
    \auto_neg_intr_gen.tx_ch0_data_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    next_int_ch1_ready : out STD_LOGIC;
    \slot_select_reg[1]\ : out STD_LOGIC;
    axi_c2c_s2m_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_ch0_tdm_data : out STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_c2c_m2s_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_user_reset : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[24]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[36]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[48]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out_reg[49]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_phy_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tdm_user_data_ready : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \slot_count_reg[1]\ : in STD_LOGIC;
    \ctrl_info_reg[1]\ : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    tx_phy_ready : in STD_LOGIC;
    \ctrl_info_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slot_count_reg[2]\ : in STD_LOGIC;
    axi_reset : in STD_LOGIC;
    \slot_select_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_ch0_ctrl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_ch0_ctrl is
  signal \^q\ : STD_LOGIC;
  signal \auto_neg_intr_gen.intr_flop_reg_n_0\ : STD_LOGIC;
  signal \auto_neg_intr_gen.send_ch0_i_1_n_0\ : STD_LOGIC;
  signal \auto_neg_intr_gen.send_intr_i_1_n_0\ : STD_LOGIC;
  signal \auto_neg_intr_gen.tx_ch0_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \auto_neg_intr_gen.tx_ch0_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \auto_neg_intr_gen.tx_ch0_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \auto_neg_intr_gen.tx_ch0_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \^auto_neg_intr_gen.tx_ch0_data_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \auto_neg_intr_gen.tx_ch0_valid_i_1_n_0\ : STD_LOGIC;
  signal axi_chip2chip_sync_cell_intr_in_inst_n_4 : STD_LOGIC;
  signal intr_data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \master_ecc_err_intr_gen.slave_ecc_err_reg_n_0_[0]\ : STD_LOGIC;
  signal \master_ecc_err_intr_gen.slave_ecc_err_reg_n_0_[1]\ : STD_LOGIC;
  signal \master_ecc_err_intr_gen.slave_ecc_intr_i_1_n_0\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal \rx_intr_data1_carry__0_n_0\ : STD_LOGIC;
  signal \rx_intr_data1_carry__0_n_1\ : STD_LOGIC;
  signal \rx_intr_data1_carry__0_n_2\ : STD_LOGIC;
  signal \rx_intr_data1_carry__0_n_3\ : STD_LOGIC;
  signal \rx_intr_data1_carry__1_n_0\ : STD_LOGIC;
  signal \rx_intr_data1_carry__1_n_1\ : STD_LOGIC;
  signal \rx_intr_data1_carry__1_n_2\ : STD_LOGIC;
  signal \rx_intr_data1_carry__1_n_3\ : STD_LOGIC;
  signal \rx_intr_data1_carry__2_n_0\ : STD_LOGIC;
  signal \rx_intr_data1_carry__2_n_1\ : STD_LOGIC;
  signal \rx_intr_data1_carry__2_n_2\ : STD_LOGIC;
  signal \rx_intr_data1_carry__2_n_3\ : STD_LOGIC;
  signal rx_intr_data1_carry_n_0 : STD_LOGIC;
  signal rx_intr_data1_carry_n_1 : STD_LOGIC;
  signal rx_intr_data1_carry_n_2 : STD_LOGIC;
  signal rx_intr_data1_carry_n_3 : STD_LOGIC;
  signal \^send_ch0\ : STD_LOGIC;
  signal send_intr : STD_LOGIC;
  signal slave_ecc_intr : STD_LOGIC;
  signal \^slot_select_reg[1]\ : STD_LOGIC;
  signal sync_intr_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sync_intr_in_d1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_intr_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^tx_ch0_tdm_data\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_rx_intr_data1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_intr_data1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_intr_data1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_intr_data1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_intr_data1_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rx_intr_data1_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \auto_neg_intr_gen.send_ch0_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \auto_neg_intr_gen.tx_ch0_valid_i_1\ : label is "soft_lutpair31";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \sync_intr_in_d1_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \sync_intr_in_d1_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \sync_intr_in_d1_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \sync_intr_in_d1_reg[3]\ : label is "no";
begin
  Q <= \^q\;
  \auto_neg_intr_gen.tx_ch0_data_reg[3]_0\(2 downto 0) <= \^auto_neg_intr_gen.tx_ch0_data_reg[3]_0\(2 downto 0);
  send_ch0 <= \^send_ch0\;
  \slot_select_reg[1]\ <= \^slot_select_reg[1]\;
  tx_ch0_tdm_data(6 downto 0) <= \^tx_ch0_tdm_data\(6 downto 0);
\auto_neg_intr_gen.intr_flop_reg\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => axi_chip2chip_sync_cell_intr_in_inst_n_4,
      Q => \auto_neg_intr_gen.intr_flop_reg_n_0\,
      R => '0'
    );
\auto_neg_intr_gen.send_ch0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFEC"
    )
        port map (
      I0 => \auto_neg_intr_gen.intr_flop_reg_n_0\,
      I1 => tx_phy_ctrl(0),
      I2 => tdm_user_data_ready,
      I3 => \^q\,
      O => \auto_neg_intr_gen.send_ch0_i_1_n_0\
    );
\auto_neg_intr_gen.send_ch0_reg\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \auto_neg_intr_gen.send_ch0_i_1_n_0\,
      Q => \^send_ch0\,
      R => rx_user_reset
    );
\auto_neg_intr_gen.send_intr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002C20"
    )
        port map (
      I0 => send_intr,
      I1 => tdm_user_data_ready,
      I2 => \^q\,
      I3 => \auto_neg_intr_gen.intr_flop_reg_n_0\,
      I4 => rx_user_reset,
      I5 => tx_phy_ctrl(0),
      O => \auto_neg_intr_gen.send_intr_i_1_n_0\
    );
\auto_neg_intr_gen.send_intr_reg\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \auto_neg_intr_gen.send_intr_i_1_n_0\,
      Q => send_intr,
      R => '0'
    );
\auto_neg_intr_gen.tx_ch0_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAAFC0CAAAA"
    )
        port map (
      I0 => \^tx_ch0_tdm_data\(0),
      I1 => sync_intr_in_d1(0),
      I2 => tx_phy_ctrl(0),
      I3 => tx_phy_ctrl(1),
      I4 => \auto_neg_intr_gen.tx_ch0_data[15]_i_1_n_0\,
      I5 => rx_user_reset,
      O => \auto_neg_intr_gen.tx_ch0_data[0]_i_1_n_0\
    );
\auto_neg_intr_gen.tx_ch0_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAEA"
    )
        port map (
      I0 => rx_user_reset,
      I1 => \auto_neg_intr_gen.intr_flop_reg_n_0\,
      I2 => tdm_user_data_ready,
      I3 => \^q\,
      I4 => tx_phy_ctrl(0),
      O => \auto_neg_intr_gen.tx_ch0_data[15]_i_1_n_0\
    );
\auto_neg_intr_gen.tx_ch0_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022223222"
    )
        port map (
      I0 => \^tx_ch0_tdm_data\(6),
      I1 => rx_user_reset,
      I2 => \auto_neg_intr_gen.intr_flop_reg_n_0\,
      I3 => tdm_user_data_ready,
      I4 => \^q\,
      I5 => tx_phy_ctrl(0),
      O => \auto_neg_intr_gen.tx_ch0_data[20]_i_1_n_0\
    );
\auto_neg_intr_gen.tx_ch0_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333322220222"
    )
        port map (
      I0 => \^tx_ch0_tdm_data\(4),
      I1 => rx_user_reset,
      I2 => \auto_neg_intr_gen.intr_flop_reg_n_0\,
      I3 => tdm_user_data_ready,
      I4 => \^q\,
      I5 => tx_phy_ctrl(0),
      O => \auto_neg_intr_gen.tx_ch0_data[6]_i_1_n_0\
    );
\auto_neg_intr_gen.tx_ch0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \auto_neg_intr_gen.tx_ch0_data[0]_i_1_n_0\,
      Q => \^tx_ch0_tdm_data\(0),
      R => '0'
    );
\auto_neg_intr_gen.tx_ch0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \auto_neg_intr_gen.tx_ch0_data[15]_i_1_n_0\,
      D => D(3),
      Q => \^tx_ch0_tdm_data\(5),
      R => '0'
    );
\auto_neg_intr_gen.tx_ch0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \auto_neg_intr_gen.tx_ch0_data[15]_i_1_n_0\,
      D => D(0),
      Q => \^tx_ch0_tdm_data\(1),
      R => '0'
    );
\auto_neg_intr_gen.tx_ch0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \auto_neg_intr_gen.tx_ch0_data[20]_i_1_n_0\,
      Q => \^tx_ch0_tdm_data\(6),
      R => '0'
    );
\auto_neg_intr_gen.tx_ch0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \auto_neg_intr_gen.tx_ch0_data[15]_i_1_n_0\,
      D => D(1),
      Q => \^tx_ch0_tdm_data\(2),
      R => '0'
    );
\auto_neg_intr_gen.tx_ch0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \auto_neg_intr_gen.tx_ch0_data[15]_i_1_n_0\,
      D => D(2),
      Q => \^tx_ch0_tdm_data\(3),
      R => '0'
    );
\auto_neg_intr_gen.tx_ch0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \auto_neg_intr_gen.tx_ch0_data[6]_i_1_n_0\,
      Q => \^tx_ch0_tdm_data\(4),
      R => '0'
    );
\auto_neg_intr_gen.tx_ch0_valid_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5FC0"
    )
        port map (
      I0 => \slot_select_reg[0]\,
      I1 => \auto_neg_intr_gen.intr_flop_reg_n_0\,
      I2 => tdm_user_data_ready,
      I3 => \^q\,
      I4 => tx_phy_ctrl(0),
      O => \auto_neg_intr_gen.tx_ch0_valid_i_1_n_0\
    );
\auto_neg_intr_gen.tx_ch0_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \auto_neg_intr_gen.tx_ch0_valid_i_1_n_0\,
      Q => \^q\,
      R => rx_user_reset
    );
axi_chip2chip_sync_cell_intr_in_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell__parameterized0\
     port map (
      D(3 downto 0) => sync_intr_in(3 downto 0),
      Q(3 downto 1) => \^auto_neg_intr_gen.tx_ch0_data_reg[3]_0\(2 downto 0),
      Q(0) => sync_intr_in_d1(0),
      \auto_neg_intr_gen.intr_flop_reg\ => axi_chip2chip_sync_cell_intr_in_inst_n_4,
      \auto_neg_intr_gen.intr_flop_reg_0\ => \auto_neg_intr_gen.intr_flop_reg_n_0\,
      axi_c2c_m2s_intr_in(3 downto 0) => axi_c2c_m2s_intr_in(3 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      rx_user_reset => rx_user_reset,
      send_intr => send_intr,
      tx_phy_ctrl(0) => tx_phy_ctrl(0)
    );
axi_chip2chip_sync_cell_intr_out_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell__parameterized1\
     port map (
      D(3 downto 0) => sync_intr_out(3 downto 0),
      Q(3 downto 0) => intr_data(3 downto 0),
      s_aclk => s_aclk
    );
\intr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \data_out_reg[6]\(0),
      Q => intr_data(0),
      R => rx_user_reset
    );
\intr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \data_out_reg[6]\(1),
      Q => intr_data(1),
      R => rx_user_reset
    );
\intr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \data_out_reg[6]\(2),
      Q => intr_data(2),
      R => rx_user_reset
    );
\intr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \data_out_reg[6]\(3),
      Q => intr_data(3),
      R => rx_user_reset
    );
\intr_out_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_aclk,
      CE => '1',
      CLR => axi_reset,
      D => sync_intr_out(0),
      Q => axi_c2c_s2m_intr_out(0)
    );
\intr_out_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_aclk,
      CE => '1',
      CLR => axi_reset,
      D => sync_intr_out(1),
      Q => axi_c2c_s2m_intr_out(1)
    );
\intr_out_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_aclk,
      CE => '1',
      CLR => axi_reset,
      D => sync_intr_out(2),
      Q => axi_c2c_s2m_intr_out(2)
    );
\intr_out_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_aclk,
      CE => '1',
      CLR => axi_reset,
      D => sync_intr_out(3),
      Q => axi_c2c_s2m_intr_out(3)
    );
\master_ecc_err_intr_gen.axi_chip2chip_sync_cell_ecc_dec_error_out_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell_62
     port map (
      in0(0) => slave_ecc_intr,
      \out\ => \out\,
      s_aclk => s_aclk
    );
\master_ecc_err_intr_gen.slave_ecc_err_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \data_out_reg[6]\(4),
      Q => \master_ecc_err_intr_gen.slave_ecc_err_reg_n_0_[0]\,
      R => rx_user_reset
    );
\master_ecc_err_intr_gen.slave_ecc_err_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \data_out_reg[6]\(5),
      Q => \master_ecc_err_intr_gen.slave_ecc_err_reg_n_0_[1]\,
      R => rx_user_reset
    );
\master_ecc_err_intr_gen.slave_ecc_err_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => E(0),
      D => \data_out_reg[6]\(6),
      Q => p_0_in0_in,
      R => rx_user_reset
    );
\master_ecc_err_intr_gen.slave_ecc_intr_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E8"
    )
        port map (
      I0 => \master_ecc_err_intr_gen.slave_ecc_err_reg_n_0_[0]\,
      I1 => \master_ecc_err_intr_gen.slave_ecc_err_reg_n_0_[1]\,
      I2 => p_0_in0_in,
      I3 => rx_user_reset,
      O => \master_ecc_err_intr_gen.slave_ecc_intr_i_1_n_0\
    );
\master_ecc_err_intr_gen.slave_ecc_intr_reg\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \master_ecc_err_intr_gen.slave_ecc_intr_i_1_n_0\,
      Q => slave_ecc_intr,
      R => '0'
    );
rx_intr_data1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rx_intr_data1_carry_n_0,
      CO(2) => rx_intr_data1_carry_n_1,
      CO(1) => rx_intr_data1_carry_n_2,
      CO(0) => rx_intr_data1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_rx_intr_data1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\rx_intr_data1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rx_intr_data1_carry_n_0,
      CO(3) => \rx_intr_data1_carry__0_n_0\,
      CO(2) => \rx_intr_data1_carry__0_n_1\,
      CO(1) => \rx_intr_data1_carry__0_n_2\,
      CO(0) => \rx_intr_data1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_rx_intr_data1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \data_out_reg[24]\(3 downto 0)
    );
\rx_intr_data1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_intr_data1_carry__0_n_0\,
      CO(3) => \rx_intr_data1_carry__1_n_0\,
      CO(2) => \rx_intr_data1_carry__1_n_1\,
      CO(1) => \rx_intr_data1_carry__1_n_2\,
      CO(0) => \rx_intr_data1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_rx_intr_data1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \data_out_reg[36]\(3 downto 0)
    );
\rx_intr_data1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_intr_data1_carry__1_n_0\,
      CO(3) => \rx_intr_data1_carry__2_n_0\,
      CO(2) => \rx_intr_data1_carry__2_n_1\,
      CO(1) => \rx_intr_data1_carry__2_n_2\,
      CO(0) => \rx_intr_data1_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_rx_intr_data1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \data_out_reg[48]\(3 downto 0)
    );
\rx_intr_data1_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_intr_data1_carry__2_n_0\,
      CO(3 downto 1) => \NLW_rx_intr_data1_carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => \NLW_rx_intr_data1_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \data_out_reg[49]\(0)
    );
\slot_select[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040415"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => \slot_count_reg[1]\,
      I2 => \^slot_select_reg[1]\,
      I3 => \ctrl_info_reg[1]\,
      I4 => \^send_ch0\,
      O => next_int_ch1_ready
    );
\slot_select[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => \^send_ch0\,
      I1 => empty_fwft_i_reg_0,
      I2 => tx_phy_ready,
      I3 => \ctrl_info_reg[2]\(0),
      I4 => \slot_count_reg[2]\,
      O => \^slot_select_reg[1]\
    );
\sync_intr_in_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_intr_in(0),
      Q => sync_intr_in_d1(0),
      R => '0'
    );
\sync_intr_in_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_intr_in(1),
      Q => \^auto_neg_intr_gen.tx_ch0_data_reg[3]_0\(0),
      R => '0'
    );
\sync_intr_in_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_intr_in(2),
      Q => \^auto_neg_intr_gen.tx_ch0_data_reg[3]_0\(1),
      R => '0'
    );
\sync_intr_in_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => sync_intr_in(3),
      Q => \^auto_neg_intr_gen.tx_ch0_data_reg[3]_0\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_phy_init is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aurora_reset_pb : out STD_LOGIC;
    tx_phy_ready : out STD_LOGIC;
    rx_phy_ready : out STD_LOGIC;
    axi_c2c_link_error_out : out STD_LOGIC;
    \auto_neg_intr_gen.tx_ch0_data_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \auto_neg_intr_gen.tx_ch0_data_reg[3]_0\ : out STD_LOGIC;
    aw_fifo_reset_reg : out STD_LOGIC;
    tx_phy_ctrl : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    sync_reset_out_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_aurora_channel_up : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_aurora_rx_tvalid : in STD_LOGIC;
    axi_c2c_aurora_rx_tdata : in STD_LOGIC_VECTOR ( 44 downto 0 );
    aurora_mmcm_not_locked : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_phy_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_phy_init is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal aurora_rst_out_cdc_to : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aurora_rst_out_cdc_to : signal is std.standard.true;
  attribute async_reg : string;
  attribute async_reg of aurora_rst_out_cdc_to : signal is "true";
  signal aurora_rst_out_r1 : STD_LOGIC;
  attribute DONT_TOUCH of aurora_rst_out_r1 : signal is std.standard.true;
  attribute async_reg of aurora_rst_out_r1 : signal is "true";
  signal aurora_rst_out_r2 : STD_LOGIC;
  attribute DONT_TOUCH of aurora_rst_out_r2 : signal is std.standard.true;
  attribute async_reg of aurora_rst_out_r2 : signal is "true";
  signal \^auto_neg_intr_gen.tx_ch0_data_reg[3]_0\ : STD_LOGIC;
  signal \^axi_c2c_link_error_out\ : STD_LOGIC;
  signal calib_done_dly : STD_LOGIC;
  signal calib_done_flop : STD_LOGIC;
  signal calib_done_flop_i_1_n_0 : STD_LOGIC;
  signal next_wait_count0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \next_wait_count0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \next_wait_count0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \next_wait_count0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \next_wait_count0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \next_wait_count0_carry__0_n_0\ : STD_LOGIC;
  signal \next_wait_count0_carry__0_n_1\ : STD_LOGIC;
  signal \next_wait_count0_carry__0_n_2\ : STD_LOGIC;
  signal \next_wait_count0_carry__0_n_3\ : STD_LOGIC;
  signal \next_wait_count0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \next_wait_count0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \next_wait_count0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \next_wait_count0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \next_wait_count0_carry__1_n_1\ : STD_LOGIC;
  signal \next_wait_count0_carry__1_n_2\ : STD_LOGIC;
  signal \next_wait_count0_carry__1_n_3\ : STD_LOGIC;
  signal next_wait_count0_carry_i_1_n_0 : STD_LOGIC;
  signal next_wait_count0_carry_i_2_n_0 : STD_LOGIC;
  signal next_wait_count0_carry_i_3_n_0 : STD_LOGIC;
  signal next_wait_count0_carry_i_4_n_0 : STD_LOGIC;
  signal next_wait_count0_carry_n_0 : STD_LOGIC;
  signal next_wait_count0_carry_n_1 : STD_LOGIC;
  signal next_wait_count0_carry_n_2 : STD_LOGIC;
  signal next_wait_count0_carry_n_3 : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pat0_match0 : STD_LOGIC;
  signal \pat0_match0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \pat0_match0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \pat0_match0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \pat0_match0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \pat0_match0_carry__0_n_0\ : STD_LOGIC;
  signal \pat0_match0_carry__0_n_1\ : STD_LOGIC;
  signal \pat0_match0_carry__0_n_2\ : STD_LOGIC;
  signal \pat0_match0_carry__0_n_3\ : STD_LOGIC;
  signal \pat0_match0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \pat0_match0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \pat0_match0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \pat0_match0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \pat0_match0_carry__1_n_0\ : STD_LOGIC;
  signal \pat0_match0_carry__1_n_1\ : STD_LOGIC;
  signal \pat0_match0_carry__1_n_2\ : STD_LOGIC;
  signal \pat0_match0_carry__1_n_3\ : STD_LOGIC;
  signal \pat0_match0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \pat0_match0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \pat0_match0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \pat0_match0_carry__2_n_2\ : STD_LOGIC;
  signal \pat0_match0_carry__2_n_3\ : STD_LOGIC;
  signal pat0_match0_carry_i_1_n_0 : STD_LOGIC;
  signal pat0_match0_carry_i_2_n_0 : STD_LOGIC;
  signal pat0_match0_carry_i_3_n_0 : STD_LOGIC;
  signal pat0_match0_carry_i_4_n_0 : STD_LOGIC;
  signal pat0_match0_carry_n_0 : STD_LOGIC;
  signal pat0_match0_carry_n_1 : STD_LOGIC;
  signal pat0_match0_carry_n_2 : STD_LOGIC;
  signal pat0_match0_carry_n_3 : STD_LOGIC;
  signal pat0_valid : STD_LOGIC;
  signal pat0_valid_i_1_n_0 : STD_LOGIC;
  signal pat1_match0 : STD_LOGIC;
  signal \pat1_match0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \pat1_match0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \pat1_match0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \pat1_match0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \pat1_match0_carry__0_n_0\ : STD_LOGIC;
  signal \pat1_match0_carry__0_n_1\ : STD_LOGIC;
  signal \pat1_match0_carry__0_n_2\ : STD_LOGIC;
  signal \pat1_match0_carry__0_n_3\ : STD_LOGIC;
  signal \pat1_match0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \pat1_match0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \pat1_match0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \pat1_match0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \pat1_match0_carry__1_n_0\ : STD_LOGIC;
  signal \pat1_match0_carry__1_n_1\ : STD_LOGIC;
  signal \pat1_match0_carry__1_n_2\ : STD_LOGIC;
  signal \pat1_match0_carry__1_n_3\ : STD_LOGIC;
  signal \pat1_match0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \pat1_match0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \pat1_match0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \pat1_match0_carry__2_n_2\ : STD_LOGIC;
  signal \pat1_match0_carry__2_n_3\ : STD_LOGIC;
  signal pat1_match0_carry_i_1_n_0 : STD_LOGIC;
  signal pat1_match0_carry_i_2_n_0 : STD_LOGIC;
  signal pat1_match0_carry_i_3_n_0 : STD_LOGIC;
  signal pat1_match0_carry_i_4_n_0 : STD_LOGIC;
  signal pat1_match0_carry_n_0 : STD_LOGIC;
  signal pat1_match0_carry_n_1 : STD_LOGIC;
  signal pat1_match0_carry_n_2 : STD_LOGIC;
  signal pat1_match0_carry_n_3 : STD_LOGIC;
  signal pat1_valid : STD_LOGIC;
  signal pat1_valid_i_1_n_0 : STD_LOGIC;
  signal pat_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \pat_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \pat_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \pat_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \pat_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \pat_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \pat_count[3]_i_3_n_0\ : STD_LOGIC;
  signal phy_error_flop : STD_LOGIC;
  signal phy_error_flop_i_1_n_0 : STD_LOGIC;
  signal \^rx_phy_ready\ : STD_LOGIC;
  signal rx_phy_ready_i_1_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[5]_i_2_n_0\ : STD_LOGIC;
  signal \state[5]_i_4_n_0\ : STD_LOGIC;
  signal \sync_cell_master.axi_chip2chip_sync_cell_inst_n_2\ : STD_LOGIC;
  signal \^tx_phy_ctrl\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tx_phy_ctrl[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_phy_ctrl[1]_i_1_n_0\ : STD_LOGIC;
  signal \^tx_phy_ready\ : STD_LOGIC;
  signal tx_phy_ready_i_1_n_0 : STD_LOGIC;
  signal tx_phy_ready_i_2_n_0 : STD_LOGIC;
  signal \wait_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_count[10]_i_1_n_0\ : STD_LOGIC;
  signal \wait_count[11]_i_1_n_0\ : STD_LOGIC;
  signal \wait_count[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \wait_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \wait_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \wait_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \wait_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \wait_count[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_count[9]_i_1_n_0\ : STD_LOGIC;
  signal \wait_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \wait_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \wait_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \wait_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \wait_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \wait_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \wait_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \wait_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \wait_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \wait_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \wait_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \wait_count_reg_n_0_[9]\ : STD_LOGIC;
  signal wait_done : STD_LOGIC;
  signal \NLW_next_wait_count0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_pat0_match0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pat0_match0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pat0_match0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pat0_match0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pat0_match0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pat1_match0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pat1_match0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pat1_match0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pat1_match0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pat1_match0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \auro_phy_init.aurora_rst_out_cdc_to_reg\ : label is std.standard.true;
  attribute ASYNC_REG_boolean of \auro_phy_init.aurora_rst_out_r1_reg\ : label is std.standard.true;
  attribute ASYNC_REG_boolean of \auro_phy_init.aurora_rst_out_r2_reg\ : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pat_count[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \pat_count[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \pat_count[3]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \pat_count[3]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \state[0]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \state[2]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \state[2]_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \state[3]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \state[4]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \state[5]_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \state[5]_i_4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of tx_phy_ready_i_2 : label is "soft_lutpair67";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  aurora_reset_pb <= aurora_rst_out_r2;
  \auto_neg_intr_gen.tx_ch0_data_reg[3]_0\ <= \^auto_neg_intr_gen.tx_ch0_data_reg[3]_0\;
  axi_c2c_link_error_out <= \^axi_c2c_link_error_out\;
  rx_phy_ready <= \^rx_phy_ready\;
  tx_phy_ctrl(0) <= \^tx_phy_ctrl\(0);
  tx_phy_ready <= \^tx_phy_ready\;
\auro_phy_init.aurora_rst_out_cdc_to_reg\: unisim.vcomponents.FDPE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => s_aresetn,
      Q => aurora_rst_out_cdc_to
    );
\auro_phy_init.aurora_rst_out_r1_reg\: unisim.vcomponents.FDPE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => aurora_rst_out_cdc_to,
      PRE => s_aresetn,
      Q => aurora_rst_out_r1
    );
\auro_phy_init.aurora_rst_out_r2_reg\: unisim.vcomponents.FDPE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => aurora_rst_out_r1,
      PRE => s_aresetn,
      Q => aurora_rst_out_r2
    );
\auto_neg_intr_gen.tx_ch0_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => Q(0),
      I1 => \^auto_neg_intr_gen.tx_ch0_data_reg[3]_0\,
      I2 => sync_reset_out_reg,
      O => \auto_neg_intr_gen.tx_ch0_data_reg[3]\(0)
    );
aw_fifo_reset_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rx_phy_ready\,
      O => aw_fifo_reset_reg
    );
calib_done_flop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFCFF00020000"
    )
        port map (
      I0 => axi_c2c_aurora_channel_up,
      I1 => state(0),
      I2 => tx_phy_ready_i_2_n_0,
      I3 => state(5),
      I4 => state(4),
      I5 => calib_done_flop,
      O => calib_done_flop_i_1_n_0
    );
calib_done_flop_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => sync_reset_out_reg,
      D => calib_done_flop_i_1_n_0,
      Q => calib_done_flop
    );
\link_error_gen.calib_done_dly_reg\: unisim.vcomponents.FDCE
     port map (
      C => s_aclk,
      CE => '1',
      CLR => s_aresetn,
      D => \^d\(1),
      Q => calib_done_dly
    );
\link_error_gen.link_error_flop_reg\: unisim.vcomponents.FDCE
     port map (
      C => s_aclk,
      CE => '1',
      CLR => s_aresetn,
      D => \sync_cell_master.axi_chip2chip_sync_cell_inst_n_2\,
      Q => \^axi_c2c_link_error_out\
    );
next_wait_count0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => next_wait_count0_carry_n_0,
      CO(2) => next_wait_count0_carry_n_1,
      CO(1) => next_wait_count0_carry_n_2,
      CO(0) => next_wait_count0_carry_n_3,
      CYINIT => \wait_count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_wait_count0(4 downto 1),
      S(3) => next_wait_count0_carry_i_1_n_0,
      S(2) => next_wait_count0_carry_i_2_n_0,
      S(1) => next_wait_count0_carry_i_3_n_0,
      S(0) => next_wait_count0_carry_i_4_n_0
    );
\next_wait_count0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => next_wait_count0_carry_n_0,
      CO(3) => \next_wait_count0_carry__0_n_0\,
      CO(2) => \next_wait_count0_carry__0_n_1\,
      CO(1) => \next_wait_count0_carry__0_n_2\,
      CO(0) => \next_wait_count0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_wait_count0(8 downto 5),
      S(3) => \next_wait_count0_carry__0_i_1_n_0\,
      S(2) => \next_wait_count0_carry__0_i_2_n_0\,
      S(1) => \next_wait_count0_carry__0_i_3_n_0\,
      S(0) => \next_wait_count0_carry__0_i_4_n_0\
    );
\next_wait_count0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_count_reg_n_0_[8]\,
      O => \next_wait_count0_carry__0_i_1_n_0\
    );
\next_wait_count0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_count_reg_n_0_[7]\,
      O => \next_wait_count0_carry__0_i_2_n_0\
    );
\next_wait_count0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_count_reg_n_0_[6]\,
      O => \next_wait_count0_carry__0_i_3_n_0\
    );
\next_wait_count0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_count_reg_n_0_[5]\,
      O => \next_wait_count0_carry__0_i_4_n_0\
    );
\next_wait_count0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_wait_count0_carry__0_n_0\,
      CO(3) => \NLW_next_wait_count0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \next_wait_count0_carry__1_n_1\,
      CO(1) => \next_wait_count0_carry__1_n_2\,
      CO(0) => \next_wait_count0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => next_wait_count0(12 downto 9),
      S(3) => \next_wait_count0_carry__1_i_1_n_0\,
      S(2) => \next_wait_count0_carry__1_i_2_n_0\,
      S(1) => \next_wait_count0_carry__1_i_3_n_0\,
      S(0) => \next_wait_count0_carry__1_i_4_n_0\
    );
\next_wait_count0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wait_done,
      O => \next_wait_count0_carry__1_i_1_n_0\
    );
\next_wait_count0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_count_reg_n_0_[11]\,
      O => \next_wait_count0_carry__1_i_2_n_0\
    );
\next_wait_count0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_count_reg_n_0_[10]\,
      O => \next_wait_count0_carry__1_i_3_n_0\
    );
\next_wait_count0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_count_reg_n_0_[9]\,
      O => \next_wait_count0_carry__1_i_4_n_0\
    );
next_wait_count0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_count_reg_n_0_[4]\,
      O => next_wait_count0_carry_i_1_n_0
    );
next_wait_count0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_count_reg_n_0_[3]\,
      O => next_wait_count0_carry_i_2_n_0
    );
next_wait_count0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_count_reg_n_0_[2]\,
      O => next_wait_count0_carry_i_3_n_0
    );
next_wait_count0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_count_reg_n_0_[1]\,
      O => next_wait_count0_carry_i_4_n_0
    );
pat0_match0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pat0_match0_carry_n_0,
      CO(2) => pat0_match0_carry_n_1,
      CO(1) => pat0_match0_carry_n_2,
      CO(0) => pat0_match0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_pat0_match0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => pat0_match0_carry_i_1_n_0,
      S(2) => pat0_match0_carry_i_2_n_0,
      S(1) => pat0_match0_carry_i_3_n_0,
      S(0) => pat0_match0_carry_i_4_n_0
    );
\pat0_match0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pat0_match0_carry_n_0,
      CO(3) => \pat0_match0_carry__0_n_0\,
      CO(2) => \pat0_match0_carry__0_n_1\,
      CO(1) => \pat0_match0_carry__0_n_2\,
      CO(0) => \pat0_match0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_pat0_match0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pat0_match0_carry__0_i_1_n_0\,
      S(2) => \pat0_match0_carry__0_i_2_n_0\,
      S(1) => \pat0_match0_carry__0_i_3_n_0\,
      S(0) => \pat0_match0_carry__0_i_4_n_0\
    );
\pat0_match0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(25),
      I1 => axi_c2c_aurora_rx_tdata(24),
      I2 => axi_c2c_aurora_rx_tdata(23),
      O => \pat0_match0_carry__0_i_1_n_0\
    );
\pat0_match0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(22),
      I1 => axi_c2c_aurora_rx_tdata(21),
      I2 => axi_c2c_aurora_rx_tdata(20),
      O => \pat0_match0_carry__0_i_2_n_0\
    );
\pat0_match0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(19),
      I1 => axi_c2c_aurora_rx_tdata(18),
      I2 => axi_c2c_aurora_rx_tdata(17),
      O => \pat0_match0_carry__0_i_3_n_0\
    );
\pat0_match0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(16),
      I1 => axi_c2c_aurora_rx_tdata(15),
      I2 => axi_c2c_aurora_rx_tdata(14),
      O => \pat0_match0_carry__0_i_4_n_0\
    );
\pat0_match0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pat0_match0_carry__0_n_0\,
      CO(3) => \pat0_match0_carry__1_n_0\,
      CO(2) => \pat0_match0_carry__1_n_1\,
      CO(1) => \pat0_match0_carry__1_n_2\,
      CO(0) => \pat0_match0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_pat0_match0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pat0_match0_carry__1_i_1_n_0\,
      S(2) => \pat0_match0_carry__1_i_2_n_0\,
      S(1) => \pat0_match0_carry__1_i_3_n_0\,
      S(0) => \pat0_match0_carry__1_i_4_n_0\
    );
\pat0_match0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(37),
      I1 => axi_c2c_aurora_rx_tdata(36),
      I2 => axi_c2c_aurora_rx_tdata(35),
      O => \pat0_match0_carry__1_i_1_n_0\
    );
\pat0_match0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(34),
      I1 => axi_c2c_aurora_rx_tdata(33),
      I2 => axi_c2c_aurora_rx_tdata(32),
      O => \pat0_match0_carry__1_i_2_n_0\
    );
\pat0_match0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(31),
      I1 => axi_c2c_aurora_rx_tdata(30),
      I2 => axi_c2c_aurora_rx_tdata(29),
      O => \pat0_match0_carry__1_i_3_n_0\
    );
\pat0_match0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(28),
      I1 => axi_c2c_aurora_rx_tdata(27),
      I2 => axi_c2c_aurora_rx_tdata(26),
      O => \pat0_match0_carry__1_i_4_n_0\
    );
\pat0_match0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pat0_match0_carry__1_n_0\,
      CO(3) => \NLW_pat0_match0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => pat0_match0,
      CO(1) => \pat0_match0_carry__2_n_2\,
      CO(0) => \pat0_match0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_pat0_match0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \pat0_match0_carry__2_i_1_n_0\,
      S(1) => \pat0_match0_carry__2_i_2_n_0\,
      S(0) => \pat0_match0_carry__2_i_3_n_0\
    );
\pat0_match0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(44),
      O => \pat0_match0_carry__2_i_1_n_0\
    );
\pat0_match0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(43),
      I1 => axi_c2c_aurora_rx_tdata(42),
      I2 => axi_c2c_aurora_rx_tdata(41),
      O => \pat0_match0_carry__2_i_2_n_0\
    );
\pat0_match0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(40),
      I1 => axi_c2c_aurora_rx_tdata(39),
      I2 => axi_c2c_aurora_rx_tdata(38),
      O => \pat0_match0_carry__2_i_3_n_0\
    );
pat0_match0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(13),
      I1 => axi_c2c_aurora_rx_tdata(12),
      I2 => axi_c2c_aurora_rx_tdata(11),
      O => pat0_match0_carry_i_1_n_0
    );
pat0_match0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(10),
      I1 => axi_c2c_aurora_rx_tdata(9),
      I2 => axi_c2c_aurora_rx_tdata(8),
      O => pat0_match0_carry_i_2_n_0
    );
pat0_match0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(5),
      I1 => axi_c2c_aurora_rx_tdata(7),
      I2 => axi_c2c_aurora_rx_tdata(6),
      O => pat0_match0_carry_i_3_n_0
    );
pat0_match0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(2),
      I1 => axi_c2c_aurora_rx_tdata(3),
      I2 => axi_c2c_aurora_rx_tdata(4),
      O => pat0_match0_carry_i_4_n_0
    );
pat0_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => pat0_match0,
      I1 => axi_c2c_aurora_rx_tvalid,
      I2 => axi_c2c_aurora_rx_tdata(1),
      I3 => axi_c2c_aurora_rx_tdata(0),
      I4 => aurora_mmcm_not_locked,
      I5 => sync_reset_out_reg,
      O => pat0_valid_i_1_n_0
    );
pat0_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => pat0_valid_i_1_n_0,
      Q => pat0_valid,
      R => '0'
    );
pat1_match0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pat1_match0_carry_n_0,
      CO(2) => pat1_match0_carry_n_1,
      CO(1) => pat1_match0_carry_n_2,
      CO(0) => pat1_match0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_pat1_match0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => pat1_match0_carry_i_1_n_0,
      S(2) => pat1_match0_carry_i_2_n_0,
      S(1) => pat1_match0_carry_i_3_n_0,
      S(0) => pat1_match0_carry_i_4_n_0
    );
\pat1_match0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pat1_match0_carry_n_0,
      CO(3) => \pat1_match0_carry__0_n_0\,
      CO(2) => \pat1_match0_carry__0_n_1\,
      CO(1) => \pat1_match0_carry__0_n_2\,
      CO(0) => \pat1_match0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_pat1_match0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pat1_match0_carry__0_i_1_n_0\,
      S(2) => \pat1_match0_carry__0_i_2_n_0\,
      S(1) => \pat1_match0_carry__0_i_3_n_0\,
      S(0) => \pat1_match0_carry__0_i_4_n_0\
    );
\pat1_match0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(25),
      I1 => axi_c2c_aurora_rx_tdata(24),
      I2 => axi_c2c_aurora_rx_tdata(23),
      O => \pat1_match0_carry__0_i_1_n_0\
    );
\pat1_match0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(22),
      I1 => axi_c2c_aurora_rx_tdata(21),
      I2 => axi_c2c_aurora_rx_tdata(20),
      O => \pat1_match0_carry__0_i_2_n_0\
    );
\pat1_match0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(19),
      I1 => axi_c2c_aurora_rx_tdata(18),
      I2 => axi_c2c_aurora_rx_tdata(17),
      O => \pat1_match0_carry__0_i_3_n_0\
    );
\pat1_match0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(16),
      I1 => axi_c2c_aurora_rx_tdata(15),
      I2 => axi_c2c_aurora_rx_tdata(14),
      O => \pat1_match0_carry__0_i_4_n_0\
    );
\pat1_match0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pat1_match0_carry__0_n_0\,
      CO(3) => \pat1_match0_carry__1_n_0\,
      CO(2) => \pat1_match0_carry__1_n_1\,
      CO(1) => \pat1_match0_carry__1_n_2\,
      CO(0) => \pat1_match0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_pat1_match0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pat1_match0_carry__1_i_1_n_0\,
      S(2) => \pat1_match0_carry__1_i_2_n_0\,
      S(1) => \pat1_match0_carry__1_i_3_n_0\,
      S(0) => \pat1_match0_carry__1_i_4_n_0\
    );
\pat1_match0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(37),
      I1 => axi_c2c_aurora_rx_tdata(36),
      I2 => axi_c2c_aurora_rx_tdata(35),
      O => \pat1_match0_carry__1_i_1_n_0\
    );
\pat1_match0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(34),
      I1 => axi_c2c_aurora_rx_tdata(33),
      I2 => axi_c2c_aurora_rx_tdata(32),
      O => \pat1_match0_carry__1_i_2_n_0\
    );
\pat1_match0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(31),
      I1 => axi_c2c_aurora_rx_tdata(30),
      I2 => axi_c2c_aurora_rx_tdata(29),
      O => \pat1_match0_carry__1_i_3_n_0\
    );
\pat1_match0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(28),
      I1 => axi_c2c_aurora_rx_tdata(27),
      I2 => axi_c2c_aurora_rx_tdata(26),
      O => \pat1_match0_carry__1_i_4_n_0\
    );
\pat1_match0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pat1_match0_carry__1_n_0\,
      CO(3) => \NLW_pat1_match0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => pat1_match0,
      CO(1) => \pat1_match0_carry__2_n_2\,
      CO(0) => \pat1_match0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_pat1_match0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \pat1_match0_carry__2_i_1_n_0\,
      S(1) => \pat1_match0_carry__2_i_2_n_0\,
      S(0) => \pat1_match0_carry__2_i_3_n_0\
    );
\pat1_match0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(44),
      O => \pat1_match0_carry__2_i_1_n_0\
    );
\pat1_match0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(43),
      I1 => axi_c2c_aurora_rx_tdata(42),
      I2 => axi_c2c_aurora_rx_tdata(41),
      O => \pat1_match0_carry__2_i_2_n_0\
    );
\pat1_match0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(40),
      I1 => axi_c2c_aurora_rx_tdata(39),
      I2 => axi_c2c_aurora_rx_tdata(38),
      O => \pat1_match0_carry__2_i_3_n_0\
    );
pat1_match0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(13),
      I1 => axi_c2c_aurora_rx_tdata(12),
      I2 => axi_c2c_aurora_rx_tdata(11),
      O => pat1_match0_carry_i_1_n_0
    );
pat1_match0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(10),
      I1 => axi_c2c_aurora_rx_tdata(9),
      I2 => axi_c2c_aurora_rx_tdata(8),
      O => pat1_match0_carry_i_2_n_0
    );
pat1_match0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(5),
      I1 => axi_c2c_aurora_rx_tdata(7),
      I2 => axi_c2c_aurora_rx_tdata(6),
      O => pat1_match0_carry_i_3_n_0
    );
pat1_match0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => axi_c2c_aurora_rx_tdata(2),
      I1 => axi_c2c_aurora_rx_tdata(4),
      I2 => axi_c2c_aurora_rx_tdata(3),
      O => pat1_match0_carry_i_4_n_0
    );
pat1_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => pat1_match0,
      I1 => axi_c2c_aurora_rx_tvalid,
      I2 => axi_c2c_aurora_rx_tdata(1),
      I3 => axi_c2c_aurora_rx_tdata(0),
      I4 => aurora_mmcm_not_locked,
      I5 => sync_reset_out_reg,
      O => pat1_valid_i_1_n_0
    );
pat1_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => pat1_valid_i_1_n_0,
      Q => pat1_valid,
      R => '0'
    );
\pat_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B888"
    )
        port map (
      I0 => pat0_valid,
      I1 => state(2),
      I2 => state(3),
      I3 => pat1_valid,
      I4 => pat_count(0),
      O => \pat_count[0]_i_1_n_0\
    );
\pat_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F808F8080000"
    )
        port map (
      I0 => pat1_valid,
      I1 => state(3),
      I2 => state(2),
      I3 => pat0_valid,
      I4 => pat_count(0),
      I5 => pat_count(1),
      O => \pat_count[1]_i_1_n_0\
    );
\pat_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20888888"
    )
        port map (
      I0 => \pat_count[3]_i_3_n_0\,
      I1 => pat_count(2),
      I2 => pat_count(3),
      I3 => pat_count(1),
      I4 => pat_count(0),
      O => \pat_count[2]_i_1_n_0\
    );
\pat_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010110"
    )
        port map (
      I0 => state(5),
      I1 => state(4),
      I2 => state(3),
      I3 => state(2),
      I4 => state(0),
      O => \pat_count[3]_i_1_n_0\
    );
\pat_count[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28A0A0A0"
    )
        port map (
      I0 => \pat_count[3]_i_3_n_0\,
      I1 => pat_count(2),
      I2 => pat_count(3),
      I3 => pat_count(0),
      I4 => pat_count(1),
      O => \pat_count[3]_i_2_n_0\
    );
\pat_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => pat1_valid,
      I1 => state(3),
      I2 => state(2),
      I3 => pat0_valid,
      O => \pat_count[3]_i_3_n_0\
    );
\pat_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \pat_count[3]_i_1_n_0\,
      D => \pat_count[0]_i_1_n_0\,
      Q => pat_count(0),
      R => SS(0)
    );
\pat_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \pat_count[3]_i_1_n_0\,
      D => \pat_count[1]_i_1_n_0\,
      Q => pat_count(1),
      R => SS(0)
    );
\pat_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \pat_count[3]_i_1_n_0\,
      D => \pat_count[2]_i_1_n_0\,
      Q => pat_count(2),
      R => SS(0)
    );
\pat_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \pat_count[3]_i_1_n_0\,
      D => \pat_count[3]_i_2_n_0\,
      Q => pat_count(3),
      R => SS(0)
    );
phy_error_flop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAABA2"
    )
        port map (
      I0 => phy_error_flop,
      I1 => state(0),
      I2 => state(4),
      I3 => state(5),
      I4 => tx_phy_ready_i_2_n_0,
      I5 => SS(0),
      O => phy_error_flop_i_1_n_0
    );
phy_error_flop_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => phy_error_flop_i_1_n_0,
      Q => phy_error_flop,
      R => '0'
    );
rx_phy_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFE900000100"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(4),
      I4 => state(5),
      I5 => \^rx_phy_ready\,
      O => rx_phy_ready_i_1_n_0
    );
rx_phy_ready_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => sync_reset_out_reg,
      D => rx_phy_ready_i_1_n_0,
      Q => \^rx_phy_ready\
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => state(4),
      I1 => state(0),
      I2 => axi_c2c_aurora_channel_up,
      O => p_2_in(0)
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF020002000200"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => wait_done,
      I2 => state(3),
      I3 => \state[2]_i_3_n_0\,
      I4 => axi_c2c_aurora_channel_up,
      I5 => state(0),
      O => p_2_in(2)
    );
\state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFBF"
    )
        port map (
      I0 => pat_count(2),
      I1 => pat_count(1),
      I2 => pat_count(0),
      I3 => pat_count(3),
      I4 => state(0),
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(4),
      I1 => state(5),
      O => \state[2]_i_3_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5520"
    )
        port map (
      I0 => \state[5]_i_4_n_0\,
      I1 => wait_done,
      I2 => state(3),
      I3 => state(2),
      O => p_2_in(3)
    );
\state[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \state[5]_i_4_n_0\,
      I1 => state(3),
      I2 => axi_c2c_aurora_channel_up,
      I3 => state(4),
      O => p_2_in(4)
    );
\state[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(4),
      I4 => state(5),
      O => \state[5]_i_2_n_0\
    );
\state[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA800"
    )
        port map (
      I0 => \state[5]_i_4_n_0\,
      I1 => state(3),
      I2 => state(2),
      I3 => wait_done,
      I4 => state(5),
      O => p_2_in(5)
    );
\state[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => pat_count(3),
      I1 => pat_count(0),
      I2 => pat_count(1),
      I3 => pat_count(2),
      O => \state[5]_i_4_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => axi_c2c_phy_clk,
      CE => \state[5]_i_2_n_0\,
      D => p_2_in(0),
      Q => state(0),
      S => SS(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \state[5]_i_2_n_0\,
      D => p_2_in(2),
      Q => state(2),
      R => SS(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \state[5]_i_2_n_0\,
      D => p_2_in(3),
      Q => state(3),
      R => SS(0)
    );
\state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \state[5]_i_2_n_0\,
      D => p_2_in(4),
      Q => state(4),
      R => SS(0)
    );
\state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \state[5]_i_2_n_0\,
      D => p_2_in(5),
      Q => state(5),
      R => SS(0)
    );
\sync_cell_master.axi_chip2chip_sync_cell_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell__parameterized2\
     port map (
      D(1 downto 0) => \^d\(1 downto 0),
      axi_c2c_link_error_out => \^axi_c2c_link_error_out\,
      calib_done_dly => calib_done_dly,
      in0(1) => calib_done_flop,
      in0(0) => phy_error_flop,
      \link_error_gen.link_error_flop_reg\ => \sync_cell_master.axi_chip2chip_sync_cell_inst_n_2\,
      s_aclk => s_aclk
    );
\tx_phy_ctrl[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00010016"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(4),
      I4 => state(5),
      I5 => \^auto_neg_intr_gen.tx_ch0_data_reg[3]_0\,
      O => \tx_phy_ctrl[0]_i_1_n_0\
    );
\tx_phy_ctrl[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEF900010010"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(4),
      I4 => state(5),
      I5 => \^tx_phy_ctrl\(0),
      O => \tx_phy_ctrl[1]_i_1_n_0\
    );
\tx_phy_ctrl_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \tx_phy_ctrl[0]_i_1_n_0\,
      PRE => sync_reset_out_reg,
      Q => \^auto_neg_intr_gen.tx_ch0_data_reg[3]_0\
    );
\tx_phy_ctrl_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => sync_reset_out_reg,
      D => \tx_phy_ctrl[1]_i_1_n_0\,
      Q => \^tx_phy_ctrl\(0)
    );
tx_phy_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => axi_c2c_aurora_channel_up,
      I1 => tx_phy_ready_i_2_n_0,
      I2 => state(0),
      I3 => state(5),
      I4 => state(4),
      I5 => \^tx_phy_ready\,
      O => tx_phy_ready_i_1_n_0
    );
tx_phy_ready_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      O => tx_phy_ready_i_2_n_0
    );
tx_phy_ready_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => sync_reset_out_reg,
      D => tx_phy_ready_i_1_n_0,
      Q => \^tx_phy_ready\
    );
\wait_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055554555"
    )
        port map (
      I0 => state(0),
      I1 => pat_count(3),
      I2 => pat_count(0),
      I3 => pat_count(1),
      I4 => pat_count(2),
      I5 => \wait_count_reg_n_0_[0]\,
      O => \wait_count[0]_i_1_n_0\
    );
\wait_count[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455500000000"
    )
        port map (
      I0 => state(0),
      I1 => pat_count(3),
      I2 => pat_count(0),
      I3 => pat_count(1),
      I4 => pat_count(2),
      I5 => next_wait_count0(10),
      O => \wait_count[10]_i_1_n_0\
    );
\wait_count[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455500000000"
    )
        port map (
      I0 => state(0),
      I1 => pat_count(3),
      I2 => pat_count(0),
      I3 => pat_count(1),
      I4 => pat_count(2),
      I5 => next_wait_count0(11),
      O => \wait_count[11]_i_1_n_0\
    );
\wait_count[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455500000000"
    )
        port map (
      I0 => state(0),
      I1 => pat_count(3),
      I2 => pat_count(0),
      I3 => pat_count(1),
      I4 => pat_count(2),
      I5 => next_wait_count0(12),
      O => \wait_count[12]_i_1_n_0\
    );
\wait_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455500000000"
    )
        port map (
      I0 => state(0),
      I1 => pat_count(3),
      I2 => pat_count(0),
      I3 => pat_count(1),
      I4 => pat_count(2),
      I5 => next_wait_count0(1),
      O => \wait_count[1]_i_1_n_0\
    );
\wait_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455500000000"
    )
        port map (
      I0 => state(0),
      I1 => pat_count(3),
      I2 => pat_count(0),
      I3 => pat_count(1),
      I4 => pat_count(2),
      I5 => next_wait_count0(2),
      O => \wait_count[2]_i_1_n_0\
    );
\wait_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455500000000"
    )
        port map (
      I0 => state(0),
      I1 => pat_count(3),
      I2 => pat_count(0),
      I3 => pat_count(1),
      I4 => pat_count(2),
      I5 => next_wait_count0(3),
      O => \wait_count[3]_i_1_n_0\
    );
\wait_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455500000000"
    )
        port map (
      I0 => state(0),
      I1 => pat_count(3),
      I2 => pat_count(0),
      I3 => pat_count(1),
      I4 => pat_count(2),
      I5 => next_wait_count0(4),
      O => \wait_count[4]_i_1_n_0\
    );
\wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455500000000"
    )
        port map (
      I0 => state(0),
      I1 => pat_count(3),
      I2 => pat_count(0),
      I3 => pat_count(1),
      I4 => pat_count(2),
      I5 => next_wait_count0(5),
      O => \wait_count[5]_i_1_n_0\
    );
\wait_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455500000000"
    )
        port map (
      I0 => state(0),
      I1 => pat_count(3),
      I2 => pat_count(0),
      I3 => pat_count(1),
      I4 => pat_count(2),
      I5 => next_wait_count0(6),
      O => \wait_count[6]_i_1_n_0\
    );
\wait_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455500000000"
    )
        port map (
      I0 => state(0),
      I1 => pat_count(3),
      I2 => pat_count(0),
      I3 => pat_count(1),
      I4 => pat_count(2),
      I5 => next_wait_count0(7),
      O => \wait_count[7]_i_1_n_0\
    );
\wait_count[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455500000000"
    )
        port map (
      I0 => state(0),
      I1 => pat_count(3),
      I2 => pat_count(0),
      I3 => pat_count(1),
      I4 => pat_count(2),
      I5 => next_wait_count0(8),
      O => \wait_count[8]_i_1_n_0\
    );
\wait_count[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455500000000"
    )
        port map (
      I0 => state(0),
      I1 => pat_count(3),
      I2 => pat_count(0),
      I3 => pat_count(1),
      I4 => pat_count(2),
      I5 => next_wait_count0(9),
      O => \wait_count[9]_i_1_n_0\
    );
\wait_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \pat_count[3]_i_1_n_0\,
      D => \wait_count[0]_i_1_n_0\,
      Q => \wait_count_reg_n_0_[0]\,
      R => SS(0)
    );
\wait_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \pat_count[3]_i_1_n_0\,
      D => \wait_count[10]_i_1_n_0\,
      Q => \wait_count_reg_n_0_[10]\,
      R => SS(0)
    );
\wait_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \pat_count[3]_i_1_n_0\,
      D => \wait_count[11]_i_1_n_0\,
      Q => \wait_count_reg_n_0_[11]\,
      R => SS(0)
    );
\wait_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \pat_count[3]_i_1_n_0\,
      D => \wait_count[12]_i_1_n_0\,
      Q => wait_done,
      R => SS(0)
    );
\wait_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \pat_count[3]_i_1_n_0\,
      D => \wait_count[1]_i_1_n_0\,
      Q => \wait_count_reg_n_0_[1]\,
      R => SS(0)
    );
\wait_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \pat_count[3]_i_1_n_0\,
      D => \wait_count[2]_i_1_n_0\,
      Q => \wait_count_reg_n_0_[2]\,
      R => SS(0)
    );
\wait_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \pat_count[3]_i_1_n_0\,
      D => \wait_count[3]_i_1_n_0\,
      Q => \wait_count_reg_n_0_[3]\,
      R => SS(0)
    );
\wait_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \pat_count[3]_i_1_n_0\,
      D => \wait_count[4]_i_1_n_0\,
      Q => \wait_count_reg_n_0_[4]\,
      R => SS(0)
    );
\wait_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \pat_count[3]_i_1_n_0\,
      D => \wait_count[5]_i_1_n_0\,
      Q => \wait_count_reg_n_0_[5]\,
      R => SS(0)
    );
\wait_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \pat_count[3]_i_1_n_0\,
      D => \wait_count[6]_i_1_n_0\,
      Q => \wait_count_reg_n_0_[6]\,
      R => SS(0)
    );
\wait_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \pat_count[3]_i_1_n_0\,
      D => \wait_count[7]_i_1_n_0\,
      Q => \wait_count_reg_n_0_[7]\,
      R => SS(0)
    );
\wait_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \pat_count[3]_i_1_n_0\,
      D => \wait_count[8]_i_1_n_0\,
      Q => \wait_count_reg_n_0_[8]\,
      R => SS(0)
    );
\wait_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => \pat_count[3]_i_1_n_0\,
      D => \wait_count[9]_i_1_n_0\,
      Q => \wait_count_reg_n_0_[9]\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper
     port map (
      D(51 downto 0) => D(51 downto 0),
      DIADI(18 downto 0) => DIADI(18 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_153 is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_arburst[1]\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_153 : entity is "blk_mem_gen_prim_width";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_153;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_153 is
begin
\prim_noinit.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_154
     port map (
      D(51 downto 0) => D(51 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      \s_axi_arburst[1]\(18 downto 0) => \s_axi_arburst[1]\(18 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 37 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_wstrb[3]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      D(37 downto 0) => D(37 downto 0),
      E(0) => E(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      \s_axi_wstrb[3]\(5 downto 0) => \s_axi_wstrb[3]\(5 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 41 downto 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_out_reg[41]\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      D(41 downto 0) => D(41 downto 0),
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \data_out_reg[41]\(41 downto 0) => \data_out_reg[41]\(41 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs is
  port (
    ram_full_i_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg_0 : out STD_LOGIC;
    \gdiff.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gic0.gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gnxpm_cdc.wr_pntr_bin_reg[0]_0\ : in STD_LOGIC;
    \gc0.count_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs is
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bin2gray : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\ : STD_LOGIC;
  signal gray2bin : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_23_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_4_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_6_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_7_out : STD_LOGIC_VECTOR ( 7 to 7 );
  signal p_8_out : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \ram_empty_i_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_4__1_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_5__1_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_9__1_n_0\ : STD_LOGIC;
  signal ram_full_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_i_i_6_n_0 : STD_LOGIC;
  signal ram_full_i_i_7_n_0 : STD_LOGIC;
  signal ram_full_i_i_8_n_0 : STD_LOGIC;
  signal ram_full_i_i_9_n_0 : STD_LOGIC;
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  WR_PNTR_RD(3 downto 0) <= \^wr_pntr_rd\(3 downto 0);
\gnxpm_cdc.gsync_stage[1].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0\
     port map (
      D(7 downto 0) => p_3_out(7 downto 0),
      Q(7 downto 0) => wr_pntr_gc(7 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      s_aclk => s_aclk
    );
\gnxpm_cdc.gsync_stage[1].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1\
     port map (
      AR(0) => AR(0),
      D(7 downto 0) => p_4_out(7 downto 0),
      Q(7 downto 0) => rd_pntr_gc(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
\gnxpm_cdc.gsync_stage[2].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2\
     port map (
      D(7 downto 0) => p_5_out(7 downto 0),
      \Q_reg_reg[7]_0\(7 downto 0) => p_3_out(7 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      s_aclk => s_aclk
    );
\gnxpm_cdc.gsync_stage[2].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3\
     port map (
      AR(0) => AR(0),
      D(7 downto 0) => p_6_out(7 downto 0),
      \Q_reg_reg[7]_0\(7 downto 0) => p_4_out(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
\gnxpm_cdc.gsync_stage[3].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4\
     port map (
      D(7 downto 0) => p_5_out(7 downto 0),
      \gnxpm_cdc.wr_pntr_bin_reg[6]\(6) => p_0_out,
      \gnxpm_cdc.wr_pntr_bin_reg[6]\(5 downto 0) => gray2bin(5 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      \out\(0) => p_7_out(7),
      s_aclk => s_aclk
    );
\gnxpm_cdc.gsync_stage[3].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5\
     port map (
      AR(0) => AR(0),
      D(7 downto 0) => p_6_out(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(6) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1\,
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(5) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2\,
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(4) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3\,
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(3) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4\,
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(2) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5\,
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(1) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6\,
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(0) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7\,
      \out\(0) => p_8_out(7)
    );
\gnxpm_cdc.rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7\,
      Q => p_23_out(0)
    );
\gnxpm_cdc.rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6\,
      Q => p_23_out(1)
    );
\gnxpm_cdc.rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5\,
      Q => p_23_out(2)
    );
\gnxpm_cdc.rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4\,
      Q => p_23_out(3)
    );
\gnxpm_cdc.rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3\,
      Q => p_23_out(4)
    );
\gnxpm_cdc.rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2\,
      Q => p_23_out(5)
    );
\gnxpm_cdc.rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1\,
      Q => p_23_out(6)
    );
\gnxpm_cdc.rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => p_8_out(7),
      Q => p_23_out(7)
    );
\gnxpm_cdc.rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(0),
      I1 => \gc0.count_d1_reg[7]\(1),
      O => \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(1),
      I1 => \gc0.count_d1_reg[7]\(2),
      O => \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(2),
      I1 => \gc0.count_d1_reg[7]\(3),
      O => \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(3),
      I1 => \gc0.count_d1_reg[7]\(4),
      O => \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(4),
      I1 => \gc0.count_d1_reg[7]\(5),
      O => \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(5),
      I1 => \gc0.count_d1_reg[7]\(6),
      O => \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(6),
      I1 => \gc0.count_d1_reg[7]\(7),
      O => \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\,
      Q => rd_pntr_gc(0)
    );
\gnxpm_cdc.rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\,
      Q => rd_pntr_gc(1)
    );
\gnxpm_cdc.rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\,
      Q => rd_pntr_gc(2)
    );
\gnxpm_cdc.rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\,
      Q => rd_pntr_gc(3)
    );
\gnxpm_cdc.rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\,
      Q => rd_pntr_gc(4)
    );
\gnxpm_cdc.rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\,
      Q => rd_pntr_gc(5)
    );
\gnxpm_cdc.rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\,
      Q => rd_pntr_gc(6)
    );
\gnxpm_cdc.rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[7]\(7),
      Q => rd_pntr_gc(7)
    );
\gnxpm_cdc.wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => gray2bin(0),
      Q => \^wr_pntr_rd\(0)
    );
\gnxpm_cdc.wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => gray2bin(1),
      Q => p_22_out(1)
    );
\gnxpm_cdc.wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => gray2bin(2),
      Q => p_22_out(2)
    );
\gnxpm_cdc.wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => gray2bin(3),
      Q => p_22_out(3)
    );
\gnxpm_cdc.wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => gray2bin(4),
      Q => p_22_out(4)
    );
\gnxpm_cdc.wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => gray2bin(5),
      Q => \^wr_pntr_rd\(1)
    );
\gnxpm_cdc.wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_out,
      Q => \^wr_pntr_rd\(2)
    );
\gnxpm_cdc.wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_7_out(7),
      Q => \^wr_pntr_rd\(3)
    );
\gnxpm_cdc.wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(0),
      I1 => \gic0.gc0.count_d2_reg[7]\(1),
      O => bin2gray(0)
    );
\gnxpm_cdc.wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(1),
      I1 => \gic0.gc0.count_d2_reg[7]\(2),
      O => bin2gray(1)
    );
\gnxpm_cdc.wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(2),
      I1 => \gic0.gc0.count_d2_reg[7]\(3),
      O => bin2gray(2)
    );
\gnxpm_cdc.wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(3),
      I1 => \gic0.gc0.count_d2_reg[7]\(4),
      O => bin2gray(3)
    );
\gnxpm_cdc.wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(4),
      I1 => \gic0.gc0.count_d2_reg[7]\(5),
      O => bin2gray(4)
    );
\gnxpm_cdc.wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(5),
      I1 => \gic0.gc0.count_d2_reg[7]\(6),
      O => bin2gray(5)
    );
\gnxpm_cdc.wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(6),
      I1 => \gic0.gc0.count_d2_reg[7]\(7),
      O => bin2gray(6)
    );
\gnxpm_cdc.wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(0),
      Q => wr_pntr_gc(0)
    );
\gnxpm_cdc.wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(1),
      Q => wr_pntr_gc(1)
    );
\gnxpm_cdc.wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(2),
      Q => wr_pntr_gc(2)
    );
\gnxpm_cdc.wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(3),
      Q => wr_pntr_gc(3)
    );
\gnxpm_cdc.wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(4),
      Q => wr_pntr_gc(4)
    );
\gnxpm_cdc.wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(5),
      Q => wr_pntr_gc(5)
    );
\gnxpm_cdc.wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(6),
      Q => wr_pntr_gc(6)
    );
\gnxpm_cdc.wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \gic0.gc0.count_d2_reg[7]\(7),
      Q => wr_pntr_gc(7)
    );
\plusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_23_out(7),
      I1 => Q(7),
      O => S(3)
    );
\plusOp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_23_out(6),
      I1 => Q(6),
      O => S(2)
    );
\plusOp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_23_out(5),
      I1 => Q(5),
      O => S(1)
    );
\plusOp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_23_out(4),
      I1 => Q(4),
      O => S(0)
    );
\plusOp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_23_out(3),
      I1 => Q(3),
      O => \gdiff.diff_pntr_pad_reg[4]\(3)
    );
\plusOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_23_out(2),
      I1 => Q(2),
      O => \gdiff.diff_pntr_pad_reg[4]\(2)
    );
\plusOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_23_out(1),
      I1 => Q(1),
      O => \gdiff.diff_pntr_pad_reg[4]\(1)
    );
\plusOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_23_out(0),
      I1 => Q(0),
      O => \gdiff.diff_pntr_pad_reg[4]\(0)
    );
\ram_empty_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF82000082"
    )
        port map (
      I0 => \ram_empty_i_i_2__2_n_0\,
      I1 => \^wr_pntr_rd\(2),
      I2 => \gc0.count_d1_reg[7]\(6),
      I3 => \^wr_pntr_rd\(3),
      I4 => \gc0.count_d1_reg[7]\(7),
      I5 => \gnxpm_cdc.wr_pntr_bin_reg[0]_0\,
      O => ram_empty_fb_i_reg
    );
\ram_empty_i_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => \ram_empty_i_i_4__1_n_0\,
      I1 => \^wr_pntr_rd\(1),
      I2 => \gc0.count_d1_reg[7]\(5),
      I3 => p_22_out(4),
      I4 => \gc0.count_d1_reg[7]\(4),
      I5 => \ram_empty_i_i_5__1_n_0\,
      O => \ram_empty_i_i_2__2_n_0\
    );
\ram_empty_i_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_22_out(3),
      I1 => \gc0.count_d1_reg[7]\(3),
      I2 => p_22_out(2),
      I3 => \gc0.count_d1_reg[7]\(2),
      O => \ram_empty_i_i_4__1_n_0\
    );
\ram_empty_i_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_22_out(1),
      I1 => \gc0.count_d1_reg[7]\(1),
      I2 => \^wr_pntr_rd\(0),
      I3 => \gc0.count_d1_reg[7]\(0),
      O => \ram_empty_i_i_5__1_n_0\
    );
\ram_empty_i_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \gc0.count_reg[4]\(2),
      I1 => p_22_out(3),
      I2 => \gc0.count_reg[4]\(3),
      I3 => p_22_out(4),
      I4 => \ram_empty_i_i_9__1_n_0\,
      O => ram_empty_fb_i_reg_0
    );
\ram_empty_i_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_22_out(2),
      I1 => \gc0.count_reg[4]\(1),
      I2 => p_22_out(1),
      I3 => \gc0.count_reg[4]\(0),
      O => \ram_empty_i_i_9__1_n_0\
    );
\ram_full_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => ram_full_i_i_4_n_0,
      I1 => p_23_out(3),
      I2 => \gic0.gc0.count_reg[7]\(3),
      I3 => p_23_out(2),
      I4 => \gic0.gc0.count_reg[7]\(2),
      I5 => ram_full_i_i_5_n_0,
      O => ram_full_i_reg_0
    );
ram_full_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => ram_full_i_i_6_n_0,
      I1 => p_23_out(1),
      I2 => Q(1),
      I3 => p_23_out(0),
      I4 => Q(0),
      I5 => ram_full_i_i_7_n_0,
      O => ram_full_i_reg
    );
ram_full_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_23_out(1),
      I1 => \gic0.gc0.count_reg[7]\(1),
      I2 => p_23_out(0),
      I3 => \gic0.gc0.count_reg[7]\(0),
      O => ram_full_i_i_4_n_0
    );
ram_full_i_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gic0.gc0.count_reg[7]\(4),
      I1 => p_23_out(4),
      I2 => \gic0.gc0.count_reg[7]\(5),
      I3 => p_23_out(5),
      I4 => ram_full_i_i_8_n_0,
      O => ram_full_i_i_5_n_0
    );
ram_full_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_23_out(2),
      I1 => Q(2),
      I2 => p_23_out(3),
      I3 => Q(3),
      O => ram_full_i_i_6_n_0
    );
ram_full_i_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => Q(5),
      I1 => p_23_out(5),
      I2 => Q(4),
      I3 => p_23_out(4),
      I4 => ram_full_i_i_9_n_0,
      O => ram_full_i_i_7_n_0
    );
ram_full_i_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_23_out(7),
      I1 => \gic0.gc0.count_reg[7]\(7),
      I2 => p_23_out(6),
      I3 => \gic0.gc0.count_reg[7]\(6),
      O => ram_full_i_i_8_n_0
    );
ram_full_i_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_23_out(7),
      I1 => Q(7),
      I2 => p_23_out(6),
      I3 => Q(6),
      O => ram_full_i_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs_114 is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gic0.gc0.count_d2_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs_114 : entity is "clk_x_pntrs";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs_114;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs_114 is
  signal bin2gray : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\ : STD_LOGIC;
  signal gray2bin : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_4_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_6_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_7_out : STD_LOGIC_VECTOR ( 7 to 7 );
  signal p_8_out : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \ram_empty_i_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_empty_i_i_9__0_n_0\ : STD_LOGIC;
  signal \^ram_empty_i_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  ram_empty_i_reg_0(7 downto 0) <= \^ram_empty_i_reg_0\(7 downto 0);
\gnxpm_cdc.gsync_stage[1].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0_160\
     port map (
      D(7 downto 0) => p_3_out(7 downto 0),
      Q(7 downto 0) => wr_pntr_gc(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \out\
    );
\gnxpm_cdc.gsync_stage[1].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1_161\
     port map (
      AR(0) => AR(0),
      D(7 downto 0) => p_4_out(7 downto 0),
      Q(7 downto 0) => rd_pntr_gc(7 downto 0),
      s_aclk => s_aclk
    );
\gnxpm_cdc.gsync_stage[2].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2_162\
     port map (
      D(7 downto 0) => p_5_out(7 downto 0),
      \Q_reg_reg[7]_0\(7 downto 0) => p_3_out(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \out\
    );
\gnxpm_cdc.gsync_stage[2].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3_163\
     port map (
      AR(0) => AR(0),
      D(7 downto 0) => p_6_out(7 downto 0),
      \Q_reg_reg[7]_0\(7 downto 0) => p_4_out(7 downto 0),
      s_aclk => s_aclk
    );
\gnxpm_cdc.gsync_stage[3].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4_164\
     port map (
      D(7 downto 0) => p_5_out(7 downto 0),
      \Q_reg_reg[0]_0\ => \out\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gnxpm_cdc.wr_pntr_bin_reg[6]\(6) => p_0_out,
      \gnxpm_cdc.wr_pntr_bin_reg[6]\(5 downto 0) => gray2bin(5 downto 0),
      \out\(0) => p_7_out(7)
    );
\gnxpm_cdc.gsync_stage[3].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5_165\
     port map (
      AR(0) => AR(0),
      D(7 downto 0) => p_6_out(7 downto 0),
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(6) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1\,
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(5) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2\,
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(4) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3\,
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(3) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4\,
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(2) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5\,
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(1) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6\,
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(0) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7\,
      \out\(0) => p_8_out(7),
      s_aclk => s_aclk
    );
\gnxpm_cdc.rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7\,
      Q => ram_full_i_reg(0)
    );
\gnxpm_cdc.rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6\,
      Q => ram_full_i_reg(1)
    );
\gnxpm_cdc.rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5\,
      Q => ram_full_i_reg(2)
    );
\gnxpm_cdc.rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4\,
      Q => ram_full_i_reg(3)
    );
\gnxpm_cdc.rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3\,
      Q => ram_full_i_reg(4)
    );
\gnxpm_cdc.rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2\,
      Q => ram_full_i_reg(5)
    );
\gnxpm_cdc.rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1\,
      Q => ram_full_i_reg(6)
    );
\gnxpm_cdc.rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => p_8_out(7),
      Q => ram_full_i_reg(7)
    );
\gnxpm_cdc.rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(0),
      I1 => \gc0.count_d1_reg[7]\(1),
      O => \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(1),
      I1 => \gc0.count_d1_reg[7]\(2),
      O => \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(2),
      I1 => \gc0.count_d1_reg[7]\(3),
      O => \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(3),
      I1 => \gc0.count_d1_reg[7]\(4),
      O => \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(4),
      I1 => \gc0.count_d1_reg[7]\(5),
      O => \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(5),
      I1 => \gc0.count_d1_reg[7]\(6),
      O => \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(6),
      I1 => \gc0.count_d1_reg[7]\(7),
      O => \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\,
      Q => rd_pntr_gc(0)
    );
\gnxpm_cdc.rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\,
      Q => rd_pntr_gc(1)
    );
\gnxpm_cdc.rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\,
      Q => rd_pntr_gc(2)
    );
\gnxpm_cdc.rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\,
      Q => rd_pntr_gc(3)
    );
\gnxpm_cdc.rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\,
      Q => rd_pntr_gc(4)
    );
\gnxpm_cdc.rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\,
      Q => rd_pntr_gc(5)
    );
\gnxpm_cdc.rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\,
      Q => rd_pntr_gc(6)
    );
\gnxpm_cdc.rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gc0.count_d1_reg[7]\(7),
      Q => rd_pntr_gc(7)
    );
\gnxpm_cdc.wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(0),
      Q => \^ram_empty_i_reg_0\(0)
    );
\gnxpm_cdc.wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(1),
      Q => \^ram_empty_i_reg_0\(1)
    );
\gnxpm_cdc.wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(2),
      Q => \^ram_empty_i_reg_0\(2)
    );
\gnxpm_cdc.wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(3),
      Q => \^ram_empty_i_reg_0\(3)
    );
\gnxpm_cdc.wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(4),
      Q => \^ram_empty_i_reg_0\(4)
    );
\gnxpm_cdc.wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(5),
      Q => \^ram_empty_i_reg_0\(5)
    );
\gnxpm_cdc.wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => p_0_out,
      Q => \^ram_empty_i_reg_0\(6)
    );
\gnxpm_cdc.wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => p_7_out(7),
      Q => \^ram_empty_i_reg_0\(7)
    );
\gnxpm_cdc.wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(0),
      I1 => \gic0.gc0.count_d2_reg[7]\(1),
      O => bin2gray(0)
    );
\gnxpm_cdc.wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(1),
      I1 => \gic0.gc0.count_d2_reg[7]\(2),
      O => bin2gray(1)
    );
\gnxpm_cdc.wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(2),
      I1 => \gic0.gc0.count_d2_reg[7]\(3),
      O => bin2gray(2)
    );
\gnxpm_cdc.wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(3),
      I1 => \gic0.gc0.count_d2_reg[7]\(4),
      O => bin2gray(3)
    );
\gnxpm_cdc.wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(4),
      I1 => \gic0.gc0.count_d2_reg[7]\(5),
      O => bin2gray(4)
    );
\gnxpm_cdc.wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(5),
      I1 => \gic0.gc0.count_d2_reg[7]\(6),
      O => bin2gray(5)
    );
\gnxpm_cdc.wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(6),
      I1 => \gic0.gc0.count_d2_reg[7]\(7),
      O => bin2gray(6)
    );
\gnxpm_cdc.wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(0),
      Q => wr_pntr_gc(0)
    );
\gnxpm_cdc.wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(1),
      Q => wr_pntr_gc(1)
    );
\gnxpm_cdc.wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(2),
      Q => wr_pntr_gc(2)
    );
\gnxpm_cdc.wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(3),
      Q => wr_pntr_gc(3)
    );
\gnxpm_cdc.wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(4),
      Q => wr_pntr_gc(4)
    );
\gnxpm_cdc.wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(5),
      Q => wr_pntr_gc(5)
    );
\gnxpm_cdc.wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(6),
      Q => wr_pntr_gc(6)
    );
\gnxpm_cdc.wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gic0.gc0.count_d2_reg[7]\(7),
      Q => wr_pntr_gc(7)
    );
\ram_empty_i_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => Q(1),
      I1 => \^ram_empty_i_reg_0\(1),
      I2 => Q(0),
      I3 => \^ram_empty_i_reg_0\(0),
      I4 => \ram_empty_i_i_8__0_n_0\,
      O => ram_empty_i_reg_1
    );
\ram_empty_i_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => Q(7),
      I1 => \^ram_empty_i_reg_0\(7),
      I2 => Q(6),
      I3 => \^ram_empty_i_reg_0\(6),
      I4 => \ram_empty_i_i_9__0_n_0\,
      O => ram_empty_i_reg
    );
\ram_empty_i_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^ram_empty_i_reg_0\(2),
      I1 => Q(2),
      I2 => \^ram_empty_i_reg_0\(3),
      I3 => Q(3),
      O => \ram_empty_i_i_8__0_n_0\
    );
\ram_empty_i_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^ram_empty_i_reg_0\(4),
      I1 => Q(4),
      I2 => \^ram_empty_i_reg_0\(5),
      I3 => Q(5),
      O => \ram_empty_i_i_9__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs_69 is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_empty_i_reg_0 : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gic0.gc0.count_d2_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs_69 : entity is "clk_x_pntrs";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs_69 is
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bin2gray : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\ : STD_LOGIC;
  signal gray2bin : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_4_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_6_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_7_out : STD_LOGIC_VECTOR ( 7 to 7 );
  signal p_8_out : STD_LOGIC_VECTOR ( 7 to 7 );
  signal ram_empty_i_i_8_n_0 : STD_LOGIC;
  signal ram_empty_i_i_9_n_0 : STD_LOGIC;
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  WR_PNTR_RD(7 downto 0) <= \^wr_pntr_rd\(7 downto 0);
\gnxpm_cdc.gsync_stage[1].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized0_102\
     port map (
      D(7 downto 0) => p_3_out(7 downto 0),
      Q(7 downto 0) => wr_pntr_gc(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \out\
    );
\gnxpm_cdc.gsync_stage[1].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized1_103\
     port map (
      AR(0) => AR(0),
      D(7 downto 0) => p_4_out(7 downto 0),
      Q(7 downto 0) => rd_pntr_gc(7 downto 0),
      s_aclk => s_aclk
    );
\gnxpm_cdc.gsync_stage[2].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized2_104\
     port map (
      D(7 downto 0) => p_5_out(7 downto 0),
      \Q_reg_reg[7]_0\(7 downto 0) => p_3_out(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \out\
    );
\gnxpm_cdc.gsync_stage[2].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized3_105\
     port map (
      AR(0) => AR(0),
      D(7 downto 0) => p_6_out(7 downto 0),
      \Q_reg_reg[7]_0\(7 downto 0) => p_4_out(7 downto 0),
      s_aclk => s_aclk
    );
\gnxpm_cdc.gsync_stage[3].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized4_106\
     port map (
      D(7 downto 0) => p_5_out(7 downto 0),
      \Q_reg_reg[0]_0\ => \out\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gnxpm_cdc.wr_pntr_bin_reg[6]\(6) => p_0_out,
      \gnxpm_cdc.wr_pntr_bin_reg[6]\(5 downto 0) => gray2bin(5 downto 0),
      \out\(0) => p_7_out(7)
    );
\gnxpm_cdc.gsync_stage[3].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized5_107\
     port map (
      AR(0) => AR(0),
      D(7 downto 0) => p_6_out(7 downto 0),
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(6) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1\,
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(5) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2\,
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(4) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3\,
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(3) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4\,
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(2) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5\,
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(1) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6\,
      \gnxpm_cdc.rd_pntr_bin_reg[6]\(0) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7\,
      \out\(0) => p_8_out(7),
      s_aclk => s_aclk
    );
\gnxpm_cdc.rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7\,
      Q => RD_PNTR_WR(0)
    );
\gnxpm_cdc.rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6\,
      Q => RD_PNTR_WR(1)
    );
\gnxpm_cdc.rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5\,
      Q => RD_PNTR_WR(2)
    );
\gnxpm_cdc.rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4\,
      Q => RD_PNTR_WR(3)
    );
\gnxpm_cdc.rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3\,
      Q => RD_PNTR_WR(4)
    );
\gnxpm_cdc.rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2\,
      Q => RD_PNTR_WR(5)
    );
\gnxpm_cdc.rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1\,
      Q => RD_PNTR_WR(6)
    );
\gnxpm_cdc.rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => p_8_out(7),
      Q => RD_PNTR_WR(7)
    );
\gnxpm_cdc.rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(0),
      I1 => \gc0.count_d1_reg[7]\(1),
      O => \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(1),
      I1 => \gc0.count_d1_reg[7]\(2),
      O => \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(2),
      I1 => \gc0.count_d1_reg[7]\(3),
      O => \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(3),
      I1 => \gc0.count_d1_reg[7]\(4),
      O => \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(4),
      I1 => \gc0.count_d1_reg[7]\(5),
      O => \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(5),
      I1 => \gc0.count_d1_reg[7]\(6),
      O => \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[7]\(6),
      I1 => \gc0.count_d1_reg[7]\(7),
      O => \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\,
      Q => rd_pntr_gc(0)
    );
\gnxpm_cdc.rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\,
      Q => rd_pntr_gc(1)
    );
\gnxpm_cdc.rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\,
      Q => rd_pntr_gc(2)
    );
\gnxpm_cdc.rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\,
      Q => rd_pntr_gc(3)
    );
\gnxpm_cdc.rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\,
      Q => rd_pntr_gc(4)
    );
\gnxpm_cdc.rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\,
      Q => rd_pntr_gc(5)
    );
\gnxpm_cdc.rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\,
      Q => rd_pntr_gc(6)
    );
\gnxpm_cdc.rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gc0.count_d1_reg[7]\(7),
      Q => rd_pntr_gc(7)
    );
\gnxpm_cdc.wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(0),
      Q => \^wr_pntr_rd\(0)
    );
\gnxpm_cdc.wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(1),
      Q => \^wr_pntr_rd\(1)
    );
\gnxpm_cdc.wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(2),
      Q => \^wr_pntr_rd\(2)
    );
\gnxpm_cdc.wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(3),
      Q => \^wr_pntr_rd\(3)
    );
\gnxpm_cdc.wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(4),
      Q => \^wr_pntr_rd\(4)
    );
\gnxpm_cdc.wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(5),
      Q => \^wr_pntr_rd\(5)
    );
\gnxpm_cdc.wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => p_0_out,
      Q => \^wr_pntr_rd\(6)
    );
\gnxpm_cdc.wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => p_7_out(7),
      Q => \^wr_pntr_rd\(7)
    );
\gnxpm_cdc.wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(0),
      I1 => \gic0.gc0.count_d2_reg[7]\(1),
      O => bin2gray(0)
    );
\gnxpm_cdc.wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(1),
      I1 => \gic0.gc0.count_d2_reg[7]\(2),
      O => bin2gray(1)
    );
\gnxpm_cdc.wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(2),
      I1 => \gic0.gc0.count_d2_reg[7]\(3),
      O => bin2gray(2)
    );
\gnxpm_cdc.wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(3),
      I1 => \gic0.gc0.count_d2_reg[7]\(4),
      O => bin2gray(3)
    );
\gnxpm_cdc.wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(4),
      I1 => \gic0.gc0.count_d2_reg[7]\(5),
      O => bin2gray(4)
    );
\gnxpm_cdc.wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(5),
      I1 => \gic0.gc0.count_d2_reg[7]\(6),
      O => bin2gray(5)
    );
\gnxpm_cdc.wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]\(6),
      I1 => \gic0.gc0.count_d2_reg[7]\(7),
      O => bin2gray(6)
    );
\gnxpm_cdc.wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(0),
      Q => wr_pntr_gc(0)
    );
\gnxpm_cdc.wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(1),
      Q => wr_pntr_gc(1)
    );
\gnxpm_cdc.wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(2),
      Q => wr_pntr_gc(2)
    );
\gnxpm_cdc.wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(3),
      Q => wr_pntr_gc(3)
    );
\gnxpm_cdc.wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(4),
      Q => wr_pntr_gc(4)
    );
\gnxpm_cdc.wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(5),
      Q => wr_pntr_gc(5)
    );
\gnxpm_cdc.wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(6),
      Q => wr_pntr_gc(6)
    );
\gnxpm_cdc.wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gic0.gc0.count_d2_reg[7]\(7),
      Q => wr_pntr_gc(7)
    );
ram_empty_i_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => Q(1),
      I1 => \^wr_pntr_rd\(1),
      I2 => Q(0),
      I3 => \^wr_pntr_rd\(0),
      I4 => ram_empty_i_i_8_n_0,
      O => ram_empty_i_reg_0
    );
ram_empty_i_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => Q(3),
      I1 => \^wr_pntr_rd\(3),
      I2 => Q(2),
      I3 => \^wr_pntr_rd\(2),
      I4 => ram_empty_i_i_9_n_0,
      O => ram_empty_i_reg
    );
ram_empty_i_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^wr_pntr_rd\(5),
      I1 => Q(5),
      I2 => \^wr_pntr_rd\(4),
      I3 => Q(4),
      O => ram_empty_i_i_8_n_0
    );
ram_empty_i_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^wr_pntr_rd\(6),
      I1 => Q(6),
      I2 => \^wr_pntr_rd\(7),
      I3 => Q(7),
      O => ram_empty_i_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs__parameterized0\ is
  port (
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs__parameterized0\ : entity is "clk_x_pntrs";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs__parameterized0\ is
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal bin2gray : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_8\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0\ : STD_LOGIC;
  signal gray2bin : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_3_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_4_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_6_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_7_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_8_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
  WR_PNTR_RD(8 downto 0) <= \^wr_pntr_rd\(8 downto 0);
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(1),
      I1 => Q(1),
      I2 => \^wr_pntr_rd\(0),
      I3 => Q(0),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(3),
      I1 => Q(3),
      I2 => \^wr_pntr_rd\(2),
      I3 => Q(2),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(5),
      I1 => Q(5),
      I2 => \^wr_pntr_rd\(4),
      I3 => Q(4),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(7),
      I1 => Q(7),
      I2 => \^wr_pntr_rd\(6),
      I3 => Q(6),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(8),
      I1 => \gc0.count_d1_reg[8]\(8),
      O => ram_empty_fb_i_reg
    );
\gmux.gm[4].gms.ms_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_25_out(8),
      I1 => \gic0.gc0.count_d1_reg[8]\(0),
      O => ram_full_fb_i_reg
    );
\gmux.gm[4].gms.ms_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_25_out(8),
      I1 => \gic0.gc0.count_reg[8]\(0),
      O => ram_full_fb_i_reg_0
    );
\gnxpm_cdc.gsync_stage[1].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized6\
     port map (
      D(8 downto 0) => p_3_out(8 downto 0),
      Q(8 downto 0) => wr_pntr_gc(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \out\
    );
\gnxpm_cdc.gsync_stage[1].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized7\
     port map (
      AR(0) => AR(0),
      D(8 downto 0) => p_4_out(8 downto 0),
      Q(8 downto 0) => rd_pntr_gc(8 downto 0),
      s_aclk => s_aclk
    );
\gnxpm_cdc.gsync_stage[2].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized8\
     port map (
      D(8 downto 0) => p_5_out(8 downto 0),
      \Q_reg_reg[8]_0\(8 downto 0) => p_3_out(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \out\
    );
\gnxpm_cdc.gsync_stage[2].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized9\
     port map (
      AR(0) => AR(0),
      D(8 downto 0) => p_6_out(8 downto 0),
      \Q_reg_reg[8]_0\(8 downto 0) => p_4_out(8 downto 0),
      s_aclk => s_aclk
    );
\gnxpm_cdc.gsync_stage[3].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized10\
     port map (
      D(8 downto 0) => p_5_out(8 downto 0),
      \Q_reg_reg[0]_0\ => \out\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gnxpm_cdc.wr_pntr_bin_reg[7]\(7) => p_0_out,
      \gnxpm_cdc.wr_pntr_bin_reg[7]\(6 downto 0) => gray2bin(6 downto 0),
      \out\(0) => p_7_out(8)
    );
\gnxpm_cdc.gsync_stage[3].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized11\
     port map (
      AR(0) => AR(0),
      D(8 downto 0) => p_6_out(8 downto 0),
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(7) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(6) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(5) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(4) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(3) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(2) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(1) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(0) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_8\,
      \out\(0) => p_8_out(8),
      s_aclk => s_aclk
    );
\gnxpm_cdc.rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_8\,
      Q => RD_PNTR_WR(0)
    );
\gnxpm_cdc.rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7\,
      Q => RD_PNTR_WR(1)
    );
\gnxpm_cdc.rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6\,
      Q => RD_PNTR_WR(2)
    );
\gnxpm_cdc.rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5\,
      Q => RD_PNTR_WR(3)
    );
\gnxpm_cdc.rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4\,
      Q => RD_PNTR_WR(4)
    );
\gnxpm_cdc.rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3\,
      Q => RD_PNTR_WR(5)
    );
\gnxpm_cdc.rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2\,
      Q => RD_PNTR_WR(6)
    );
\gnxpm_cdc.rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1\,
      Q => RD_PNTR_WR(7)
    );
\gnxpm_cdc.rd_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => p_8_out(8),
      Q => p_25_out(8)
    );
\gnxpm_cdc.rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[8]\(0),
      I1 => \gc0.count_d1_reg[8]\(1),
      O => \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[8]\(1),
      I1 => \gc0.count_d1_reg[8]\(2),
      O => \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[8]\(2),
      I1 => \gc0.count_d1_reg[8]\(3),
      O => \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[8]\(3),
      I1 => \gc0.count_d1_reg[8]\(4),
      O => \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[8]\(4),
      I1 => \gc0.count_d1_reg[8]\(5),
      O => \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[8]\(5),
      I1 => \gc0.count_d1_reg[8]\(6),
      O => \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[8]\(6),
      I1 => \gc0.count_d1_reg[8]\(7),
      O => \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[8]\(7),
      I1 => \gc0.count_d1_reg[8]\(8),
      O => \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\,
      Q => rd_pntr_gc(0)
    );
\gnxpm_cdc.rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\,
      Q => rd_pntr_gc(1)
    );
\gnxpm_cdc.rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\,
      Q => rd_pntr_gc(2)
    );
\gnxpm_cdc.rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\,
      Q => rd_pntr_gc(3)
    );
\gnxpm_cdc.rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\,
      Q => rd_pntr_gc(4)
    );
\gnxpm_cdc.rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\,
      Q => rd_pntr_gc(5)
    );
\gnxpm_cdc.rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\,
      Q => rd_pntr_gc(6)
    );
\gnxpm_cdc.rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0\,
      Q => rd_pntr_gc(7)
    );
\gnxpm_cdc.rd_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => \gc0.count_d1_reg[8]\(8),
      Q => rd_pntr_gc(8)
    );
\gnxpm_cdc.wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(0),
      Q => \^wr_pntr_rd\(0)
    );
\gnxpm_cdc.wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(1),
      Q => \^wr_pntr_rd\(1)
    );
\gnxpm_cdc.wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(2),
      Q => \^wr_pntr_rd\(2)
    );
\gnxpm_cdc.wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(3),
      Q => \^wr_pntr_rd\(3)
    );
\gnxpm_cdc.wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(4),
      Q => \^wr_pntr_rd\(4)
    );
\gnxpm_cdc.wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(5),
      Q => \^wr_pntr_rd\(5)
    );
\gnxpm_cdc.wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(6),
      Q => \^wr_pntr_rd\(6)
    );
\gnxpm_cdc.wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => p_0_out,
      Q => \^wr_pntr_rd\(7)
    );
\gnxpm_cdc.wr_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => \out\,
      D => p_7_out(8),
      Q => \^wr_pntr_rd\(8)
    );
\gnxpm_cdc.wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(0),
      I1 => \gic0.gc0.count_d2_reg[8]\(1),
      O => bin2gray(0)
    );
\gnxpm_cdc.wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(1),
      I1 => \gic0.gc0.count_d2_reg[8]\(2),
      O => bin2gray(1)
    );
\gnxpm_cdc.wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(2),
      I1 => \gic0.gc0.count_d2_reg[8]\(3),
      O => bin2gray(2)
    );
\gnxpm_cdc.wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(3),
      I1 => \gic0.gc0.count_d2_reg[8]\(4),
      O => bin2gray(3)
    );
\gnxpm_cdc.wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(4),
      I1 => \gic0.gc0.count_d2_reg[8]\(5),
      O => bin2gray(4)
    );
\gnxpm_cdc.wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(5),
      I1 => \gic0.gc0.count_d2_reg[8]\(6),
      O => bin2gray(5)
    );
\gnxpm_cdc.wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(6),
      I1 => \gic0.gc0.count_d2_reg[8]\(7),
      O => bin2gray(6)
    );
\gnxpm_cdc.wr_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(7),
      I1 => \gic0.gc0.count_d2_reg[8]\(8),
      O => bin2gray(7)
    );
\gnxpm_cdc.wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(0),
      Q => wr_pntr_gc(0)
    );
\gnxpm_cdc.wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(1),
      Q => wr_pntr_gc(1)
    );
\gnxpm_cdc.wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(2),
      Q => wr_pntr_gc(2)
    );
\gnxpm_cdc.wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(3),
      Q => wr_pntr_gc(3)
    );
\gnxpm_cdc.wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(4),
      Q => wr_pntr_gc(4)
    );
\gnxpm_cdc.wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(5),
      Q => wr_pntr_gc(5)
    );
\gnxpm_cdc.wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(6),
      Q => wr_pntr_gc(6)
    );
\gnxpm_cdc.wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(7),
      Q => wr_pntr_gc(7)
    );
\gnxpm_cdc.wr_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => AR(0),
      D => \gic0.gc0.count_d2_reg[8]\(8),
      Q => wr_pntr_gc(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs__parameterized1\ is
  port (
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    ram_empty_i_reg_4 : out STD_LOGIC;
    ram_empty_i_reg_5 : out STD_LOGIC;
    ram_empty_i_reg_6 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gic0.gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs__parameterized1\ : entity is "clk_x_pntrs";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs__parameterized1\ is
  signal bin2gray : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7\ : STD_LOGIC;
  signal \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_8\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\ : STD_LOGIC;
  signal \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0\ : STD_LOGIC;
  signal gray2bin : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_4_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_6_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_7_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_8_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(1),
      I1 => Q(1),
      I2 => p_25_out(0),
      I3 => Q(0),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(1),
      I1 => \gic0.gc0.count_reg[7]\(1),
      I2 => p_25_out(0),
      I3 => \gic0.gc0.count_reg[7]\(0),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_24_out(1),
      I1 => \gc0.count_d1_reg[8]\(1),
      I2 => p_24_out(0),
      I3 => \gc0.count_d1_reg[8]\(0),
      O => ram_empty_i_reg_2
    );
\gmux.gm[0].gm1.m1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_24_out(1),
      I1 => \gc0.count_reg[7]\(1),
      I2 => p_24_out(0),
      I3 => \gc0.count_reg[7]\(0),
      O => ram_empty_i_reg_6
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(3),
      I1 => Q(3),
      I2 => p_25_out(2),
      I3 => Q(2),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(3),
      I1 => \gic0.gc0.count_reg[7]\(3),
      I2 => p_25_out(2),
      I3 => \gic0.gc0.count_reg[7]\(2),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => \gc0.count_d1_reg[8]\(3),
      I2 => p_24_out(2),
      I3 => \gc0.count_d1_reg[8]\(2),
      O => ram_empty_i_reg_1
    );
\gmux.gm[1].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_24_out(2),
      I1 => \gc0.count_reg[7]\(2),
      I2 => p_24_out(3),
      I3 => \gc0.count_reg[7]\(3),
      O => ram_empty_i_reg_5
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(5),
      I1 => Q(5),
      I2 => p_25_out(4),
      I3 => Q(4),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(5),
      I1 => \gic0.gc0.count_reg[7]\(5),
      I2 => p_25_out(4),
      I3 => \gic0.gc0.count_reg[7]\(4),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_24_out(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      I2 => p_24_out(5),
      I3 => \gc0.count_d1_reg[8]\(5),
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_24_out(4),
      I1 => \gc0.count_reg[7]\(4),
      I2 => p_24_out(5),
      I3 => \gc0.count_reg[7]\(5),
      O => ram_empty_i_reg_4
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(7),
      I1 => Q(7),
      I2 => p_25_out(6),
      I3 => Q(6),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_25_out(7),
      I1 => \gic0.gc0.count_reg[7]\(7),
      I2 => p_25_out(6),
      I3 => \gic0.gc0.count_reg[7]\(6),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_24_out(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      I2 => p_24_out(7),
      I3 => \gc0.count_d1_reg[8]\(7),
      O => ram_empty_i_reg
    );
\gmux.gm[3].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_24_out(6),
      I1 => \gc0.count_reg[7]\(6),
      I2 => p_24_out(7),
      I3 => \gc0.count_reg[7]\(7),
      O => ram_empty_i_reg_3
    );
\gnxpm_cdc.gsync_stage[1].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized12\
     port map (
      D(8 downto 0) => p_3_out(8 downto 0),
      Q(8 downto 0) => wr_pntr_gc(8 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk
    );
\gnxpm_cdc.gsync_stage[1].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized13\
     port map (
      AR(0) => AR(0),
      D(8 downto 0) => p_4_out(8 downto 0),
      Q(8 downto 0) => rd_pntr_gc(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
\gnxpm_cdc.gsync_stage[2].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized14\
     port map (
      D(8 downto 0) => p_5_out(8 downto 0),
      \Q_reg_reg[8]_0\(8 downto 0) => p_3_out(8 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk
    );
\gnxpm_cdc.gsync_stage[2].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized15\
     port map (
      AR(0) => AR(0),
      D(8 downto 0) => p_6_out(8 downto 0),
      \Q_reg_reg[8]_0\(8 downto 0) => p_4_out(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
\gnxpm_cdc.gsync_stage[3].rd_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized16\
     port map (
      D(8 downto 0) => p_5_out(8 downto 0),
      \Q_reg_reg[0]_0\ => \out\,
      \gnxpm_cdc.wr_pntr_bin_reg[7]\(7) => p_0_out,
      \gnxpm_cdc.wr_pntr_bin_reg[7]\(6 downto 0) => gray2bin(6 downto 0),
      \out\(0) => p_7_out(8),
      s_aclk => s_aclk
    );
\gnxpm_cdc.gsync_stage[3].wr_stg_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff__parameterized17\
     port map (
      AR(0) => AR(0),
      D(8 downto 0) => p_6_out(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(7) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(6) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(5) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(4) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(3) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(2) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(1) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7\,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(0) => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_8\,
      \out\(0) => p_8_out(8)
    );
\gnxpm_cdc.rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_8\,
      Q => p_25_out(0)
    );
\gnxpm_cdc.rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_7\,
      Q => p_25_out(1)
    );
\gnxpm_cdc.rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_6\,
      Q => p_25_out(2)
    );
\gnxpm_cdc.rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_5\,
      Q => p_25_out(3)
    );
\gnxpm_cdc.rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_4\,
      Q => p_25_out(4)
    );
\gnxpm_cdc.rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_3\,
      Q => p_25_out(5)
    );
\gnxpm_cdc.rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_2\,
      Q => p_25_out(6)
    );
\gnxpm_cdc.rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \gnxpm_cdc.gsync_stage[3].wr_stg_inst_n_1\,
      Q => p_25_out(7)
    );
\gnxpm_cdc.rd_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => p_8_out(8),
      Q => RD_PNTR_WR(0)
    );
\gnxpm_cdc.rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[8]\(0),
      I1 => \gc0.count_d1_reg[8]\(1),
      O => \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[8]\(1),
      I1 => \gc0.count_d1_reg[8]\(2),
      O => \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[8]\(2),
      I1 => \gc0.count_d1_reg[8]\(3),
      O => \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[8]\(3),
      I1 => \gc0.count_d1_reg[8]\(4),
      O => \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[8]\(4),
      I1 => \gc0.count_d1_reg[8]\(5),
      O => \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[8]\(5),
      I1 => \gc0.count_d1_reg[8]\(6),
      O => \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[8]\(6),
      I1 => \gc0.count_d1_reg[8]\(7),
      O => \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count_d1_reg[8]\(7),
      I1 => \gc0.count_d1_reg[8]\(8),
      O => \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0\
    );
\gnxpm_cdc.rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0\,
      Q => rd_pntr_gc(0)
    );
\gnxpm_cdc.rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0\,
      Q => rd_pntr_gc(1)
    );
\gnxpm_cdc.rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0\,
      Q => rd_pntr_gc(2)
    );
\gnxpm_cdc.rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0\,
      Q => rd_pntr_gc(3)
    );
\gnxpm_cdc.rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0\,
      Q => rd_pntr_gc(4)
    );
\gnxpm_cdc.rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0\,
      Q => rd_pntr_gc(5)
    );
\gnxpm_cdc.rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0\,
      Q => rd_pntr_gc(6)
    );
\gnxpm_cdc.rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0\,
      Q => rd_pntr_gc(7)
    );
\gnxpm_cdc.rd_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => \gc0.count_d1_reg[8]\(8),
      Q => rd_pntr_gc(8)
    );
\gnxpm_cdc.wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(0),
      Q => p_24_out(0)
    );
\gnxpm_cdc.wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(1),
      Q => p_24_out(1)
    );
\gnxpm_cdc.wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(2),
      Q => p_24_out(2)
    );
\gnxpm_cdc.wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(3),
      Q => p_24_out(3)
    );
\gnxpm_cdc.wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(4),
      Q => p_24_out(4)
    );
\gnxpm_cdc.wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(5),
      Q => p_24_out(5)
    );
\gnxpm_cdc.wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => gray2bin(6),
      Q => p_24_out(6)
    );
\gnxpm_cdc.wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => p_0_out,
      Q => p_24_out(7)
    );
\gnxpm_cdc.wr_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \out\,
      D => p_7_out(8),
      Q => WR_PNTR_RD(0)
    );
\gnxpm_cdc.wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(0),
      I1 => \gic0.gc0.count_d2_reg[8]\(1),
      O => bin2gray(0)
    );
\gnxpm_cdc.wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(1),
      I1 => \gic0.gc0.count_d2_reg[8]\(2),
      O => bin2gray(1)
    );
\gnxpm_cdc.wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(2),
      I1 => \gic0.gc0.count_d2_reg[8]\(3),
      O => bin2gray(2)
    );
\gnxpm_cdc.wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(3),
      I1 => \gic0.gc0.count_d2_reg[8]\(4),
      O => bin2gray(3)
    );
\gnxpm_cdc.wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(4),
      I1 => \gic0.gc0.count_d2_reg[8]\(5),
      O => bin2gray(4)
    );
\gnxpm_cdc.wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(5),
      I1 => \gic0.gc0.count_d2_reg[8]\(6),
      O => bin2gray(5)
    );
\gnxpm_cdc.wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(6),
      I1 => \gic0.gc0.count_d2_reg[8]\(7),
      O => bin2gray(6)
    );
\gnxpm_cdc.wr_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[8]\(7),
      I1 => \gic0.gc0.count_d2_reg[8]\(8),
      O => bin2gray(7)
    );
\gnxpm_cdc.wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(0),
      Q => wr_pntr_gc(0)
    );
\gnxpm_cdc.wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(1),
      Q => wr_pntr_gc(1)
    );
\gnxpm_cdc.wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(2),
      Q => wr_pntr_gc(2)
    );
\gnxpm_cdc.wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(3),
      Q => wr_pntr_gc(3)
    );
\gnxpm_cdc.wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(4),
      Q => wr_pntr_gc(4)
    );
\gnxpm_cdc.wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(5),
      Q => wr_pntr_gc(5)
    );
\gnxpm_cdc.wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(6),
      Q => wr_pntr_gc(6)
    );
\gnxpm_cdc.wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => bin2gray(7),
      Q => wr_pntr_gc(7)
    );
\gnxpm_cdc.wr_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      CLR => AR(0),
      D => \gic0.gc0.count_d2_reg[8]\(8),
      Q => wr_pntr_gc(8)
    );
\plusOp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_25_out(7),
      I1 => Q(7),
      O => S(3)
    );
\plusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_25_out(6),
      I1 => Q(6),
      O => S(2)
    );
\plusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_25_out(5),
      I1 => Q(5),
      O => S(1)
    );
\plusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_25_out(4),
      I1 => Q(4),
      O => S(0)
    );
plusOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_25_out(3),
      I1 => Q(3),
      O => \gdiff.diff_pntr_pad_reg[4]\(3)
    );
plusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_25_out(2),
      I1 => Q(2),
      O => \gdiff.diff_pntr_pad_reg[4]\(2)
    );
plusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_25_out(1),
      I1 => Q(1),
      O => \gdiff.diff_pntr_pad_reg[4]\(1)
    );
plusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_25_out(0),
      I1 => Q(0),
      O => \gdiff.diff_pntr_pad_reg[4]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized2\ is
  port (
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_2\ : out STD_LOGIC;
    \s_axi_bresp[1]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[7]\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]\ : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized2\ : entity is "memory";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized2\ is
  signal \gdm.dm_gen.dm_n_36\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_37\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_38\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_39\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_40\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_41\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_42\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_43\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_44\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dmem
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gc0.count_d1_reg[7]\(8 downto 0) => \gc0.count_d1_reg[7]\(8 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      \gic0.gc0.count_d2_reg[6]\ => \gic0.gc0.count_d2_reg[6]\,
      \gic0.gc0.count_d2_reg[7]\ => \gic0.gc0.count_d2_reg[7]\,
      \goreg_dm.dout_i_reg[8]\(8) => \gdm.dm_gen.dm_n_36\,
      \goreg_dm.dout_i_reg[8]\(7) => \gdm.dm_gen.dm_n_37\,
      \goreg_dm.dout_i_reg[8]\(6) => \gdm.dm_gen.dm_n_38\,
      \goreg_dm.dout_i_reg[8]\(5) => \gdm.dm_gen.dm_n_39\,
      \goreg_dm.dout_i_reg[8]\(4) => \gdm.dm_gen.dm_n_40\,
      \goreg_dm.dout_i_reg[8]\(3) => \gdm.dm_gen.dm_n_41\,
      \goreg_dm.dout_i_reg[8]\(2) => \gdm.dm_gen.dm_n_42\,
      \goreg_dm.dout_i_reg[8]\(1) => \gdm.dm_gen.dm_n_43\,
      \goreg_dm.dout_i_reg[8]\(0) => \gdm.dm_gen.dm_n_44\,
      \gpr1.dout_i_reg[0]_0\ => \gpr1.dout_i_reg[0]\,
      \gpr1.dout_i_reg[0]_1\ => \gpr1.dout_i_reg[0]_0\,
      \gpr1.dout_i_reg[0]_2\ => \gpr1.dout_i_reg[0]_1\,
      \gpr1.dout_i_reg[0]_3\ => \gpr1.dout_i_reg[0]_2\,
      \gpr1.dout_i_reg[1]_0\ => \gpr1.dout_i_reg[1]\,
      \gpr1.dout_i_reg[1]_1\ => \gpr1.dout_i_reg[1]_0\,
      \gpr1.dout_i_reg[1]_2\ => \gpr1.dout_i_reg[1]_1\,
      \gpr1.dout_i_reg[1]_3\ => \gpr1.dout_i_reg[1]_2\,
      \gpr1.dout_i_reg[2]_0\ => \gpr1.dout_i_reg[2]\,
      \gpr1.dout_i_reg[2]_1\ => \gpr1.dout_i_reg[2]_0\,
      \gpr1.dout_i_reg[2]_2\ => \gpr1.dout_i_reg[2]_1\,
      \gpr1.dout_i_reg[2]_3\ => \gpr1.dout_i_reg[2]_2\,
      \gpr1.dout_i_reg[3]_0\ => \gpr1.dout_i_reg[3]\,
      \gpr1.dout_i_reg[3]_1\ => \gpr1.dout_i_reg[3]_0\,
      \gpr1.dout_i_reg[3]_2\ => \gpr1.dout_i_reg[3]_1\,
      \gpr1.dout_i_reg[3]_3\ => \gpr1.dout_i_reg[3]_2\,
      \gpr1.dout_i_reg[4]_0\ => \gpr1.dout_i_reg[4]\,
      \gpr1.dout_i_reg[4]_1\ => \gpr1.dout_i_reg[4]_0\,
      \gpr1.dout_i_reg[4]_2\ => \gpr1.dout_i_reg[4]_1\,
      \gpr1.dout_i_reg[4]_3\ => \gpr1.dout_i_reg[4]_2\,
      \gpr1.dout_i_reg[5]_0\ => \gpr1.dout_i_reg[5]\,
      \gpr1.dout_i_reg[5]_1\ => \gpr1.dout_i_reg[5]_0\,
      \gpr1.dout_i_reg[5]_2\ => \gpr1.dout_i_reg[5]_1\,
      \gpr1.dout_i_reg[5]_3\ => \gpr1.dout_i_reg[5]_2\,
      \gpr1.dout_i_reg[6]_0\ => \gpr1.dout_i_reg[6]\,
      \gpr1.dout_i_reg[6]_1\ => \gpr1.dout_i_reg[6]_0\,
      \gpr1.dout_i_reg[6]_2\ => \gpr1.dout_i_reg[6]_1\,
      \gpr1.dout_i_reg[6]_3\ => \gpr1.dout_i_reg[6]_2\,
      \gpr1.dout_i_reg[7]_0\ => \gpr1.dout_i_reg[7]\,
      \gpr1.dout_i_reg[7]_1\ => \gpr1.dout_i_reg[7]_0\,
      \gpr1.dout_i_reg[7]_2\ => \gpr1.dout_i_reg[7]_1\,
      \gpr1.dout_i_reg[7]_3\ => \gpr1.dout_i_reg[7]_2\,
      \gpr1.dout_i_reg[8]_0\ => \gpr1.dout_i_reg[8]\,
      \gpr1.dout_i_reg[8]_1\ => \gpr1.dout_i_reg[8]_0\,
      \gpr1.dout_i_reg[8]_2\ => \gpr1.dout_i_reg[8]_1\,
      \gpr1.dout_i_reg[8]_3\ => \gpr1.dout_i_reg[8]_2\,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      s_aclk => s_aclk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => \gdm.dm_gen.dm_n_44\,
      Q => \s_axi_bresp[1]\(0)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => \gdm.dm_gen.dm_n_43\,
      Q => \s_axi_bresp[1]\(1)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => \gdm.dm_gen.dm_n_42\,
      Q => \s_axi_bresp[1]\(2)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => \gdm.dm_gen.dm_n_41\,
      Q => \s_axi_bresp[1]\(3)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => \gdm.dm_gen.dm_n_40\,
      Q => \s_axi_bresp[1]\(4)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => \gdm.dm_gen.dm_n_39\,
      Q => \s_axi_bresp[1]\(5)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => \gdm.dm_gen.dm_n_38\,
      Q => \s_axi_bresp[1]\(6)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => \gdm.dm_gen.dm_n_37\,
      Q => \s_axi_bresp[1]\(7)
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => \gdm.dm_gen.dm_n_36\,
      Q => \s_axi_bresp[1]\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
  port (
    \out\ : out STD_LOGIC;
    fwft_rst_done_q : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[51]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \slot_select_reg[1]\ : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    \mux_by_4.data_count_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    tdm_user_data_ready : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[1]\ : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_phy_ready : in STD_LOGIC;
    \ctrl_info_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
  signal \^gc0.count_d1_reg[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
  \gc0.count_d1_reg[7]\(0) <= \^gc0.count_d1_reg[7]\(0);
\gr1.gr1_int.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_101
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      \Q_reg_reg[0]\ => \Q_reg_reg[0]\,
      \Q_reg_reg[0]_0\ => \Q_reg_reg[0]_0\,
      SR(0) => SR(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \ctrl_info_reg[0]\(0) => \ctrl_info_reg[0]\(0),
      fwft_rst_done_q => fwft_rst_done_q,
      \gc0.count_d1_reg[7]\(0) => \^gc0.count_d1_reg[7]\(0),
      \goreg_bm.dout_i_reg[51]\(0) => \goreg_bm.dout_i_reg[51]\(0),
      \mux_by_4.data_count_reg[3]\ => \mux_by_4.data_count_reg[3]\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      \out\ => \out\,
      ram_empty_fb_i_reg => p_2_out,
      slot_select(0) => slot_select(0),
      \slot_select_reg[1]\ => \slot_select_reg[1]\,
      tdm_user_data_ready => tdm_user_data_ready,
      tx_phy_ready => tx_phy_ready
    );
\gras.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as
     port map (
      \Q_reg_reg[0]\ => \Q_reg_reg[0]\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gnxpm_cdc.wr_pntr_bin_reg[7]\ => rpntr_n_0,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      \out\ => p_2_out
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7 downto 0),
      E(0) => \^gc0.count_d1_reg[7]\(0),
      Q(7 downto 0) => \gc0.count_d1_reg[7]_0\(7 downto 0),
      \Q_reg_reg[0]\ => \Q_reg_reg[0]\,
      WR_PNTR_RD(7 downto 0) => WR_PNTR_RD(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_reg[1]_0\ => \gc0.count_reg[1]\,
      \gc0.count_reg[3]_0\ => \gc0.count_reg[3]\,
      ram_empty_i_reg => rpntr_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_115 is
  port (
    \out\ : out STD_LOGIC;
    fwft_rst_done_q : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[51]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    next_int_ch2_ready : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    \mux_by_4.data_count_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    tdm_user_data_ready : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[1]\ : in STD_LOGIC;
    \gc0.count_reg[7]\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_phy_ready : in STD_LOGIC;
    \ctrl_info_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \auto_neg_intr_gen.send_ch0_reg\ : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_115 : entity is "rd_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_115;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_115 is
  signal \^gc0.count_d1_reg[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
  \gc0.count_d1_reg[7]\(0) <= \^gc0.count_d1_reg[7]\(0);
\gr1.gr1_int.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_157
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      \Q_reg_reg[0]\ => \Q_reg_reg[0]\,
      \Q_reg_reg[0]_0\ => \Q_reg_reg[0]_0\,
      SR(0) => SR(0),
      \auto_neg_intr_gen.send_ch0_reg\ => \auto_neg_intr_gen.send_ch0_reg\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \ctrl_info_reg[1]\(0) => \ctrl_info_reg[1]\(0),
      empty_fwft_i_reg_0 => empty_fwft_i_reg,
      fwft_rst_done_q => fwft_rst_done_q,
      \gc0.count_d1_reg[7]\(0) => \^gc0.count_d1_reg[7]\(0),
      \goreg_bm.dout_i_reg[51]\(0) => \goreg_bm.dout_i_reg[51]\(0),
      \mux_by_4.data_count_reg[3]\ => \mux_by_4.data_count_reg[3]\,
      next_int_ch2_ready => next_int_ch2_ready,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      \out\ => \out\,
      ram_empty_fb_i_reg => p_2_out,
      s_ready_i_reg => s_ready_i_reg,
      slot_select(0) => slot_select(0),
      tdm_user_data_ready => tdm_user_data_ready,
      tx_phy_ready => tx_phy_ready
    );
\gras.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as_158
     port map (
      \Q_reg_reg[0]\ => \Q_reg_reg[0]\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gnxpm_cdc.wr_pntr_bin_reg[6]\ => rpntr_n_0,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      \out\ => p_2_out
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_159
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7 downto 0),
      E(0) => \^gc0.count_d1_reg[7]\(0),
      Q(7 downto 0) => \gc0.count_d1_reg[7]_0\(7 downto 0),
      \Q_reg_reg[0]\ => \Q_reg_reg[0]\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_reg[1]_0\ => \gc0.count_reg[1]\,
      \gc0.count_reg[7]_0\ => \gc0.count_reg[7]\,
      \gnxpm_cdc.wr_pntr_bin_reg[7]\(7 downto 0) => \gnxpm_cdc.wr_pntr_bin_reg[7]\(7 downto 0),
      ram_empty_i_reg => rpntr_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized2\ is
  port (
    s_axi_bvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.rd_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gnxpm_cdc.wr_pntr_bin_reg[6]\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized2\ : entity is "rd_logic";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized2\ is
  signal \^gc0.count_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gr1.gr1_int.rfwft_n_3\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
begin
  \gc0.count_reg[0]\(0) <= \^gc0.count_reg[0]\(0);
\gr1.gr1_int.rfwft\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft__parameterized0\
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      \gc0.count_reg[0]\(0) => \^gc0.count_reg[0]\(0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gr1.gr1_int.rfwft_n_3\,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid
    );
\gras.rsts\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized2\
     port map (
      AR(0) => AR(0),
      \gnxpm_cdc.wr_pntr_bin_reg[6]\ => \gnxpm_cdc.wr_pntr_bin_reg[6]\,
      \out\ => p_2_out,
      s_aclk => s_aclk
    );
rpntr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized2\
     port map (
      AR(0) => AR(0),
      E(0) => \^gc0.count_reg[0]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      WR_PNTR_RD(3 downto 0) => WR_PNTR_RD(3 downto 0),
      \gc0.count_reg[3]_0\ => \gc0.count_reg[3]\,
      \gnxpm_cdc.rd_pntr_gc_reg[7]\(7 downto 0) => \gnxpm_cdc.rd_pntr_gc_reg[7]\(7 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\ => \gr1.gr1_int.rfwft_n_3\,
      \out\ => p_2_out,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnxpm_cdc.wr_pntr_bin_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[8]\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized0\ : entity is "rd_status_flags_as";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized0\ is
  signal c0_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized0\
     port map (
      E(0) => E(0),
      comp1 => comp1,
      \gnxpm_cdc.wr_pntr_bin_reg[8]\ => \gnxpm_cdc.wr_pntr_bin_reg[8]\,
      ram_empty_fb_i_reg => c0_n_0,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
c1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized1\
     port map (
      comp1 => comp1,
      \gc0.count_reg[8]\ => \gc0.count_reg[8]\,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => c0_n_0,
      Q => ram_empty_fb_i,
      S => \Q_reg_reg[0]\
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => c0_n_0,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized1\ is
  port (
    comp0 : out STD_LOGIC;
    comp1 : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[1]\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[3]\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[4]\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[1]_0\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[2]\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[4]_0\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[6]_0\ : in STD_LOGIC;
    \gc0.count_reg[8]\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized1\ : entity is "rd_status_flags_as";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized1\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized4\
     port map (
      comp0 => comp0,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \gnxpm_cdc.wr_pntr_bin_reg[1]\ => \gnxpm_cdc.wr_pntr_bin_reg[1]\,
      \gnxpm_cdc.wr_pntr_bin_reg[3]\ => \gnxpm_cdc.wr_pntr_bin_reg[3]\,
      \gnxpm_cdc.wr_pntr_bin_reg[4]\ => \gnxpm_cdc.wr_pntr_bin_reg[4]\,
      \gnxpm_cdc.wr_pntr_bin_reg[6]\ => \gnxpm_cdc.wr_pntr_bin_reg[6]\
    );
c1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized5\
     port map (
      comp1 => comp1,
      \gc0.count_reg[8]\ => \gc0.count_reg[8]\,
      \gnxpm_cdc.wr_pntr_bin_reg[1]\ => \gnxpm_cdc.wr_pntr_bin_reg[1]_0\,
      \gnxpm_cdc.wr_pntr_bin_reg[2]\ => \gnxpm_cdc.wr_pntr_bin_reg[2]\,
      \gnxpm_cdc.wr_pntr_bin_reg[4]\ => \gnxpm_cdc.wr_pntr_bin_reg[4]_0\,
      \gnxpm_cdc.wr_pntr_bin_reg[6]\ => \gnxpm_cdc.wr_pntr_bin_reg[6]_0\
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \gpregsm1.curr_fwft_state_reg[0]\,
      Q => ram_empty_fb_i,
      S => \Q_reg_reg[0]\
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \gpregsm1.curr_fwft_state_reg[0]\,
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \gpregsm1.user_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwft_rst_done.fwft_rst_done_reg\ : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    fwft_rst_done_q : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    ram_full_fb_i_reg_2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \arst_sync_q[1]_44\ : STD_LOGIC;
  signal \arst_sync_q[2]_45\ : STD_LOGIC;
  signal \arst_sync_q[3]_46\ : STD_LOGIC;
  signal \arst_sync_q[4]_47\ : STD_LOGIC;
  signal \arst_sync_q[5]_48\ : STD_LOGIC;
  signal fifo_rrst_done : STD_LOGIC;
  signal fifo_wrst_done : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft\ : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst_n_3\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_4\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_2\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal rd_rst_active : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_comb : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal \rrst_q[1]_49\ : STD_LOGIC;
  signal \rrst_q[2]_52\ : STD_LOGIC;
  signal \rrst_q[4]_57\ : STD_LOGIC;
  signal \rrst_wr_q[1]_50\ : STD_LOGIC;
  signal \rrst_wr_q[2]_53\ : STD_LOGIC;
  signal \rrst_wr_q[3]_55\ : STD_LOGIC;
  signal \rrst_wr_q[4]_58\ : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_i_q : STD_LOGIC;
  signal sckt_wrst_i : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_busy_i2_out : STD_LOGIC;
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  signal \wrst_ext_q[1]_51\ : STD_LOGIC;
  signal \wrst_ext_q[2]_54\ : STD_LOGIC;
  signal \wrst_ext_q[3]_56\ : STD_LOGIC;
  signal \wrst_ext_q[4]_59\ : STD_LOGIC;
  signal \wrst_ext_q[5]_61\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "no";
begin
  SR(0) <= \^sr\(0);
  \out\ <= \^out\;
  ram_empty_i_reg(1) <= rd_rst_reg(2);
  ram_empty_i_reg(0) <= rd_rst_reg(0);
  ram_full_fb_i_reg <= rst_d3;
  ram_full_i_reg <= rst_d2;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => wr_rst_busy_i2_out,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^sr\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff
     port map (
      \Q_reg_reg[0]_0\ => \arst_sync_q[1]_44\,
      \out\ => rst_wr_reg2,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_1
     port map (
      \Q_reg_reg[0]_0\ => \arst_sync_q[1]_44\,
      \out\ => \arst_sync_q[2]_45\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_2
     port map (
      \Q_reg_reg[0]_0\ => \arst_sync_q[3]_46\,
      \out\ => \arst_sync_q[2]_45\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_3
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0),
      \Q_reg_reg[0]_0\ => \arst_sync_q[3]_46\,
      \Q_reg_reg[0]_1\ => \arst_sync_q[5]_48\,
      \Q_reg_reg[0]_2\ => \arst_sync_q[2]_45\,
      comp1 => comp1,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_d3,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst_n_3\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_2\,
      \out\ => \arst_sync_q[4]_47\,
      ram_full_fb_i_reg => ram_full_fb_i_reg_0,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_1,
      ram_full_fb_i_reg_1 => ram_full_fb_i_reg_2,
      ram_full_i_reg => ram_full_i_reg_0,
      s_aclk => s_aclk,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      sckt_wr_rst_i_q => sckt_wr_rst_i_q,
      wr_rst_busy_i2_out => wr_rst_busy_i2_out
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_4
     port map (
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ => \arst_sync_q[5]_48\,
      \out\ => \arst_sync_q[4]_47\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_0\,
      Q => fifo_rrst_done,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1\,
      Q => fifo_wrst_done,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_5
     port map (
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      in0(0) => sckt_wrst_i,
      \out\ => \rrst_q[1]_49\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_6
     port map (
      \Q_reg_reg[0]_0\ => \rrst_wr_q[1]_50\,
      \out\ => \^out\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_7
     port map (
      in0(0) => sckt_wrst_i,
      \out\ => \wrst_ext_q[1]_51\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_8
     port map (
      \Q_reg_reg[0]_0\ => \rrst_q[2]_52\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \rrst_q[1]_49\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_9
     port map (
      \Q_reg_reg[0]_0\ => \rrst_wr_q[1]_50\,
      \out\ => \rrst_wr_q[2]_53\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_10
     port map (
      \Q_reg_reg[0]_0\ => \wrst_ext_q[2]_54\,
      \out\ => \wrst_ext_q[1]_51\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_11
     port map (
      E(0) => E(0),
      \Q_reg_reg[0]_0\ => \rrst_q[2]_52\,
      \Q_reg_reg[0]_1\ => p_14_out,
      \Q_reg_reg[0]_2\ => p_12_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      fwft_rst_done_q => fwft_rst_done_q,
      \gfwft_rst_done.fwft_rst_done_reg\ => \gfwft_rst_done.fwft_rst_done_reg\,
      \gpregsm1.user_valid_reg\(0) => \gpregsm1.user_valid_reg\(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_4\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0\,
      \out\ => \^out\,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      rd_rst_active => rd_rst_active,
      sckt_rd_rst_fwft => \gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft\,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_12
     port map (
      \Q_reg_reg[0]_0\ => \rrst_wr_q[3]_55\,
      \out\ => \rrst_wr_q[2]_53\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_13
     port map (
      \Q_reg_reg[0]_0\ => \wrst_ext_q[2]_54\,
      \out\ => \wrst_ext_q[3]_56\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_14
     port map (
      \Q_reg_reg[0]_0\ => \rrst_q[4]_57\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \^out\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_15
     port map (
      \Q_reg_reg[0]_0\ => \rrst_wr_q[3]_55\,
      \out\ => \rrst_wr_q[4]_58\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_16
     port map (
      \Q_reg_reg[0]_0\ => \wrst_ext_q[4]_59\,
      \out\ => \wrst_ext_q[3]_56\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_17
     port map (
      \Q_reg_reg[0]_0\ => \rrst_q[4]_57\,
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_18
     port map (
      \Q_reg_reg[0]_0\ => \wrst_ext_q[5]_61\,
      \Q_reg_reg[0]_1\ => \arst_sync_q[5]_48\,
      fifo_rrst_done => fifo_rrst_done,
      fifo_wrst_done => fifo_wrst_done,
      \grstd1.grst_full.grst_f.rst_d1_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_2\,
      in0(0) => sckt_wrst_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_0\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_1\,
      \out\ => \rrst_wr_q[4]_58\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_19
     port map (
      \Q_reg_reg[0]_0\ => \wrst_ext_q[4]_59\,
      fifo_rrst_done => fifo_rrst_done,
      fifo_wrst_done => fifo_wrst_done,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1\,
      \out\ => \wrst_ext_q[5]_61\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst_n_3\,
      Q => \^sr\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => wr_rst_busy_i2_out,
      Q => sckt_wr_rst_i_q,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_1\,
      Q => sckt_wrst_i,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3\,
      Q => rd_rst_active,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_4\,
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \^out\,
      Q => \gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_20
     port map (
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      in0(0) => rd_rst_asreg,
      \out\ => p_10_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_21
     port map (
      in0(0) => wr_rst_asreg,
      \out\ => p_11_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_22
     port map (
      \Q_reg_reg[0]_0\ => p_12_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => p_10_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_23
     port map (
      \Q_reg_reg[0]_0\ => p_13_out,
      \out\ => p_11_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_24
     port map (
      \Q_reg_reg[0]_0\ => p_12_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => p_14_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_25
     port map (
      \Q_reg_reg[0]_0\ => p_13_out,
      \out\ => p_15_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_26
     port map (
      \Q_reg_reg[0]_0\ => p_16_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      in0(0) => rd_rst_asreg,
      \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1\,
      \out\ => p_14_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_27
     port map (
      \Q_reg_reg[0]_0\ => p_17_out,
      in0(0) => wr_rst_asreg,
      \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1\,
      \out\ => p_15_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_28
     port map (
      AS(0) => rd_rst_comb,
      \Q_reg_reg[0]_0\ => p_16_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      in0(0) => rd_rst_asreg,
      rd_rst_active => rd_rst_active
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_29
     port map (
      AS(0) => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0\,
      \Q_reg_reg[0]_0\ => p_17_out,
      in0(0) => wr_rst_asreg,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => rd_rst_comb,
      Q => rd_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => rd_rst_comb,
      Q => rd_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => rd_rst_comb,
      Q => rd_rst_reg(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => br_fifo_reset,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => br_fifo_reset,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => br_fifo_reset,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => br_fifo_reset,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0\,
      Q => wr_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0\,
      Q => wr_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0\,
      Q => wr_rst_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo_118 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    wr_rst_busy_i2_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \gpregsm1.user_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwft_rst_done.fwft_rst_done_reg\ : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    fwft_rst_done_q : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo_118 : entity is "reset_blk_ramfifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo_118;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo_118 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \arst_sync_q[1]_23\ : STD_LOGIC;
  signal \arst_sync_q[2]_24\ : STD_LOGIC;
  signal \arst_sync_q[3]_25\ : STD_LOGIC;
  signal \arst_sync_q[4]_26\ : STD_LOGIC;
  signal \arst_sync_q[5]_27\ : STD_LOGIC;
  signal fifo_rrst_done : STD_LOGIC;
  signal fifo_wrst_done : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft\ : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst_n_3\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_4\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_2\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal rd_rst_active : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_comb : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal \rrst_q[1]_28\ : STD_LOGIC;
  signal \rrst_q[2]_31\ : STD_LOGIC;
  signal \rrst_q[4]_36\ : STD_LOGIC;
  signal \rrst_wr_q[1]_29\ : STD_LOGIC;
  signal \rrst_wr_q[2]_32\ : STD_LOGIC;
  signal \rrst_wr_q[3]_34\ : STD_LOGIC;
  signal \rrst_wr_q[4]_37\ : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_i_q : STD_LOGIC;
  signal sckt_wrst_i : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal \^wr_rst_busy_i2_out\ : STD_LOGIC;
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  signal \wrst_ext_q[1]_30\ : STD_LOGIC;
  signal \wrst_ext_q[2]_33\ : STD_LOGIC;
  signal \wrst_ext_q[3]_35\ : STD_LOGIC;
  signal \wrst_ext_q[4]_38\ : STD_LOGIC;
  signal \wrst_ext_q[5]_40\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "no";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ <= rst_d3;
  SR(0) <= \^sr\(0);
  \out\ <= \^out\;
  ram_empty_i_reg(1) <= rd_rst_reg(2);
  ram_empty_i_reg(0) <= rd_rst_reg(0);
  ram_full_i_reg <= rst_d2;
  wr_rst_busy_i2_out <= \^wr_rst_busy_i2_out\;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \^wr_rst_busy_i2_out\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^sr\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_119
     port map (
      \Q_reg_reg[0]_0\ => \arst_sync_q[1]_23\,
      \out\ => rst_wr_reg2,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_120
     port map (
      \Q_reg_reg[0]_0\ => \arst_sync_q[1]_23\,
      \out\ => \arst_sync_q[2]_24\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_121
     port map (
      \Q_reg_reg[0]_0\ => \arst_sync_q[3]_25\,
      \out\ => \arst_sync_q[2]_24\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_122
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(0),
      \Q_reg_reg[0]_0\ => \arst_sync_q[3]_25\,
      \Q_reg_reg[0]_1\ => \arst_sync_q[5]_27\,
      \Q_reg_reg[0]_2\ => \arst_sync_q[2]_24\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_d3,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst_n_3\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\ => \^wr_rst_busy_i2_out\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_2\,
      \out\ => \arst_sync_q[4]_26\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg_0,
      s_aclk => s_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      sckt_wr_rst_i_q => sckt_wr_rst_i_q
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_123
     port map (
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ => \arst_sync_q[5]_27\,
      \out\ => \arst_sync_q[4]_26\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_0\,
      Q => fifo_rrst_done,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1\,
      Q => fifo_wrst_done,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_124
     port map (
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      in0(0) => sckt_wrst_i,
      \out\ => \rrst_q[1]_28\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_125
     port map (
      \Q_reg_reg[0]_0\ => \rrst_wr_q[1]_29\,
      \out\ => \^out\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_126
     port map (
      in0(0) => sckt_wrst_i,
      \out\ => \wrst_ext_q[1]_30\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_127
     port map (
      \Q_reg_reg[0]_0\ => \rrst_q[2]_31\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \rrst_q[1]_28\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_128
     port map (
      \Q_reg_reg[0]_0\ => \rrst_wr_q[1]_29\,
      \out\ => \rrst_wr_q[2]_32\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_129
     port map (
      \Q_reg_reg[0]_0\ => \wrst_ext_q[2]_33\,
      \out\ => \wrst_ext_q[1]_30\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_130
     port map (
      E(0) => E(0),
      \Q_reg_reg[0]_0\ => \rrst_q[2]_31\,
      \Q_reg_reg[0]_1\ => p_14_out,
      \Q_reg_reg[0]_2\ => p_12_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      fwft_rst_done_q => fwft_rst_done_q,
      \gfwft_rst_done.fwft_rst_done_reg\ => \gfwft_rst_done.fwft_rst_done_reg\,
      \gpregsm1.user_valid_reg\(0) => \gpregsm1.user_valid_reg\(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_4\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0\,
      \out\ => \^out\,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      rd_rst_active => rd_rst_active,
      sckt_rd_rst_fwft => \gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft\,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_131
     port map (
      \Q_reg_reg[0]_0\ => \rrst_wr_q[3]_34\,
      \out\ => \rrst_wr_q[2]_32\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_132
     port map (
      \Q_reg_reg[0]_0\ => \wrst_ext_q[2]_33\,
      \out\ => \wrst_ext_q[3]_35\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_133
     port map (
      \Q_reg_reg[0]_0\ => \rrst_q[4]_36\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \^out\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_134
     port map (
      \Q_reg_reg[0]_0\ => \rrst_wr_q[3]_34\,
      \out\ => \rrst_wr_q[4]_37\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_135
     port map (
      \Q_reg_reg[0]_0\ => \wrst_ext_q[4]_38\,
      \out\ => \wrst_ext_q[3]_35\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_136
     port map (
      \Q_reg_reg[0]_0\ => \rrst_q[4]_36\,
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_137
     port map (
      \Q_reg_reg[0]_0\ => \wrst_ext_q[5]_40\,
      \Q_reg_reg[0]_1\ => \arst_sync_q[5]_27\,
      fifo_rrst_done => fifo_rrst_done,
      fifo_wrst_done => fifo_wrst_done,
      in0(0) => sckt_wrst_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_0\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_2\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_1\,
      \out\ => \rrst_wr_q[4]_37\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_138
     port map (
      \Q_reg_reg[0]_0\ => \wrst_ext_q[4]_38\,
      fifo_rrst_done => fifo_rrst_done,
      fifo_wrst_done => fifo_wrst_done,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1\,
      \out\ => \wrst_ext_q[5]_40\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst_n_3\,
      Q => \^sr\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \^wr_rst_busy_i2_out\,
      Q => sckt_wr_rst_i_q,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_1\,
      Q => sckt_wrst_i,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3\,
      Q => rd_rst_active,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_4\,
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \^out\,
      Q => \gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_139
     port map (
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      in0(0) => rd_rst_asreg,
      \out\ => p_10_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_140
     port map (
      in0(0) => wr_rst_asreg,
      \out\ => p_11_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_141
     port map (
      \Q_reg_reg[0]_0\ => p_12_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => p_10_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_142
     port map (
      \Q_reg_reg[0]_0\ => p_13_out,
      \out\ => p_11_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_143
     port map (
      \Q_reg_reg[0]_0\ => p_12_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => p_14_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_144
     port map (
      \Q_reg_reg[0]_0\ => p_13_out,
      \out\ => p_15_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_145
     port map (
      \Q_reg_reg[0]_0\ => p_16_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      in0(0) => rd_rst_asreg,
      \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1\,
      \out\ => p_14_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_146
     port map (
      \Q_reg_reg[0]_0\ => p_17_out,
      in0(0) => wr_rst_asreg,
      \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1\,
      \out\ => p_15_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_147
     port map (
      AS(0) => rd_rst_comb,
      \Q_reg_reg[0]_0\ => p_16_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      in0(0) => rd_rst_asreg,
      rd_rst_active => rd_rst_active
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_148
     port map (
      AS(0) => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0\,
      \Q_reg_reg[0]_0\ => p_17_out,
      in0(0) => wr_rst_asreg,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => rd_rst_comb,
      Q => rd_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => rd_rst_comb,
      Q => rd_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => rd_rst_comb,
      Q => rd_rst_reg(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => br_fifo_reset,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => br_fifo_reset,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => br_fifo_reset,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => br_fifo_reset,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0\,
      Q => wr_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0\,
      Q => wr_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0\,
      Q => wr_rst_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo_30 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \tdm_data_out_reg[2]\ : out STD_LOGIC;
    wr_rst_busy_i2_out : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gdiff.diff_pntr_pad_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwft_rst_done.fwft_rst_done_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    rd_ch_data_valid : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    prog_full_int : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    fwft_rst_done_q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo_30 : entity is "reset_blk_ramfifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo_30 is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \arst_sync_q[1]_65\ : STD_LOGIC;
  signal \arst_sync_q[2]_66\ : STD_LOGIC;
  signal \arst_sync_q[3]_67\ : STD_LOGIC;
  signal \arst_sync_q[4]_68\ : STD_LOGIC;
  signal \arst_sync_q[5]_69\ : STD_LOGIC;
  signal fifo_rrst_done : STD_LOGIC;
  signal fifo_wrst_done : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft\ : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_3\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_4\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_5\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal rd_rst_active : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_comb : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal \rrst_q[1]_70\ : STD_LOGIC;
  signal \rrst_q[2]_73\ : STD_LOGIC;
  signal \rrst_q[4]_78\ : STD_LOGIC;
  signal \rrst_wr_q[1]_71\ : STD_LOGIC;
  signal \rrst_wr_q[2]_74\ : STD_LOGIC;
  signal \rrst_wr_q[3]_76\ : STD_LOGIC;
  signal \rrst_wr_q[4]_79\ : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_i_q : STD_LOGIC;
  signal sckt_wrst_i : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal \^wr_rst_busy_i2_out\ : STD_LOGIC;
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  signal \wrst_ext_q[1]_72\ : STD_LOGIC;
  signal \wrst_ext_q[2]_75\ : STD_LOGIC;
  signal \wrst_ext_q[3]_77\ : STD_LOGIC;
  signal \wrst_ext_q[4]_80\ : STD_LOGIC;
  signal \wrst_ext_q[5]_82\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "no";
begin
  AR(0) <= \^ar\(0);
  \out\ <= \^out\;
  ram_empty_i_reg(1) <= rd_rst_reg(2);
  ram_empty_i_reg(0) <= rd_rst_reg(0);
  ram_full_i_reg <= rst_d2;
  \tdm_data_out_reg[2]\ <= rst_d3;
  wr_rst_busy_i2_out <= \^wr_rst_busy_i2_out\;
\gdiff.diff_pntr_pad[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ar\(0),
      I1 => wr_rst_reg(1),
      O => \gdiff.diff_pntr_pad_reg[2]\(0)
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \^wr_rst_busy_i2_out\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rst_d2,
      O => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_31
     port map (
      \Q_reg_reg[0]_0\ => \arst_sync_q[1]_65\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_32
     port map (
      \Q_reg_reg[0]_0\ => \arst_sync_q[1]_65\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \arst_sync_q[2]_66\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_33
     port map (
      \Q_reg_reg[0]_0\ => \arst_sync_q[3]_67\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \arst_sync_q[2]_66\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_34
     port map (
      \Q_reg_reg[0]_0\ => \arst_sync_q[3]_67\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \arst_sync_q[4]_68\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_35
     port map (
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ => \arst_sync_q[5]_69\,
      \out\ => \arst_sync_q[4]_68\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_4\,
      Q => fifo_rrst_done,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1\,
      Q => fifo_wrst_done,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_36
     port map (
      in0(0) => sckt_wrst_i,
      \out\ => \rrst_q[1]_70\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_37
     port map (
      \Q_reg_reg[0]_0\ => \rrst_wr_q[1]_71\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \^out\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_38
     port map (
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      in0(0) => sckt_wrst_i,
      \out\ => \wrst_ext_q[1]_72\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_39
     port map (
      \Q_reg_reg[0]_0\ => \rrst_q[2]_73\,
      \out\ => \rrst_q[1]_70\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_40
     port map (
      \Q_reg_reg[0]_0\ => \rrst_wr_q[1]_71\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \rrst_wr_q[2]_74\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_41
     port map (
      \Q_reg_reg[0]_0\ => \wrst_ext_q[2]_75\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \wrst_ext_q[1]_72\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_42
     port map (
      E(0) => E(0),
      \Q_reg_reg[0]_0\ => \rrst_q[2]_73\,
      \Q_reg_reg[0]_1\ => p_14_out,
      \Q_reg_reg[0]_2\ => p_12_out,
      SR(0) => SR(0),
      fwft_rst_done_q => fwft_rst_done_q,
      \gfwft_rst_done.fwft_rst_done_reg\ => \gfwft_rst_done.fwft_rst_done_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0\,
      \out\ => \^out\,
      rd_rst_active => rd_rst_active,
      s_aclk => s_aclk,
      sckt_rd_rst_fwft => \gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_43
     port map (
      \Q_reg_reg[0]_0\ => \rrst_wr_q[3]_76\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \rrst_wr_q[2]_74\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_44
     port map (
      \Q_reg_reg[0]_0\ => \wrst_ext_q[2]_75\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \wrst_ext_q[3]_77\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_45
     port map (
      \Q_reg_reg[0]_0\ => \rrst_q[4]_78\,
      \out\ => \^out\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_46
     port map (
      \Q_reg_reg[0]_0\ => \rrst_wr_q[3]_76\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \rrst_wr_q[4]_79\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_47
     port map (
      \Q_reg_reg[0]_0\ => \wrst_ext_q[4]_80\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \wrst_ext_q[3]_77\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_48
     port map (
      \Q_reg_reg[0]_0\ => \rrst_q[4]_78\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_49
     port map (
      D(0) => D(0),
      \Q_reg_reg[0]_0\ => \arst_sync_q[4]_68\,
      \Q_reg_reg[0]_1\ => \arst_sync_q[2]_66\,
      \Q_reg_reg[0]_2\ => \arst_sync_q[5]_69\,
      \Q_reg_reg[0]_3\ => \arst_sync_q[3]_67\,
      \Q_reg_reg[0]_4\ => \wrst_ext_q[5]_82\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      fifo_rrst_done => fifo_rrst_done,
      fifo_wrst_done => fifo_wrst_done,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_d3,
      in0(0) => sckt_wrst_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_4\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_3\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\ => \^wr_rst_busy_i2_out\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_5\,
      \out\ => \rrst_wr_q[4]_79\,
      prog_full_int => prog_full_int,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0,
      ram_full_i_reg => ram_full_i_reg_0,
      rd_ch_data_valid => rd_ch_data_valid,
      sckt_wr_rst_i_q => sckt_wr_rst_i_q
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_50
     port map (
      \Q_reg_reg[0]_0\ => \wrst_ext_q[4]_80\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      fifo_rrst_done => fifo_rrst_done,
      fifo_wrst_done => fifo_wrst_done,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1\,
      \out\ => \wrst_ext_q[5]_82\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_3\,
      Q => \^ar\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \^wr_rst_busy_i2_out\,
      Q => sckt_wr_rst_i_q,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_5\,
      Q => sckt_wrst_i,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1\,
      Q => rd_rst_active,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2\,
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \^out\,
      Q => \gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_51
     port map (
      in0(0) => rd_rst_asreg,
      \out\ => p_10_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_52
     port map (
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      in0(0) => wr_rst_asreg,
      \out\ => p_11_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_53
     port map (
      \Q_reg_reg[0]_0\ => p_12_out,
      \out\ => p_10_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_54
     port map (
      \Q_reg_reg[0]_0\ => p_13_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => p_11_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_55
     port map (
      \Q_reg_reg[0]_0\ => p_12_out,
      \out\ => p_14_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_56
     port map (
      \Q_reg_reg[0]_0\ => p_13_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => p_15_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_57
     port map (
      \Q_reg_reg[0]_0\ => p_16_out,
      in0(0) => rd_rst_asreg,
      \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1\,
      \out\ => p_14_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_58
     port map (
      \Q_reg_reg[0]_0\ => p_17_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      in0(0) => wr_rst_asreg,
      \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1\,
      \out\ => p_15_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_59
     port map (
      AS(0) => rd_rst_comb,
      \Q_reg_reg[0]_0\ => p_16_out,
      in0(0) => rd_rst_asreg,
      rd_rst_active => rd_rst_active,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_60
     port map (
      AS(0) => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0\,
      \Q_reg_reg[0]_0\ => p_17_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      in0(0) => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => rd_rst_comb,
      Q => rd_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => rd_rst_comb,
      Q => rd_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => rd_rst_comb,
      Q => rd_rst_reg(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => br_fifo_reset,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => br_fifo_reset,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => br_fifo_reset,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => br_fifo_reset,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0\,
      Q => wr_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0\,
      Q => wr_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0\,
      Q => wr_rst_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo_70 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    wr_rst_busy_i2_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \gpregsm1.user_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwft_rst_done.fwft_rst_done_reg\ : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    fwft_rst_done_q : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg_0 : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo_70 : entity is "reset_blk_ramfifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo_70 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \arst_sync_q[1]_2\ : STD_LOGIC;
  signal \arst_sync_q[2]_3\ : STD_LOGIC;
  signal \arst_sync_q[3]_4\ : STD_LOGIC;
  signal \arst_sync_q[4]_5\ : STD_LOGIC;
  signal \arst_sync_q[5]_6\ : STD_LOGIC;
  signal fifo_rrst_done : STD_LOGIC;
  signal fifo_wrst_done : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft\ : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst_n_3\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_4\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_2\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal rd_rst_active : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_comb : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal \rrst_q[1]_7\ : STD_LOGIC;
  signal \rrst_q[2]_10\ : STD_LOGIC;
  signal \rrst_q[4]_15\ : STD_LOGIC;
  signal \rrst_wr_q[1]_8\ : STD_LOGIC;
  signal \rrst_wr_q[2]_11\ : STD_LOGIC;
  signal \rrst_wr_q[3]_13\ : STD_LOGIC;
  signal \rrst_wr_q[4]_16\ : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_i_q : STD_LOGIC;
  signal sckt_wrst_i : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  signal \^wr_rst_busy_i2_out\ : STD_LOGIC;
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  signal \wrst_ext_q[1]_9\ : STD_LOGIC;
  signal \wrst_ext_q[2]_12\ : STD_LOGIC;
  signal \wrst_ext_q[3]_14\ : STD_LOGIC;
  signal \wrst_ext_q[4]_17\ : STD_LOGIC;
  signal \wrst_ext_q[5]_19\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "no";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ <= rst_d3;
  SR(0) <= \^sr\(0);
  \out\ <= \^out\;
  ram_empty_i_reg(1) <= rd_rst_reg(2);
  ram_empty_i_reg(0) <= rd_rst_reg(0);
  ram_full_i_reg <= rst_d2;
  wr_rst_busy_i2_out <= \^wr_rst_busy_i2_out\;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \^wr_rst_busy_i2_out\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^sr\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_71
     port map (
      \Q_reg_reg[0]_0\ => \arst_sync_q[1]_2\,
      \out\ => rst_wr_reg2,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_72
     port map (
      \Q_reg_reg[0]_0\ => \arst_sync_q[1]_2\,
      \out\ => \arst_sync_q[2]_3\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_73
     port map (
      \Q_reg_reg[0]_0\ => \arst_sync_q[3]_4\,
      \out\ => \arst_sync_q[2]_3\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_74
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(0),
      \Q_reg_reg[0]_0\ => \arst_sync_q[3]_4\,
      \Q_reg_reg[0]_1\ => \arst_sync_q[5]_6\,
      \Q_reg_reg[0]_2\ => \arst_sync_q[2]_3\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_d3,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst_n_3\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\ => \^wr_rst_busy_i2_out\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_2\,
      \out\ => \arst_sync_q[4]_5\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg_0,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      sckt_wr_rst_i_q => sckt_wr_rst_i_q
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_75
     port map (
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ => \arst_sync_q[5]_6\,
      \out\ => \arst_sync_q[4]_5\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_0\,
      Q => fifo_rrst_done,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1\,
      Q => fifo_wrst_done,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_76
     port map (
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      in0(0) => sckt_wrst_i,
      \out\ => \rrst_q[1]_7\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_77
     port map (
      \Q_reg_reg[0]_0\ => \rrst_wr_q[1]_8\,
      \out\ => \^out\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_78
     port map (
      in0(0) => sckt_wrst_i,
      \out\ => \wrst_ext_q[1]_9\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_79
     port map (
      \Q_reg_reg[0]_0\ => \rrst_q[2]_10\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \rrst_q[1]_7\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_80
     port map (
      \Q_reg_reg[0]_0\ => \rrst_wr_q[1]_8\,
      \out\ => \rrst_wr_q[2]_11\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_81
     port map (
      \Q_reg_reg[0]_0\ => \wrst_ext_q[2]_12\,
      \out\ => \wrst_ext_q[1]_9\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_82
     port map (
      E(0) => E(0),
      \Q_reg_reg[0]_0\ => \rrst_q[2]_10\,
      \Q_reg_reg[0]_1\ => p_14_out,
      \Q_reg_reg[0]_2\ => p_12_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      fwft_rst_done_q => fwft_rst_done_q,
      \gfwft_rst_done.fwft_rst_done_reg\ => \gfwft_rst_done.fwft_rst_done_reg\,
      \gpregsm1.user_valid_reg\(0) => \gpregsm1.user_valid_reg\(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_4\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0\,
      \out\ => \^out\,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      rd_rst_active => rd_rst_active,
      sckt_rd_rst_fwft => \gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft\,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_83
     port map (
      \Q_reg_reg[0]_0\ => \rrst_wr_q[3]_13\,
      \out\ => \rrst_wr_q[2]_11\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_84
     port map (
      \Q_reg_reg[0]_0\ => \wrst_ext_q[2]_12\,
      \out\ => \wrst_ext_q[3]_14\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_85
     port map (
      \Q_reg_reg[0]_0\ => \rrst_q[4]_15\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => \^out\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_86
     port map (
      \Q_reg_reg[0]_0\ => \rrst_wr_q[3]_13\,
      \out\ => \rrst_wr_q[4]_16\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_87
     port map (
      \Q_reg_reg[0]_0\ => \wrst_ext_q[4]_17\,
      \out\ => \wrst_ext_q[3]_14\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_88
     port map (
      \Q_reg_reg[0]_0\ => \rrst_q[4]_15\,
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_89
     port map (
      \Q_reg_reg[0]_0\ => \wrst_ext_q[5]_19\,
      \Q_reg_reg[0]_1\ => \arst_sync_q[5]_6\,
      fifo_rrst_done => fifo_rrst_done,
      fifo_wrst_done => fifo_wrst_done,
      in0(0) => sckt_wrst_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_0\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_2\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_1\,
      \out\ => \rrst_wr_q[4]_16\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_90
     port map (
      \Q_reg_reg[0]_0\ => \wrst_ext_q[4]_17\,
      fifo_rrst_done => fifo_rrst_done,
      fifo_wrst_done => fifo_wrst_done,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst_n_1\,
      \out\ => \wrst_ext_q[5]_19\,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst_n_3\,
      Q => \^sr\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \^wr_rst_busy_i2_out\,
      Q => sckt_wr_rst_i_q,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst_n_1\,
      Q => sckt_wrst_i,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3\,
      Q => rd_rst_active,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_4\,
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \^out\,
      Q => \gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/sckt_rd_rst_fwft\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_91
     port map (
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      in0(0) => rd_rst_asreg,
      \out\ => p_10_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_92
     port map (
      in0(0) => wr_rst_asreg,
      \out\ => p_11_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_93
     port map (
      \Q_reg_reg[0]_0\ => p_12_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => p_10_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_94
     port map (
      \Q_reg_reg[0]_0\ => p_13_out,
      \out\ => p_11_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_95
     port map (
      \Q_reg_reg[0]_0\ => p_12_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \out\ => p_14_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_96
     port map (
      \Q_reg_reg[0]_0\ => p_13_out,
      \out\ => p_15_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_97
     port map (
      \Q_reg_reg[0]_0\ => p_16_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      in0(0) => rd_rst_asreg,
      \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\ => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1\,
      \out\ => p_14_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_98
     port map (
      \Q_reg_reg[0]_0\ => p_17_out,
      in0(0) => wr_rst_asreg,
      \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\ => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1\,
      \out\ => p_15_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_99
     port map (
      AS(0) => rd_rst_comb,
      \Q_reg_reg[0]_0\ => p_16_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      in0(0) => rd_rst_asreg,
      rd_rst_active => rd_rst_active
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_100
     port map (
      AS(0) => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0\,
      \Q_reg_reg[0]_0\ => p_17_out,
      in0(0) => wr_rst_asreg,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst_n_1\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => rd_rst_comb,
      Q => rd_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => rd_rst_comb,
      Q => rd_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => rd_rst_comb,
      Q => rd_rst_reg(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => br_fifo_reset,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => br_fifo_reset,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => br_fifo_reset,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => br_fifo_reset,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_1\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0\,
      Q => wr_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0\,
      Q => wr_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst_n_0\,
      Q => wr_rst_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__parameterized0\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    \tdm_data_out_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    prog_full_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__parameterized0\ : entity is "reset_blk_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__parameterized0\ is
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\ : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "no";
begin
  \gc0.count_reg[1]\(2 downto 0) <= rd_rst_reg(2 downto 0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d2;
  \out\(1 downto 0) <= wr_rst_reg(1 downto 0);
  \tdm_data_out_reg[3]\ <= rst_d3;
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => rst_d2,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_63
     port map (
      in0(0) => rd_rst_asreg,
      \out\ => p_5_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_64
     port map (
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      in0(0) => wr_rst_asreg,
      \out\ => p_6_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_65
     port map (
      AS(0) => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\,
      \Q_reg_reg[0]_0\ => p_7_out,
      in0(0) => rd_rst_asreg,
      \out\ => p_5_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_66
     port map (
      AS(0) => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\,
      \Q_reg_reg[0]_0\ => p_8_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      in0(0) => wr_rst_asreg,
      \out\ => p_6_out
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_67
     port map (
      \Q_reg_reg[0]_0\ => p_7_out,
      s_aclk => s_aclk
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synchronizer_ff_68
     port map (
      \Q_reg_reg[0]_0\ => p_8_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\,
      Q => rd_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\,
      Q => rd_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1\,
      Q => rd_rst_reg(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => br_fifo_reset,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => br_fifo_reset,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => br_fifo_reset,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => br_fifo_reset,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\,
      Q => wr_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\,
      Q => wr_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1\,
      Q => wr_rst_reg(2)
    );
\tdm_data_out[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d3,
      I1 => prog_full_int,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
  port (
    \out\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d2_reg\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_rst_busy_i2_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
  signal \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ <= \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\;
  \out\ <= \^out\;
\gwas.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\,
      SR(0) => SR(0),
      \grstd1.grst_full.grst_f.rst_d2_reg\ => \grstd1.grst_full.grst_f.rst_d2_reg\,
      \out\ => \^out\,
      ram_full_i_reg_0 => wpntr_n_0,
      s_aclk => s_aclk
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      RD_PNTR_WR(7 downto 0) => RD_PNTR_WR(7 downto 0),
      SR(0) => SR(0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \out\ => \^out\,
      ram_full_fb_i_reg => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\,
      ram_full_i_reg => wpntr_n_0,
      s_aclk => s_aclk,
      s_axi_awvalid => s_axi_awvalid,
      wr_rst_busy_i2_out => wr_rst_busy_i2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_116 is
  port (
    \out\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_aclk : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d2_reg\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \gnxpm_cdc.rd_pntr_bin_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_rst_busy_i2_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_116 : entity is "wr_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_116;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_116 is
  signal \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ <= \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\;
  \out\ <= \^out\;
\gwas.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as_155
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\,
      SR(0) => SR(0),
      \grstd1.grst_full.grst_f.rst_d2_reg\ => \grstd1.grst_full.grst_f.rst_d2_reg\,
      \out\ => \^out\,
      ram_full_i_reg_0 => wpntr_n_0,
      s_aclk => s_aclk
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_156
     port map (
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(7 downto 0) => \gnxpm_cdc.rd_pntr_bin_reg[7]\(7 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \out\ => \^out\,
      ram_full_fb_i_reg => \^device_7series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\,
      ram_full_i_reg => wpntr_n_0,
      s_aclk => s_aclk,
      s_axi_arvalid => s_axi_arvalid,
      wr_rst_busy_i2_out => wr_rst_busy_i2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized2\ is
  port (
    \gic0.gc0.count_d1_reg[7]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_int : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gnxpm_cdc.wr_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d2_reg\ : in STD_LOGIC;
    \gnxpm_cdc.rd_pntr_bin_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    br_ch_data_valid : in STD_LOGIC;
    \gnxpm_cdc.rd_pntr_bin_reg[3]_0\ : in STD_LOGIC;
    \gnxpm_cdc.rd_pntr_bin_reg[1]\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized2\ : entity is "wr_logic";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^out\ : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \out\ <= \^out\;
\gwas.gpf.wrpf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_pf_as
     port map (
      AR(0) => AR(0),
      E(0) => p_18_out,
      Q(6 downto 0) => \^q\(6 downto 0),
      S(3 downto 0) => S(3 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gnxpm_cdc.rd_pntr_bin_reg[3]\(3 downto 0) => \gnxpm_cdc.rd_pntr_bin_reg[3]\(3 downto 0),
      \grstd1.grst_full.grst_f.rst_d2_reg\ => \grstd1.grst_full.grst_f.rst_d2_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \out\ => \^out\,
      prog_full_int => prog_full_int
    );
\gwas.wsts\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized2\
     port map (
      E(0) => p_18_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_ch_data_valid => br_ch_data_valid,
      \gic0.gc0.count_d1_reg[7]\ => \gic0.gc0.count_d1_reg[7]\,
      \gnxpm_cdc.rd_pntr_bin_reg[1]\ => \gnxpm_cdc.rd_pntr_bin_reg[1]\,
      \gnxpm_cdc.rd_pntr_bin_reg[3]\ => \gnxpm_cdc.rd_pntr_bin_reg[3]_0\,
      \grstd1.grst_full.grst_f.rst_d2_reg\ => \grstd1.grst_full.grst_f.rst_d2_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \out\ => \^out\
    );
wpntr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized2\
     port map (
      AR(0) => AR(0),
      E(0) => p_18_out,
      Q(7 downto 0) => \gic0.gc0.count_d1_reg[7]_0\(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gic0.gc0.count_d2_reg[7]_0\(7 downto 0) => \^q\(7 downto 0),
      \gnxpm_cdc.wr_pntr_gc_reg[7]\(7 downto 0) => \gnxpm_cdc.wr_pntr_gc_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized0\ is
  port (
    comp1 : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gnxpm_cdc.rd_pntr_bin_reg[8]\ : in STD_LOGIC;
    \gic0.gc0.count_reg[1]\ : in STD_LOGIC;
    \gic0.gc0.count_reg[2]\ : in STD_LOGIC;
    \gic0.gc0.count_reg[4]\ : in STD_LOGIC;
    \gic0.gc0.count_reg[7]\ : in STD_LOGIC;
    \gnxpm_cdc.rd_pntr_bin_reg[8]_0\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d2_reg\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized0\ : entity is "wr_status_flags_as";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized0\ is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ <= ram_full_fb_i;
  \out\ <= ram_full_i;
c1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized2\
     port map (
      comp1 => comp1,
      \gic0.gc0.count_d1_reg[0]\ => \gic0.gc0.count_d1_reg[0]\,
      \gic0.gc0.count_d1_reg[3]\ => \gic0.gc0.count_d1_reg[3]\,
      \gic0.gc0.count_d1_reg[4]\ => \gic0.gc0.count_d1_reg[4]\,
      \gic0.gc0.count_d1_reg[7]\ => \gic0.gc0.count_d1_reg[7]\,
      \gnxpm_cdc.rd_pntr_bin_reg[8]\ => \gnxpm_cdc.rd_pntr_bin_reg[8]\
    );
c2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized3\
     port map (
      \gic0.gc0.count_reg[1]\ => \gic0.gc0.count_reg[1]\,
      \gic0.gc0.count_reg[2]\ => \gic0.gc0.count_reg[2]\,
      \gic0.gc0.count_reg[4]\ => \gic0.gc0.count_reg[4]\,
      \gic0.gc0.count_reg[7]\ => \gic0.gc0.count_reg[7]\,
      \gnxpm_cdc.rd_pntr_bin_reg[8]\ => \gnxpm_cdc.rd_pntr_bin_reg[8]_0\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg_0\,
      \out\ => ram_full_i,
      ram_full_fb_i_reg => ram_full_fb_i_reg_0,
      ram_full_fb_i_reg_0 => ram_full_fb_i,
      s_axi_wvalid => s_axi_wvalid
    );
ram_full_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => ram_full_fb_i,
      S => SR(0)
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_reg\,
      PRE => \grstd1.grst_full.grst_f.rst_d2_reg\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gic0.gc0.count_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_reg[8]\ : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d2_reg\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : in STD_LOGIC;
    rd_ch_data_valid : in STD_LOGIC;
    wr_rst_busy_i2_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized1\ : entity is "wr_status_flags_as";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized1\ is
  signal c2_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \gic0.gc0.count_reg[0]\ <= ram_full_fb_i;
  \out\ <= ram_full_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => rd_ch_data_valid,
      I2 => ram_full_i,
      I3 => \grstd1.grst_full.grst_f.rst_d3_reg_0\,
      I4 => wr_rst_busy_i2_out,
      O => E(0)
    );
c1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized6\
     port map (
      comp1 => comp1,
      \gic0.gc0.count_d1_reg[8]\ => \gic0.gc0.count_d1_reg[8]\,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare__parameterized7\
     port map (
      comp1 => comp1,
      \gic0.gc0.count_reg[8]\ => \gic0.gc0.count_reg[8]\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => \grstd1.grst_full.grst_f.rst_d3_reg_0\,
      ram_full_fb_i_reg => c2_n_0,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_full_fb_i,
      S => AR(0)
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => c2_n_0,
      PRE => \grstd1.grst_full.grst_f.rst_d2_reg\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_phy_if is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aurora_reset_pb : out STD_LOGIC;
    rx_user_reset : out STD_LOGIC;
    axi_reset : out STD_LOGIC;
    tx_phy_ready : out STD_LOGIC;
    rx_phy_ready : out STD_LOGIC;
    axi_c2c_link_error_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_phy_ctrl : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aw_fifo_reset_reg : out STD_LOGIC;
    aurora_do_cc : out STD_LOGIC;
    aurora_pma_init_out : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    aurora_init_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    aurora_pma_init_in : in STD_LOGIC;
    aurora_mmcm_not_locked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_aresetn : in STD_LOGIC;
    axi_c2c_aurora_channel_up : in STD_LOGIC;
    axi_c2c_aurora_rx_tvalid : in STD_LOGIC;
    axi_c2c_aurora_rx_tdata : in STD_LOGIC_VECTOR ( 44 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_phy_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_phy_if is
  signal \aurora_phy.user_reset_sync_inst_n_2\ : STD_LOGIC;
  signal \^axi_reset\ : STD_LOGIC;
  signal \^rx_user_reset\ : STD_LOGIC;
  signal \^tx_phy_ctrl\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  axi_reset <= \^axi_reset\;
  rx_user_reset <= \^rx_user_reset\;
  tx_phy_ctrl(1 downto 0) <= \^tx_phy_ctrl\(1 downto 0);
\aurora_phy.standard_cc_module_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_aurora_standard_cc_module
     port map (
      aurora_do_cc => aurora_do_cc,
      aurora_init_clk => aurora_init_clk,
      aurora_pma_init_in => aurora_pma_init_in,
      aurora_pma_init_out => aurora_pma_init_out,
      axi_c2c_aurora_channel_up => axi_c2c_aurora_channel_up,
      axi_c2c_phy_clk => axi_c2c_phy_clk
    );
\aurora_phy.user_reset_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_reset_sync
     port map (
      D(2) => D(3),
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SS(0) => \aurora_phy.user_reset_sync_inst_n_2\,
      aurora_mmcm_not_locked => aurora_mmcm_not_locked,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      calib_done_flop_reg => \^rx_user_reset\,
      s_aresetn => s_aresetn,
      \sync_reset_flop_reg[0]_0\ => \^axi_reset\,
      \tx_phy_ctrl_reg[0]\ => \^tx_phy_ctrl\(0)
    );
axi_chip2chip_phy_init_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_phy_init
     port map (
      D(1 downto 0) => \out\(1 downto 0),
      Q(0) => Q(2),
      SS(0) => \aurora_phy.user_reset_sync_inst_n_2\,
      aurora_mmcm_not_locked => aurora_mmcm_not_locked,
      aurora_reset_pb => aurora_reset_pb,
      \auto_neg_intr_gen.tx_ch0_data_reg[3]\(0) => D(2),
      \auto_neg_intr_gen.tx_ch0_data_reg[3]_0\ => \^tx_phy_ctrl\(0),
      aw_fifo_reset_reg => aw_fifo_reset_reg,
      axi_c2c_aurora_channel_up => axi_c2c_aurora_channel_up,
      axi_c2c_aurora_rx_tdata(44 downto 0) => axi_c2c_aurora_rx_tdata(44 downto 0),
      axi_c2c_aurora_rx_tvalid => axi_c2c_aurora_rx_tvalid,
      axi_c2c_link_error_out => axi_c2c_link_error_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      rx_phy_ready => rx_phy_ready,
      s_aclk => s_aclk,
      s_aresetn => \^axi_reset\,
      sync_reset_out_reg => \^rx_user_reset\,
      tx_phy_ctrl(0) => \^tx_phy_ctrl\(1),
      tx_phy_ready => tx_phy_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      D(51 downto 0) => D(51 downto 0),
      DIADI(18 downto 0) => DIADI(18 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_152 is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_arburst[1]\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_152 : entity is "blk_mem_gen_generic_cstr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_152;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_152 is
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_153
     port map (
      D(51 downto 0) => D(51 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      \s_axi_arburst[1]\(18 downto 0) => \s_axi_arburst[1]\(18 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 37 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_wstrb[3]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      D(37 downto 0) => D(37 downto 0),
      E(0) => E(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      \s_axi_wstrb[3]\(5 downto 0) => \s_axi_wstrb[3]\(5 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 41 downto 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_out_reg[41]\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized1\ : entity is "blk_mem_gen_generic_cstr";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized1\ is
begin
\ramloop[0].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      D(41 downto 0) => D(41 downto 0),
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \data_out_reg[41]\(41 downto 0) => \data_out_reg[41]\(41 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[7]\ : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[7]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    \gnxpm_cdc.rd_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gnxpm_cdc.wr_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_axi_bresp[1]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]\ : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    br_ch_data_valid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized2\ : entity is "fifo_generator_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized2\ is
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_7\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_9\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal \^gnxpm_cdc.rd_pntr_gc_reg[7]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gnxpm_cdc.wr_pntr_gc_reg[7]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_22_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_5_out : STD_LOGIC;
  signal prog_full_int : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_rst_i : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \gnxpm_cdc.rd_pntr_gc_reg[7]\(1 downto 0) <= \^gnxpm_cdc.rd_pntr_gc_reg[7]\(1 downto 0);
  \gnxpm_cdc.wr_pntr_gc_reg[7]\(1 downto 0) <= \^gnxpm_cdc.wr_pntr_gc_reg[7]\(1 downto 0);
  \out\ <= \^out\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs
     port map (
      AR(0) => wr_rst_i(0),
      Q(7 downto 0) => p_13_out(7 downto 0),
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_2\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      WR_PNTR_RD(3 downto 1) => p_22_out(7 downto 5),
      WR_PNTR_RD(0) => p_22_out(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[7]\(7 downto 6) => \^gnxpm_cdc.rd_pntr_gc_reg[7]\(1 downto 0),
      \gc0.count_d1_reg[7]\(5 downto 0) => p_0_out(5 downto 0),
      \gc0.count_reg[4]\(3 downto 0) => rd_pntr_plus1(4 downto 1),
      \gdiff.diff_pntr_pad_reg[4]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      \gdiff.diff_pntr_pad_reg[4]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_7\,
      \gdiff.diff_pntr_pad_reg[4]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      \gdiff.diff_pntr_pad_reg[4]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_9\,
      \gic0.gc0.count_d2_reg[7]\(7 downto 6) => \^gnxpm_cdc.wr_pntr_gc_reg[7]\(1 downto 0),
      \gic0.gc0.count_d2_reg[7]\(5 downto 0) => p_12_out(5 downto 0),
      \gic0.gc0.count_reg[7]\(7 downto 0) => wr_pntr_plus2(7 downto 0),
      \gnxpm_cdc.wr_pntr_bin_reg[0]_0\ => \gntv_or_sync_fifo.gl0.rd_n_6\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => rd_rst_i(1),
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_10\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_15\,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      s_aclk => s_aclk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized2\
     port map (
      AR(0) => rd_rst_i(2),
      E(0) => p_5_out,
      Q(3 downto 0) => rd_pntr_plus1(4 downto 1),
      WR_PNTR_RD(3 downto 1) => p_22_out(7 downto 5),
      WR_PNTR_RD(0) => p_22_out(0),
      \gc0.count_reg[0]\(0) => ram_rd_en_i,
      \gc0.count_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_15\,
      \gnxpm_cdc.rd_pntr_gc_reg[7]\(7 downto 6) => \^gnxpm_cdc.rd_pntr_gc_reg[7]\(1 downto 0),
      \gnxpm_cdc.rd_pntr_gc_reg[7]\(5 downto 0) => p_0_out(5 downto 0),
      \gnxpm_cdc.wr_pntr_bin_reg[6]\ => \gntv_or_sync_fifo.gcx.clkx_n_10\,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_6\,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized2\
     port map (
      AR(0) => wr_rst_i(1),
      Q(7 downto 0) => p_13_out(7 downto 0),
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_2\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_ch_data_valid => br_ch_data_valid,
      \gic0.gc0.count_d1_reg[7]\ => \gic0.gc0.count_d1_reg[7]\,
      \gic0.gc0.count_d1_reg[7]_0\(7 downto 0) => wr_pntr_plus2(7 downto 0),
      \gnxpm_cdc.rd_pntr_bin_reg[1]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \gnxpm_cdc.rd_pntr_bin_reg[3]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      \gnxpm_cdc.rd_pntr_bin_reg[3]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_7\,
      \gnxpm_cdc.rd_pntr_bin_reg[3]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_8\,
      \gnxpm_cdc.rd_pntr_bin_reg[3]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_9\,
      \gnxpm_cdc.rd_pntr_bin_reg[3]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      \gnxpm_cdc.wr_pntr_gc_reg[7]\(7 downto 6) => \^gnxpm_cdc.wr_pntr_gc_reg[7]\(1 downto 0),
      \gnxpm_cdc.wr_pntr_gc_reg[7]\(5 downto 0) => p_12_out(5 downto 0),
      \grstd1.grst_full.grst_f.rst_d2_reg\ => rst_full_ff_i,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \^out\,
      \out\ => \gic0.gc0.count_d1_reg[7]_0\,
      prog_full_int => prog_full_int
    );
\gntv_or_sync_fifo.mem\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized2\
     port map (
      AR(0) => rd_rst_i(0),
      E(0) => ram_rd_en_i,
      Q(8 downto 0) => Q(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[5]\(5 downto 0) => p_0_out(5 downto 0),
      \gc0.count_d1_reg[7]\(8 downto 0) => \gc0.count_d1_reg[7]\(8 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => p_12_out(5 downto 0),
      \gic0.gc0.count_d2_reg[6]\ => \gic0.gc0.count_d2_reg[6]\,
      \gic0.gc0.count_d2_reg[7]\ => \gic0.gc0.count_d2_reg[7]\,
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      \gpr1.dout_i_reg[0]_0\ => \gpr1.dout_i_reg[0]_0\,
      \gpr1.dout_i_reg[0]_1\ => \gpr1.dout_i_reg[0]_1\,
      \gpr1.dout_i_reg[0]_2\ => \gpr1.dout_i_reg[0]_2\,
      \gpr1.dout_i_reg[1]\ => \gpr1.dout_i_reg[1]\,
      \gpr1.dout_i_reg[1]_0\ => \gpr1.dout_i_reg[1]_0\,
      \gpr1.dout_i_reg[1]_1\ => \gpr1.dout_i_reg[1]_1\,
      \gpr1.dout_i_reg[1]_2\ => \gpr1.dout_i_reg[1]_2\,
      \gpr1.dout_i_reg[2]\ => \gpr1.dout_i_reg[2]\,
      \gpr1.dout_i_reg[2]_0\ => \gpr1.dout_i_reg[2]_0\,
      \gpr1.dout_i_reg[2]_1\ => \gpr1.dout_i_reg[2]_1\,
      \gpr1.dout_i_reg[2]_2\ => \gpr1.dout_i_reg[2]_2\,
      \gpr1.dout_i_reg[3]\ => \gpr1.dout_i_reg[3]\,
      \gpr1.dout_i_reg[3]_0\ => \gpr1.dout_i_reg[3]_0\,
      \gpr1.dout_i_reg[3]_1\ => \gpr1.dout_i_reg[3]_1\,
      \gpr1.dout_i_reg[3]_2\ => \gpr1.dout_i_reg[3]_2\,
      \gpr1.dout_i_reg[4]\ => \gpr1.dout_i_reg[4]\,
      \gpr1.dout_i_reg[4]_0\ => \gpr1.dout_i_reg[4]_0\,
      \gpr1.dout_i_reg[4]_1\ => \gpr1.dout_i_reg[4]_1\,
      \gpr1.dout_i_reg[4]_2\ => \gpr1.dout_i_reg[4]_2\,
      \gpr1.dout_i_reg[5]\ => \gpr1.dout_i_reg[5]\,
      \gpr1.dout_i_reg[5]_0\ => \gpr1.dout_i_reg[5]_0\,
      \gpr1.dout_i_reg[5]_1\ => \gpr1.dout_i_reg[5]_1\,
      \gpr1.dout_i_reg[5]_2\ => \gpr1.dout_i_reg[5]_2\,
      \gpr1.dout_i_reg[6]\ => \gpr1.dout_i_reg[6]\,
      \gpr1.dout_i_reg[6]_0\ => \gpr1.dout_i_reg[6]_0\,
      \gpr1.dout_i_reg[6]_1\ => \gpr1.dout_i_reg[6]_1\,
      \gpr1.dout_i_reg[6]_2\ => \gpr1.dout_i_reg[6]_2\,
      \gpr1.dout_i_reg[7]\ => \gpr1.dout_i_reg[7]\,
      \gpr1.dout_i_reg[7]_0\ => \gpr1.dout_i_reg[7]_0\,
      \gpr1.dout_i_reg[7]_1\ => \gpr1.dout_i_reg[7]_1\,
      \gpr1.dout_i_reg[7]_2\ => \gpr1.dout_i_reg[7]_2\,
      \gpr1.dout_i_reg[8]\ => \gpr1.dout_i_reg[8]\,
      \gpr1.dout_i_reg[8]_0\ => \gpr1.dout_i_reg[8]_0\,
      \gpr1.dout_i_reg[8]_1\ => \gpr1.dout_i_reg[8]_1\,
      \gpr1.dout_i_reg[8]_2\ => \gpr1.dout_i_reg[8]_2\,
      \gpregsm1.curr_fwft_state_reg[0]\(0) => p_5_out,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      s_aclk => s_aclk,
      \s_axi_bresp[1]\(8 downto 0) => \s_axi_bresp[1]\(8 downto 0)
    );
rstblk: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo__parameterized0\
     port map (
      D(0) => D(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \gc0.count_reg[1]\(2 downto 0) => rd_rst_i(2 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_ff_i,
      \out\(1 downto 0) => wr_rst_i(1 downto 0),
      prog_full_int => prog_full_int,
      s_aclk => s_aclk,
      \tdm_data_out_reg[3]\ => \^out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    fwft_rst_done_q : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[37]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gnxpm_cdc.wr_pntr_bin_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    tdm_user_data_ready : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized0\ : entity is "rd_logic";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized0\ is
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gc0.count_d1_reg[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal rpntr_n_21 : STD_LOGIC;
begin
  \gc0.count_d1_reg[8]\(0) <= \^gc0.count_d1_reg[8]\(0);
\gr1.gr1_int.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft
     port map (
      E(0) => E(0),
      \Q_reg_reg[0]\ => \Q_reg_reg[0]\,
      \Q_reg_reg[0]_0\ => \Q_reg_reg[0]_0\,
      SR(0) => SR(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      fwft_rst_done_q => fwft_rst_done_q,
      \gc0.count_d1_reg[8]\(0) => \^gc0.count_d1_reg[8]\(0),
      \goreg_bm.dout_i_reg[37]\(0) => \goreg_bm.dout_i_reg[37]\(0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      \out\ => \out\,
      ram_empty_fb_i_reg => p_2_out,
      slot_select(0) => slot_select(0),
      tdm_user_data_ready => tdm_user_data_ready
    );
\gras.rsts\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized0\
     port map (
      E(0) => \^gc0.count_d1_reg[8]\(0),
      \Q_reg_reg[0]\ => \Q_reg_reg[0]\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_reg[8]\ => rpntr_n_21,
      \gnxpm_cdc.wr_pntr_bin_reg[8]\ => \gnxpm_cdc.wr_pntr_bin_reg[8]\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0),
      \out\ => p_2_out,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => \c0/v1_reg\(3 downto 0)
    );
rpntr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => \^gc0.count_d1_reg[8]\(0),
      Q(7 downto 0) => Q(7 downto 0),
      \Q_reg_reg[0]\ => \Q_reg_reg[0]\,
      WR_PNTR_RD(8 downto 0) => WR_PNTR_RD(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      ram_empty_fb_i_reg => rpntr_n_21,
      v1_reg(3 downto 0) => \c0/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized1\ is
  port (
    fwft_rst_done_q : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    \goreg_bm.dout_i_reg[41]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[1]\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[3]\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[4]\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[6]\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[1]_0\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[2]\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[4]_0\ : in STD_LOGIC;
    \gnxpm_cdc.wr_pntr_bin_reg[6]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[0]_0\ : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized1\ : entity is "rd_logic";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized1\ is
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_4\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
  signal rpntr_n_10 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft_61
     port map (
      E(0) => E(0),
      \Q_reg_reg[0]\ => \Q_reg_reg[0]\,
      \Q_reg_reg[0]_0\ => \Q_reg_reg[0]_0\,
      SR(0) => SR(0),
      comp0 => comp0,
      comp1 => comp1,
      fwft_rst_done_q => fwft_rst_done_q,
      \gc0.count_d1_reg[8]\(0) => p_8_out,
      \goreg_bm.dout_i_reg[41]\(0) => \goreg_bm.dout_i_reg[41]\(0),
      \out\(0) => \out\(0),
      ram_empty_fb_i_reg => p_2_out,
      ram_empty_i_reg => \gr1.gr1_int.rfwft_n_4\,
      s_aclk => s_aclk,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\gras.rsts\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_as__parameterized1\
     port map (
      \Q_reg_reg[0]\ => \Q_reg_reg[0]\,
      comp0 => comp0,
      comp1 => comp1,
      \gc0.count_d1_reg[8]\ => rpntr_n_0,
      \gc0.count_reg[8]\ => rpntr_n_10,
      \gnxpm_cdc.wr_pntr_bin_reg[1]\ => \gnxpm_cdc.wr_pntr_bin_reg[1]\,
      \gnxpm_cdc.wr_pntr_bin_reg[1]_0\ => \gnxpm_cdc.wr_pntr_bin_reg[1]_0\,
      \gnxpm_cdc.wr_pntr_bin_reg[2]\ => \gnxpm_cdc.wr_pntr_bin_reg[2]\,
      \gnxpm_cdc.wr_pntr_bin_reg[3]\ => \gnxpm_cdc.wr_pntr_bin_reg[3]\,
      \gnxpm_cdc.wr_pntr_bin_reg[4]\ => \gnxpm_cdc.wr_pntr_bin_reg[4]\,
      \gnxpm_cdc.wr_pntr_bin_reg[4]_0\ => \gnxpm_cdc.wr_pntr_bin_reg[4]_0\,
      \gnxpm_cdc.wr_pntr_bin_reg[6]\ => \gnxpm_cdc.wr_pntr_bin_reg[6]\,
      \gnxpm_cdc.wr_pntr_bin_reg[6]_0\ => \gnxpm_cdc.wr_pntr_bin_reg[6]_0\,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gr1.gr1_int.rfwft_n_4\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => \out\(0),
      \out\ => p_2_out,
      s_aclk => s_aclk
    );
rpntr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr__parameterized1\
     port map (
      E(0) => p_8_out,
      Q(8 downto 0) => Q(8 downto 0),
      \Q_reg_reg[0]\ => \Q_reg_reg[0]\,
      WR_PNTR_RD(0) => WR_PNTR_RD(0),
      \gc0.count_d1_reg[7]_0\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      ram_empty_i_reg => rpntr_n_0,
      ram_empty_i_reg_0 => rpntr_n_10,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized0\ is
  port (
    comp1 : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[8]\ : in STD_LOGIC;
    \gnxpm_cdc.rd_pntr_bin_reg[8]_0\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d2_reg\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized0\ : entity is "wr_logic";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized0\ is
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
  signal wpntr_n_4 : STD_LOGIC;
  signal wpntr_n_5 : STD_LOGIC;
  signal wpntr_n_6 : STD_LOGIC;
  signal wpntr_n_7 : STD_LOGIC;
begin
\gwas.wsts\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\,
      SR(0) => SR(0),
      comp1 => comp1,
      \gic0.gc0.count_d1_reg[0]\ => wpntr_n_3,
      \gic0.gc0.count_d1_reg[3]\ => wpntr_n_2,
      \gic0.gc0.count_d1_reg[4]\ => wpntr_n_1,
      \gic0.gc0.count_d1_reg[7]\ => wpntr_n_0,
      \gic0.gc0.count_reg[1]\ => wpntr_n_7,
      \gic0.gc0.count_reg[2]\ => wpntr_n_6,
      \gic0.gc0.count_reg[4]\ => wpntr_n_5,
      \gic0.gc0.count_reg[7]\ => wpntr_n_4,
      \gnxpm_cdc.rd_pntr_bin_reg[8]\ => \gnxpm_cdc.rd_pntr_bin_reg[8]\,
      \gnxpm_cdc.rd_pntr_bin_reg[8]_0\ => \gnxpm_cdc.rd_pntr_bin_reg[8]_0\,
      \grstd1.grst_full.grst_f.rst_d2_reg\ => \grstd1.grst_full.grst_f.rst_d2_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => \grstd1.grst_full.grst_f.rst_d3_reg_0\,
      \out\ => \out\,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      s_aclk => s_aclk,
      s_axi_wvalid => s_axi_wvalid
    );
wpntr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(8 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      RD_PNTR_WR(7 downto 0) => RD_PNTR_WR(7 downto 0),
      SR(0) => SR(0),
      \gic0.gc0.count_d1_reg[8]_0\(0) => \gic0.gc0.count_d1_reg[8]\(0),
      ram_full_fb_i_reg => wpntr_n_0,
      ram_full_fb_i_reg_0 => wpntr_n_1,
      ram_full_fb_i_reg_1 => wpntr_n_2,
      ram_full_fb_i_reg_2 => wpntr_n_3,
      ram_full_fb_i_reg_3 => wpntr_n_4,
      ram_full_fb_i_reg_4 => wpntr_n_5,
      ram_full_fb_i_reg_5 => wpntr_n_6,
      ram_full_fb_i_reg_6 => wpntr_n_7,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gic0.gc0.count_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_int : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d2_reg\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gnxpm_cdc.rd_pntr_bin_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : in STD_LOGIC;
    rd_ch_data_valid : in STD_LOGIC;
    wr_rst_busy_i2_out : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized1\ : entity is "wr_logic";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gic0.gc0.count_reg[0]\ : STD_LOGIC;
  signal wpntr_n_10 : STD_LOGIC;
  signal wpntr_n_8 : STD_LOGIC;
  signal wpntr_n_9 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  \gic0.gc0.count_reg[0]\ <= \^gic0.gc0.count_reg[0]\;
\gwas.gpf.wrpf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_pf_as__parameterized1\
     port map (
      E(0) => \^e\(0),
      Q(7 downto 0) => \^q\(7 downto 0),
      S(3 downto 0) => S(3 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gic0.gc0.count_d1_reg[8]\(0) => wpntr_n_10,
      \gnxpm_cdc.rd_pntr_bin_reg[3]\(3 downto 0) => \gnxpm_cdc.rd_pntr_bin_reg[3]\(3 downto 0),
      \grstd1.grst_full.grst_f.rst_d2_reg\ => \grstd1.grst_full.grst_f.rst_d2_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg_0\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\(0) => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\(0),
      prog_full_int => prog_full_int,
      ram_full_fb_i_reg => \^gic0.gc0.count_reg[0]\
    );
\gwas.wsts\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_as__parameterized1\
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gic0.gc0.count_d1_reg[8]\ => wpntr_n_8,
      \gic0.gc0.count_reg[0]\ => \^gic0.gc0.count_reg[0]\,
      \gic0.gc0.count_reg[8]\ => wpntr_n_9,
      \grstd1.grst_full.grst_f.rst_d2_reg\ => \grstd1.grst_full.grst_f.rst_d2_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => \grstd1.grst_full.grst_f.rst_d3_reg_0\,
      \out\ => \out\,
      rd_ch_data_valid => rd_ch_data_valid,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0),
      wr_rst_busy_i2_out => wr_rst_busy_i2_out
    );
wpntr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr__parameterized1\
     port map (
      AR(0) => AR(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => \^e\(0),
      Q(7 downto 0) => \gic0.gc0.count_d1_reg[7]\(7 downto 0),
      RD_PNTR_WR(0) => RD_PNTR_WR(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gdiff.diff_pntr_pad_reg[9]\(0) => wpntr_n_10,
      \gic0.gc0.count_d2_reg[7]_0\(7 downto 0) => \^q\(7 downto 0),
      ram_full_fb_i_reg => wpntr_n_8,
      ram_full_fb_i_reg_0 => wpntr_n_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      D(51 downto 0) => D(51 downto 0),
      DIADI(18 downto 0) => DIADI(18 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_151 is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_arburst[1]\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_151 : entity is "blk_mem_gen_top";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_151;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_151 is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_152
     port map (
      D(51 downto 0) => D(51 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      \s_axi_arburst[1]\(18 downto 0) => \s_axi_arburst[1]\(18 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 37 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_wstrb[3]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      D(37 downto 0) => D(37 downto 0),
      E(0) => E(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      \s_axi_wstrb[3]\(5 downto 0) => \s_axi_wstrb[3]\(5 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 41 downto 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_out_reg[41]\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized1\ : entity is "blk_mem_gen_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized1\ is
begin
\valid.cstr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized1\
     port map (
      D(41 downto 0) => D(41 downto 0),
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \data_out_reg[41]\(41 downto 0) => \data_out_reg[41]\(41 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[7]\ : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[7]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    \gnxpm_cdc.rd_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gnxpm_cdc.wr_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_axi_bresp[1]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]\ : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    br_ch_data_valid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized2\ : entity is "fifo_generator_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized2\ is
begin
\grf.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized2\
     port map (
      D(0) => D(0),
      Q(8 downto 0) => Q(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_ch_data_valid => br_ch_data_valid,
      br_fifo_reset => br_fifo_reset,
      \gc0.count_d1_reg[7]\(8 downto 0) => \gc0.count_d1_reg[7]\(8 downto 0),
      \gic0.gc0.count_d1_reg[7]\ => \gic0.gc0.count_d1_reg[7]\,
      \gic0.gc0.count_d1_reg[7]_0\ => \gic0.gc0.count_d1_reg[7]_0\,
      \gic0.gc0.count_d2_reg[6]\ => \gic0.gc0.count_d2_reg[6]\,
      \gic0.gc0.count_d2_reg[7]\ => \gic0.gc0.count_d2_reg[7]\,
      \gnxpm_cdc.rd_pntr_gc_reg[7]\(1 downto 0) => \gnxpm_cdc.rd_pntr_gc_reg[7]\(1 downto 0),
      \gnxpm_cdc.wr_pntr_gc_reg[7]\(1 downto 0) => \gnxpm_cdc.wr_pntr_gc_reg[7]\(1 downto 0),
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      \gpr1.dout_i_reg[0]_0\ => \gpr1.dout_i_reg[0]_0\,
      \gpr1.dout_i_reg[0]_1\ => \gpr1.dout_i_reg[0]_1\,
      \gpr1.dout_i_reg[0]_2\ => \gpr1.dout_i_reg[0]_2\,
      \gpr1.dout_i_reg[1]\ => \gpr1.dout_i_reg[1]\,
      \gpr1.dout_i_reg[1]_0\ => \gpr1.dout_i_reg[1]_0\,
      \gpr1.dout_i_reg[1]_1\ => \gpr1.dout_i_reg[1]_1\,
      \gpr1.dout_i_reg[1]_2\ => \gpr1.dout_i_reg[1]_2\,
      \gpr1.dout_i_reg[2]\ => \gpr1.dout_i_reg[2]\,
      \gpr1.dout_i_reg[2]_0\ => \gpr1.dout_i_reg[2]_0\,
      \gpr1.dout_i_reg[2]_1\ => \gpr1.dout_i_reg[2]_1\,
      \gpr1.dout_i_reg[2]_2\ => \gpr1.dout_i_reg[2]_2\,
      \gpr1.dout_i_reg[3]\ => \gpr1.dout_i_reg[3]\,
      \gpr1.dout_i_reg[3]_0\ => \gpr1.dout_i_reg[3]_0\,
      \gpr1.dout_i_reg[3]_1\ => \gpr1.dout_i_reg[3]_1\,
      \gpr1.dout_i_reg[3]_2\ => \gpr1.dout_i_reg[3]_2\,
      \gpr1.dout_i_reg[4]\ => \gpr1.dout_i_reg[4]\,
      \gpr1.dout_i_reg[4]_0\ => \gpr1.dout_i_reg[4]_0\,
      \gpr1.dout_i_reg[4]_1\ => \gpr1.dout_i_reg[4]_1\,
      \gpr1.dout_i_reg[4]_2\ => \gpr1.dout_i_reg[4]_2\,
      \gpr1.dout_i_reg[5]\ => \gpr1.dout_i_reg[5]\,
      \gpr1.dout_i_reg[5]_0\ => \gpr1.dout_i_reg[5]_0\,
      \gpr1.dout_i_reg[5]_1\ => \gpr1.dout_i_reg[5]_1\,
      \gpr1.dout_i_reg[5]_2\ => \gpr1.dout_i_reg[5]_2\,
      \gpr1.dout_i_reg[6]\ => \gpr1.dout_i_reg[6]\,
      \gpr1.dout_i_reg[6]_0\ => \gpr1.dout_i_reg[6]_0\,
      \gpr1.dout_i_reg[6]_1\ => \gpr1.dout_i_reg[6]_1\,
      \gpr1.dout_i_reg[6]_2\ => \gpr1.dout_i_reg[6]_2\,
      \gpr1.dout_i_reg[7]\ => \gpr1.dout_i_reg[7]\,
      \gpr1.dout_i_reg[7]_0\ => \gpr1.dout_i_reg[7]_0\,
      \gpr1.dout_i_reg[7]_1\ => \gpr1.dout_i_reg[7]_1\,
      \gpr1.dout_i_reg[7]_2\ => \gpr1.dout_i_reg[7]_2\,
      \gpr1.dout_i_reg[8]\ => \gpr1.dout_i_reg[8]\,
      \gpr1.dout_i_reg[8]_0\ => \gpr1.dout_i_reg[8]_0\,
      \gpr1.dout_i_reg[8]_1\ => \gpr1.dout_i_reg[8]_1\,
      \gpr1.dout_i_reg[8]_2\ => \gpr1.dout_i_reg[8]_2\,
      \out\ => \out\,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      \s_axi_bresp[1]\(8 downto 0) => \s_axi_bresp[1]\(8 downto 0),
      s_axi_bvalid => s_axi_bvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      D(51 downto 0) => D(51 downto 0),
      DIADI(18 downto 0) => DIADI(18 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth_150 is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_arburst[1]\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth_150 : entity is "blk_mem_gen_v8_3_5_synth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth_150;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth_150 is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_151
     port map (
      D(51 downto 0) => D(51 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      \s_axi_arburst[1]\(18 downto 0) => \s_axi_arburst[1]\(18 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 37 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_wstrb[3]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth__parameterized0\ : entity is "blk_mem_gen_v8_3_5_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0\
     port map (
      D(37 downto 0) => D(37 downto 0),
      E(0) => E(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      \s_axi_wstrb[3]\(5 downto 0) => \s_axi_wstrb[3]\(5 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 41 downto 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_out_reg[41]\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth__parameterized1\ : entity is "blk_mem_gen_v8_3_5_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth__parameterized1\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized1\
     port map (
      D(41 downto 0) => D(41 downto 0),
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \data_out_reg[41]\(41 downto 0) => \data_out_reg[41]\(41 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[7]\ : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[7]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    \gnxpm_cdc.rd_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gnxpm_cdc.wr_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_axi_bresp[1]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]\ : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    br_ch_data_valid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth__parameterized2\ : entity is "fifo_generator_v13_1_3_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth__parameterized2\ is
begin
\gconvfifo.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized2\
     port map (
      D(0) => D(0),
      Q(8 downto 0) => Q(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_ch_data_valid => br_ch_data_valid,
      br_fifo_reset => br_fifo_reset,
      \gc0.count_d1_reg[7]\(8 downto 0) => \gc0.count_d1_reg[7]\(8 downto 0),
      \gic0.gc0.count_d1_reg[7]\ => \gic0.gc0.count_d1_reg[7]\,
      \gic0.gc0.count_d1_reg[7]_0\ => \gic0.gc0.count_d1_reg[7]_0\,
      \gic0.gc0.count_d2_reg[6]\ => \gic0.gc0.count_d2_reg[6]\,
      \gic0.gc0.count_d2_reg[7]\ => \gic0.gc0.count_d2_reg[7]\,
      \gnxpm_cdc.rd_pntr_gc_reg[7]\(1 downto 0) => \gnxpm_cdc.rd_pntr_gc_reg[7]\(1 downto 0),
      \gnxpm_cdc.wr_pntr_gc_reg[7]\(1 downto 0) => \gnxpm_cdc.wr_pntr_gc_reg[7]\(1 downto 0),
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      \gpr1.dout_i_reg[0]_0\ => \gpr1.dout_i_reg[0]_0\,
      \gpr1.dout_i_reg[0]_1\ => \gpr1.dout_i_reg[0]_1\,
      \gpr1.dout_i_reg[0]_2\ => \gpr1.dout_i_reg[0]_2\,
      \gpr1.dout_i_reg[1]\ => \gpr1.dout_i_reg[1]\,
      \gpr1.dout_i_reg[1]_0\ => \gpr1.dout_i_reg[1]_0\,
      \gpr1.dout_i_reg[1]_1\ => \gpr1.dout_i_reg[1]_1\,
      \gpr1.dout_i_reg[1]_2\ => \gpr1.dout_i_reg[1]_2\,
      \gpr1.dout_i_reg[2]\ => \gpr1.dout_i_reg[2]\,
      \gpr1.dout_i_reg[2]_0\ => \gpr1.dout_i_reg[2]_0\,
      \gpr1.dout_i_reg[2]_1\ => \gpr1.dout_i_reg[2]_1\,
      \gpr1.dout_i_reg[2]_2\ => \gpr1.dout_i_reg[2]_2\,
      \gpr1.dout_i_reg[3]\ => \gpr1.dout_i_reg[3]\,
      \gpr1.dout_i_reg[3]_0\ => \gpr1.dout_i_reg[3]_0\,
      \gpr1.dout_i_reg[3]_1\ => \gpr1.dout_i_reg[3]_1\,
      \gpr1.dout_i_reg[3]_2\ => \gpr1.dout_i_reg[3]_2\,
      \gpr1.dout_i_reg[4]\ => \gpr1.dout_i_reg[4]\,
      \gpr1.dout_i_reg[4]_0\ => \gpr1.dout_i_reg[4]_0\,
      \gpr1.dout_i_reg[4]_1\ => \gpr1.dout_i_reg[4]_1\,
      \gpr1.dout_i_reg[4]_2\ => \gpr1.dout_i_reg[4]_2\,
      \gpr1.dout_i_reg[5]\ => \gpr1.dout_i_reg[5]\,
      \gpr1.dout_i_reg[5]_0\ => \gpr1.dout_i_reg[5]_0\,
      \gpr1.dout_i_reg[5]_1\ => \gpr1.dout_i_reg[5]_1\,
      \gpr1.dout_i_reg[5]_2\ => \gpr1.dout_i_reg[5]_2\,
      \gpr1.dout_i_reg[6]\ => \gpr1.dout_i_reg[6]\,
      \gpr1.dout_i_reg[6]_0\ => \gpr1.dout_i_reg[6]_0\,
      \gpr1.dout_i_reg[6]_1\ => \gpr1.dout_i_reg[6]_1\,
      \gpr1.dout_i_reg[6]_2\ => \gpr1.dout_i_reg[6]_2\,
      \gpr1.dout_i_reg[7]\ => \gpr1.dout_i_reg[7]\,
      \gpr1.dout_i_reg[7]_0\ => \gpr1.dout_i_reg[7]_0\,
      \gpr1.dout_i_reg[7]_1\ => \gpr1.dout_i_reg[7]_1\,
      \gpr1.dout_i_reg[7]_2\ => \gpr1.dout_i_reg[7]_2\,
      \gpr1.dout_i_reg[8]\ => \gpr1.dout_i_reg[8]\,
      \gpr1.dout_i_reg[8]_0\ => \gpr1.dout_i_reg[8]_0\,
      \gpr1.dout_i_reg[8]_1\ => \gpr1.dout_i_reg[8]_1\,
      \gpr1.dout_i_reg[8]_2\ => \gpr1.dout_i_reg[8]_2\,
      \out\ => \out\,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      \s_axi_bresp[1]\(8 downto 0) => \s_axi_bresp[1]\(8 downto 0),
      s_axi_bvalid => s_axi_bvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 is
begin
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth
     port map (
      D(51 downto 0) => D(51 downto 0),
      DIADI(18 downto 0) => DIADI(18 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_149 is
  port (
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_arburst[1]\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_149 : entity is "blk_mem_gen_v8_3_5";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_149;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_149 is
begin
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth_150
     port map (
      D(51 downto 0) => D(51 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      \s_axi_arburst[1]\(18 downto 0) => \s_axi_arburst[1]\(18 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 37 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_wstrb[3]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5__parameterized1\ : entity is "blk_mem_gen_v8_3_5";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5__parameterized1\ is
begin
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth__parameterized0\
     port map (
      D(37 downto 0) => D(37 downto 0),
      E(0) => E(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      \s_axi_wstrb[3]\(5 downto 0) => \s_axi_wstrb[3]\(5 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 41 downto 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_out_reg[41]\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5__parameterized3\ : entity is "blk_mem_gen_v8_3_5";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5__parameterized3\ is
begin
inst_blk_mem_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth__parameterized1\
     port map (
      D(41 downto 0) => D(41 downto 0),
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \data_out_reg[41]\(41 downto 0) => \data_out_reg[41]\(41 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[7]\ : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[7]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    \gnxpm_cdc.rd_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gnxpm_cdc.wr_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_axi_bresp[1]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]\ : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    br_ch_data_valid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized2\ : entity is "fifo_generator_v13_1_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized2\ is
begin
inst_fifo_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth__parameterized2\
     port map (
      D(0) => D(0),
      Q(8 downto 0) => Q(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_ch_data_valid => br_ch_data_valid,
      br_fifo_reset => br_fifo_reset,
      \gc0.count_d1_reg[7]\(8 downto 0) => \gc0.count_d1_reg[7]\(8 downto 0),
      \gic0.gc0.count_d1_reg[7]\ => \gic0.gc0.count_d1_reg[7]\,
      \gic0.gc0.count_d1_reg[7]_0\ => \gic0.gc0.count_d1_reg[7]_0\,
      \gic0.gc0.count_d2_reg[6]\ => \gic0.gc0.count_d2_reg[6]\,
      \gic0.gc0.count_d2_reg[7]\ => \gic0.gc0.count_d2_reg[7]\,
      \gnxpm_cdc.rd_pntr_gc_reg[7]\(1 downto 0) => \gnxpm_cdc.rd_pntr_gc_reg[7]\(1 downto 0),
      \gnxpm_cdc.wr_pntr_gc_reg[7]\(1 downto 0) => \gnxpm_cdc.wr_pntr_gc_reg[7]\(1 downto 0),
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      \gpr1.dout_i_reg[0]_0\ => \gpr1.dout_i_reg[0]_0\,
      \gpr1.dout_i_reg[0]_1\ => \gpr1.dout_i_reg[0]_1\,
      \gpr1.dout_i_reg[0]_2\ => \gpr1.dout_i_reg[0]_2\,
      \gpr1.dout_i_reg[1]\ => \gpr1.dout_i_reg[1]\,
      \gpr1.dout_i_reg[1]_0\ => \gpr1.dout_i_reg[1]_0\,
      \gpr1.dout_i_reg[1]_1\ => \gpr1.dout_i_reg[1]_1\,
      \gpr1.dout_i_reg[1]_2\ => \gpr1.dout_i_reg[1]_2\,
      \gpr1.dout_i_reg[2]\ => \gpr1.dout_i_reg[2]\,
      \gpr1.dout_i_reg[2]_0\ => \gpr1.dout_i_reg[2]_0\,
      \gpr1.dout_i_reg[2]_1\ => \gpr1.dout_i_reg[2]_1\,
      \gpr1.dout_i_reg[2]_2\ => \gpr1.dout_i_reg[2]_2\,
      \gpr1.dout_i_reg[3]\ => \gpr1.dout_i_reg[3]\,
      \gpr1.dout_i_reg[3]_0\ => \gpr1.dout_i_reg[3]_0\,
      \gpr1.dout_i_reg[3]_1\ => \gpr1.dout_i_reg[3]_1\,
      \gpr1.dout_i_reg[3]_2\ => \gpr1.dout_i_reg[3]_2\,
      \gpr1.dout_i_reg[4]\ => \gpr1.dout_i_reg[4]\,
      \gpr1.dout_i_reg[4]_0\ => \gpr1.dout_i_reg[4]_0\,
      \gpr1.dout_i_reg[4]_1\ => \gpr1.dout_i_reg[4]_1\,
      \gpr1.dout_i_reg[4]_2\ => \gpr1.dout_i_reg[4]_2\,
      \gpr1.dout_i_reg[5]\ => \gpr1.dout_i_reg[5]\,
      \gpr1.dout_i_reg[5]_0\ => \gpr1.dout_i_reg[5]_0\,
      \gpr1.dout_i_reg[5]_1\ => \gpr1.dout_i_reg[5]_1\,
      \gpr1.dout_i_reg[5]_2\ => \gpr1.dout_i_reg[5]_2\,
      \gpr1.dout_i_reg[6]\ => \gpr1.dout_i_reg[6]\,
      \gpr1.dout_i_reg[6]_0\ => \gpr1.dout_i_reg[6]_0\,
      \gpr1.dout_i_reg[6]_1\ => \gpr1.dout_i_reg[6]_1\,
      \gpr1.dout_i_reg[6]_2\ => \gpr1.dout_i_reg[6]_2\,
      \gpr1.dout_i_reg[7]\ => \gpr1.dout_i_reg[7]\,
      \gpr1.dout_i_reg[7]_0\ => \gpr1.dout_i_reg[7]_0\,
      \gpr1.dout_i_reg[7]_1\ => \gpr1.dout_i_reg[7]_1\,
      \gpr1.dout_i_reg[7]_2\ => \gpr1.dout_i_reg[7]_2\,
      \gpr1.dout_i_reg[8]\ => \gpr1.dout_i_reg[8]\,
      \gpr1.dout_i_reg[8]_0\ => \gpr1.dout_i_reg[8]_0\,
      \gpr1.dout_i_reg[8]_1\ => \gpr1.dout_i_reg[8]_1\,
      \gpr1.dout_i_reg[8]_2\ => \gpr1.dout_i_reg[8]_2\,
      \out\ => \out\,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      \s_axi_bresp[1]\(8 downto 0) => \s_axi_bresp[1]\(8 downto 0),
      s_axi_bvalid => s_axi_bvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[7]\ : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[7]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    \gnxpm_cdc.rd_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gnxpm_cdc.wr_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_axi_bresp[1]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]\ : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    br_ch_data_valid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo__parameterized2\ : entity is "axi_chip2chip_v4_2_11_async_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo__parameterized2\ is
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized2\
     port map (
      D(0) => D(0),
      Q(8 downto 0) => Q(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_ch_data_valid => br_ch_data_valid,
      br_fifo_reset => br_fifo_reset,
      \gc0.count_d1_reg[7]\(8 downto 0) => \gc0.count_d1_reg[7]\(8 downto 0),
      \gic0.gc0.count_d1_reg[7]\ => \gic0.gc0.count_d1_reg[7]\,
      \gic0.gc0.count_d1_reg[7]_0\ => \gic0.gc0.count_d1_reg[7]_0\,
      \gic0.gc0.count_d2_reg[6]\ => \gic0.gc0.count_d2_reg[6]\,
      \gic0.gc0.count_d2_reg[7]\ => \gic0.gc0.count_d2_reg[7]\,
      \gnxpm_cdc.rd_pntr_gc_reg[7]\(1 downto 0) => \gnxpm_cdc.rd_pntr_gc_reg[7]\(1 downto 0),
      \gnxpm_cdc.wr_pntr_gc_reg[7]\(1 downto 0) => \gnxpm_cdc.wr_pntr_gc_reg[7]\(1 downto 0),
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      \gpr1.dout_i_reg[0]_0\ => \gpr1.dout_i_reg[0]_0\,
      \gpr1.dout_i_reg[0]_1\ => \gpr1.dout_i_reg[0]_1\,
      \gpr1.dout_i_reg[0]_2\ => \gpr1.dout_i_reg[0]_2\,
      \gpr1.dout_i_reg[1]\ => \gpr1.dout_i_reg[1]\,
      \gpr1.dout_i_reg[1]_0\ => \gpr1.dout_i_reg[1]_0\,
      \gpr1.dout_i_reg[1]_1\ => \gpr1.dout_i_reg[1]_1\,
      \gpr1.dout_i_reg[1]_2\ => \gpr1.dout_i_reg[1]_2\,
      \gpr1.dout_i_reg[2]\ => \gpr1.dout_i_reg[2]\,
      \gpr1.dout_i_reg[2]_0\ => \gpr1.dout_i_reg[2]_0\,
      \gpr1.dout_i_reg[2]_1\ => \gpr1.dout_i_reg[2]_1\,
      \gpr1.dout_i_reg[2]_2\ => \gpr1.dout_i_reg[2]_2\,
      \gpr1.dout_i_reg[3]\ => \gpr1.dout_i_reg[3]\,
      \gpr1.dout_i_reg[3]_0\ => \gpr1.dout_i_reg[3]_0\,
      \gpr1.dout_i_reg[3]_1\ => \gpr1.dout_i_reg[3]_1\,
      \gpr1.dout_i_reg[3]_2\ => \gpr1.dout_i_reg[3]_2\,
      \gpr1.dout_i_reg[4]\ => \gpr1.dout_i_reg[4]\,
      \gpr1.dout_i_reg[4]_0\ => \gpr1.dout_i_reg[4]_0\,
      \gpr1.dout_i_reg[4]_1\ => \gpr1.dout_i_reg[4]_1\,
      \gpr1.dout_i_reg[4]_2\ => \gpr1.dout_i_reg[4]_2\,
      \gpr1.dout_i_reg[5]\ => \gpr1.dout_i_reg[5]\,
      \gpr1.dout_i_reg[5]_0\ => \gpr1.dout_i_reg[5]_0\,
      \gpr1.dout_i_reg[5]_1\ => \gpr1.dout_i_reg[5]_1\,
      \gpr1.dout_i_reg[5]_2\ => \gpr1.dout_i_reg[5]_2\,
      \gpr1.dout_i_reg[6]\ => \gpr1.dout_i_reg[6]\,
      \gpr1.dout_i_reg[6]_0\ => \gpr1.dout_i_reg[6]_0\,
      \gpr1.dout_i_reg[6]_1\ => \gpr1.dout_i_reg[6]_1\,
      \gpr1.dout_i_reg[6]_2\ => \gpr1.dout_i_reg[6]_2\,
      \gpr1.dout_i_reg[7]\ => \gpr1.dout_i_reg[7]\,
      \gpr1.dout_i_reg[7]_0\ => \gpr1.dout_i_reg[7]_0\,
      \gpr1.dout_i_reg[7]_1\ => \gpr1.dout_i_reg[7]_1\,
      \gpr1.dout_i_reg[7]_2\ => \gpr1.dout_i_reg[7]_2\,
      \gpr1.dout_i_reg[8]\ => \gpr1.dout_i_reg[8]\,
      \gpr1.dout_i_reg[8]_0\ => \gpr1.dout_i_reg[8]_0\,
      \gpr1.dout_i_reg[8]_1\ => \gpr1.dout_i_reg[8]_1\,
      \gpr1.dout_i_reg[8]_2\ => \gpr1.dout_i_reg[8]_2\,
      \out\ => \out\,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      \s_axi_bresp[1]\(8 downto 0) => \s_axi_bresp[1]\(8 downto 0),
      s_axi_bvalid => s_axi_bvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
  port (
    \tdm_data_out_reg[17]\ : out STD_LOGIC;
    \tdm_data_out_reg[16]\ : out STD_LOGIC;
    \tdm_data_out_reg[15]\ : out STD_LOGIC;
    \tdm_data_out_reg[14]\ : out STD_LOGIC;
    \tdm_data_out_reg[13]\ : out STD_LOGIC;
    \tdm_data_out_reg[12]\ : out STD_LOGIC;
    \tdm_data_out_reg[11]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tdm_data_out_reg[8]\ : out STD_LOGIC;
    \tdm_data_out_reg[7]\ : out STD_LOGIC;
    \tdm_data_out_reg[6]\ : out STD_LOGIC;
    \tdm_data_out_reg[5]\ : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 18 downto 0 );
    slot_select : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mux_by_4.data_count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slot_select_reg[2]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slot_select_reg[2]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
  signal doutb : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \tdm_data_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \tdm_data_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \tdm_data_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \tdm_data_out[12]_i_5_n_0\ : STD_LOGIC;
  signal \tdm_data_out[13]_i_5_n_0\ : STD_LOGIC;
  signal \tdm_data_out[14]_i_4_n_0\ : STD_LOGIC;
  signal \tdm_data_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \tdm_data_out[16]_i_5_n_0\ : STD_LOGIC;
  signal \tdm_data_out[17]_i_4_n_0\ : STD_LOGIC;
  signal \tdm_data_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \tdm_data_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \tdm_data_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \tdm_data_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \tdm_data_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \tdm_data_out[9]_i_4_n_0\ : STD_LOGIC;
  signal unpack_data_in : STD_LOGIC_VECTOR ( 51 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5
     port map (
      D(51 downto 0) => doutb(51 downto 0),
      DIADI(18 downto 0) => DIADI(18 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(0),
      Q => unpack_data_in(0),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(10),
      Q => unpack_data_in(10),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(11),
      Q => unpack_data_in(11),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(12),
      Q => unpack_data_in(12),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(13),
      Q => unpack_data_in(13),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(14),
      Q => unpack_data_in(14),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(15),
      Q => unpack_data_in(15),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(16),
      Q => unpack_data_in(16),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(17),
      Q => unpack_data_in(17),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(18),
      Q => unpack_data_in(18),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(19),
      Q => unpack_data_in(19),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(1),
      Q => unpack_data_in(1),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(20),
      Q => unpack_data_in(20),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(21),
      Q => unpack_data_in(21),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(22),
      Q => unpack_data_in(22),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(23),
      Q => unpack_data_in(23),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(24),
      Q => unpack_data_in(24),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(25),
      Q => unpack_data_in(25),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(26),
      Q => unpack_data_in(26),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(27),
      Q => unpack_data_in(27),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(28),
      Q => unpack_data_in(28),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(29),
      Q => unpack_data_in(29),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(2),
      Q => unpack_data_in(2),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(30),
      Q => unpack_data_in(30),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(31),
      Q => unpack_data_in(31),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(32),
      Q => unpack_data_in(32),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(33),
      Q => unpack_data_in(33),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(34),
      Q => unpack_data_in(34),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(35),
      Q => unpack_data_in(35),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(36),
      Q => unpack_data_in(36),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(37),
      Q => unpack_data_in(37),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(38),
      Q => unpack_data_in(38),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(39),
      Q => unpack_data_in(39),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(3),
      Q => unpack_data_in(3),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(40),
      Q => unpack_data_in(40),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(41),
      Q => unpack_data_in(41),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(42),
      Q => unpack_data_in(42),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(43),
      Q => unpack_data_in(43),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(44),
      Q => unpack_data_in(44),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(45),
      Q => unpack_data_in(45),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(46),
      Q => unpack_data_in(46),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(47),
      Q => unpack_data_in(47),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(48),
      Q => unpack_data_in(48),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(49),
      Q => unpack_data_in(49),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(4),
      Q => unpack_data_in(4),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(50),
      Q => unpack_data_in(50),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(51),
      Q => unpack_data_in(51),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(5),
      Q => unpack_data_in(5),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(6),
      Q => unpack_data_in(6),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(7),
      Q => unpack_data_in(7),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(8),
      Q => unpack_data_in(8),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(9),
      Q => unpack_data_in(9),
      R => SR(0)
    );
\tdm_data_out[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \tdm_data_out[10]_i_2_n_0\,
      I1 => \slot_select_reg[2]\,
      I2 => slot_select(1),
      I3 => \goreg_bm.dout_i_reg[5]_0\(1),
      O => D(1)
    );
\tdm_data_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[10]_i_4_n_0\,
      I2 => unpack_data_in(5),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(44),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out[10]_i_2_n_0\
    );
\tdm_data_out[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(18),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(31),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[10]_i_4_n_0\
    );
\tdm_data_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[11]_i_4_n_0\,
      I2 => unpack_data_in(19),
      I3 => \mux_by_4.data_count_reg[3]\(1),
      I4 => unpack_data_in(45),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[11]\
    );
\tdm_data_out[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(32),
      I1 => \mux_by_4.data_count_reg[3]\(2),
      I2 => unpack_data_in(6),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      O => \tdm_data_out[11]_i_4_n_0\
    );
\tdm_data_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[12]_i_5_n_0\,
      I2 => unpack_data_in(7),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(46),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[12]\
    );
\tdm_data_out[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(20),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(33),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[12]_i_5_n_0\
    );
\tdm_data_out[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[13]_i_5_n_0\,
      I2 => unpack_data_in(8),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(47),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[13]\
    );
\tdm_data_out[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(21),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(34),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[13]_i_5_n_0\
    );
\tdm_data_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[14]_i_4_n_0\,
      I2 => unpack_data_in(9),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(48),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[14]\
    );
\tdm_data_out[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(22),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(35),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[14]_i_4_n_0\
    );
\tdm_data_out[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[15]_i_5_n_0\,
      I2 => unpack_data_in(10),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(49),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[15]\
    );
\tdm_data_out[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(23),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(36),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[15]_i_5_n_0\
    );
\tdm_data_out[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[16]_i_5_n_0\,
      I2 => unpack_data_in(11),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(50),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[16]\
    );
\tdm_data_out[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(24),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(37),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[16]_i_5_n_0\
    );
\tdm_data_out[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[17]_i_4_n_0\,
      I2 => unpack_data_in(12),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(51),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[17]\
    );
\tdm_data_out[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(25),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(38),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[17]_i_4_n_0\
    );
\tdm_data_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[5]_i_4_n_0\,
      I2 => unpack_data_in(13),
      I3 => \mux_by_4.data_count_reg[3]\(1),
      I4 => unpack_data_in(39),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[5]\
    );
\tdm_data_out[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(26),
      I1 => \mux_by_4.data_count_reg[3]\(2),
      I2 => unpack_data_in(0),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      O => \tdm_data_out[5]_i_4_n_0\
    );
\tdm_data_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[6]_i_4_n_0\,
      I2 => unpack_data_in(14),
      I3 => \mux_by_4.data_count_reg[3]\(1),
      I4 => unpack_data_in(40),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[6]\
    );
\tdm_data_out[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(27),
      I1 => \mux_by_4.data_count_reg[3]\(2),
      I2 => unpack_data_in(1),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      O => \tdm_data_out[6]_i_4_n_0\
    );
\tdm_data_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[7]_i_4_n_0\,
      I2 => unpack_data_in(15),
      I3 => \mux_by_4.data_count_reg[3]\(1),
      I4 => unpack_data_in(41),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[7]\
    );
\tdm_data_out[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(28),
      I1 => \mux_by_4.data_count_reg[3]\(2),
      I2 => unpack_data_in(2),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      O => \tdm_data_out[7]_i_4_n_0\
    );
\tdm_data_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[8]_i_4_n_0\,
      I2 => unpack_data_in(16),
      I3 => \mux_by_4.data_count_reg[3]\(1),
      I4 => unpack_data_in(42),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[8]\
    );
\tdm_data_out[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(29),
      I1 => \mux_by_4.data_count_reg[3]\(2),
      I2 => unpack_data_in(3),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      O => \tdm_data_out[8]_i_4_n_0\
    );
\tdm_data_out[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \tdm_data_out[9]_i_2_n_0\,
      I1 => \slot_select_reg[2]_0\,
      I2 => slot_select(1),
      I3 => \goreg_bm.dout_i_reg[5]_0\(0),
      O => D(0)
    );
\tdm_data_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[9]_i_4_n_0\,
      I2 => unpack_data_in(4),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(43),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out[9]_i_2_n_0\
    );
\tdm_data_out[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(17),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(30),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[9]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_117 is
  port (
    \tdm_data_out_reg[17]\ : out STD_LOGIC;
    \tdm_data_out_reg[16]\ : out STD_LOGIC;
    \tdm_data_out_reg[15]\ : out STD_LOGIC;
    \tdm_data_out_reg[14]\ : out STD_LOGIC;
    \tdm_data_out_reg[13]\ : out STD_LOGIC;
    \tdm_data_out_reg[12]\ : out STD_LOGIC;
    \tdm_data_out_reg[11]\ : out STD_LOGIC;
    \tdm_data_out_reg[10]\ : out STD_LOGIC;
    \tdm_data_out_reg[9]\ : out STD_LOGIC;
    \tdm_data_out_reg[8]\ : out STD_LOGIC;
    \tdm_data_out_reg[7]\ : out STD_LOGIC;
    \tdm_data_out_reg[6]\ : out STD_LOGIC;
    \tdm_data_out_reg[5]\ : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_arburst[1]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mux_by_4.data_count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_117 : entity is "memory";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_117;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_117 is
  signal doutb : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \tdm_data_out[10]_i_5_n_0\ : STD_LOGIC;
  signal \tdm_data_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \tdm_data_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \tdm_data_out[13]_i_4_n_0\ : STD_LOGIC;
  signal \tdm_data_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \tdm_data_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \tdm_data_out[16]_i_4_n_0\ : STD_LOGIC;
  signal \tdm_data_out[17]_i_5_n_0\ : STD_LOGIC;
  signal \tdm_data_out[5]_i_5_n_0\ : STD_LOGIC;
  signal \tdm_data_out[6]_i_5_n_0\ : STD_LOGIC;
  signal \tdm_data_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \tdm_data_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \tdm_data_out[9]_i_5_n_0\ : STD_LOGIC;
  signal unpack_data_in : STD_LOGIC_VECTOR ( 51 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_149
     port map (
      D(51 downto 0) => doutb(51 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      \s_axi_arburst[1]\(18 downto 0) => \s_axi_arburst[1]\(18 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(0),
      Q => unpack_data_in(0),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(10),
      Q => unpack_data_in(10),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(11),
      Q => unpack_data_in(11),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(12),
      Q => unpack_data_in(12),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(13),
      Q => unpack_data_in(13),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(14),
      Q => unpack_data_in(14),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(15),
      Q => unpack_data_in(15),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(16),
      Q => unpack_data_in(16),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(17),
      Q => unpack_data_in(17),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(18),
      Q => unpack_data_in(18),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(19),
      Q => unpack_data_in(19),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(1),
      Q => unpack_data_in(1),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(20),
      Q => unpack_data_in(20),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(21),
      Q => unpack_data_in(21),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(22),
      Q => unpack_data_in(22),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(23),
      Q => unpack_data_in(23),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(24),
      Q => unpack_data_in(24),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(25),
      Q => unpack_data_in(25),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(26),
      Q => unpack_data_in(26),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(27),
      Q => unpack_data_in(27),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(28),
      Q => unpack_data_in(28),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(29),
      Q => unpack_data_in(29),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(2),
      Q => unpack_data_in(2),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(30),
      Q => unpack_data_in(30),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(31),
      Q => unpack_data_in(31),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(32),
      Q => unpack_data_in(32),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(33),
      Q => unpack_data_in(33),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(34),
      Q => unpack_data_in(34),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(35),
      Q => unpack_data_in(35),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(36),
      Q => unpack_data_in(36),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(37),
      Q => unpack_data_in(37),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(38),
      Q => unpack_data_in(38),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(39),
      Q => unpack_data_in(39),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(3),
      Q => unpack_data_in(3),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(40),
      Q => unpack_data_in(40),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(41),
      Q => unpack_data_in(41),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(42),
      Q => unpack_data_in(42),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(43),
      Q => unpack_data_in(43),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(44),
      Q => unpack_data_in(44),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(45),
      Q => unpack_data_in(45),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(46),
      Q => unpack_data_in(46),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(47),
      Q => unpack_data_in(47),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(48),
      Q => unpack_data_in(48),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(49),
      Q => unpack_data_in(49),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(4),
      Q => unpack_data_in(4),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(50),
      Q => unpack_data_in(50),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(51),
      Q => unpack_data_in(51),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(5),
      Q => unpack_data_in(5),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(6),
      Q => unpack_data_in(6),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(7),
      Q => unpack_data_in(7),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(8),
      Q => unpack_data_in(8),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(9),
      Q => unpack_data_in(9),
      R => SR(0)
    );
\tdm_data_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[10]_i_5_n_0\,
      I2 => unpack_data_in(5),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(44),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[10]\
    );
\tdm_data_out[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(18),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(31),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[10]_i_5_n_0\
    );
\tdm_data_out[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[11]_i_5_n_0\,
      I2 => unpack_data_in(6),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(45),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[11]\
    );
\tdm_data_out[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(19),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(32),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[11]_i_5_n_0\
    );
\tdm_data_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[12]_i_4_n_0\,
      I2 => unpack_data_in(7),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(46),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[12]\
    );
\tdm_data_out[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(20),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(33),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[12]_i_4_n_0\
    );
\tdm_data_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[13]_i_4_n_0\,
      I2 => unpack_data_in(8),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(47),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[13]\
    );
\tdm_data_out[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(21),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(34),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[13]_i_4_n_0\
    );
\tdm_data_out[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[14]_i_5_n_0\,
      I2 => unpack_data_in(9),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(48),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[14]\
    );
\tdm_data_out[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(22),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(35),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[14]_i_5_n_0\
    );
\tdm_data_out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[15]_i_4_n_0\,
      I2 => unpack_data_in(10),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(49),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[15]\
    );
\tdm_data_out[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(23),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(36),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[15]_i_4_n_0\
    );
\tdm_data_out[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[16]_i_4_n_0\,
      I2 => unpack_data_in(11),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(50),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[16]\
    );
\tdm_data_out[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(24),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(37),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[16]_i_4_n_0\
    );
\tdm_data_out[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[17]_i_5_n_0\,
      I2 => unpack_data_in(12),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(51),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[17]\
    );
\tdm_data_out[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(25),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(38),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[17]_i_5_n_0\
    );
\tdm_data_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[5]_i_5_n_0\,
      I2 => unpack_data_in(0),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(39),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[5]\
    );
\tdm_data_out[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(13),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(26),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[5]_i_5_n_0\
    );
\tdm_data_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[6]_i_5_n_0\,
      I2 => unpack_data_in(1),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(40),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[6]\
    );
\tdm_data_out[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(14),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(27),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[6]_i_5_n_0\
    );
\tdm_data_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[7]_i_5_n_0\,
      I2 => unpack_data_in(2),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(41),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[7]\
    );
\tdm_data_out[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(15),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(28),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[7]_i_5_n_0\
    );
\tdm_data_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[8]_i_5_n_0\,
      I2 => unpack_data_in(3),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(42),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[8]\
    );
\tdm_data_out[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(16),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(29),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[8]_i_5_n_0\
    );
\tdm_data_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => slot_select(0),
      I1 => \tdm_data_out[9]_i_5_n_0\,
      I2 => unpack_data_in(4),
      I3 => \mux_by_4.data_count_reg[3]\(0),
      I4 => unpack_data_in(43),
      I5 => \mux_by_4.data_count_reg[3]\(3),
      O => \tdm_data_out_reg[9]\
    );
\tdm_data_out[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => unpack_data_in(17),
      I1 => \mux_by_4.data_count_reg[3]\(1),
      I2 => unpack_data_in(30),
      I3 => \mux_by_4.data_count_reg[3]\(2),
      O => \tdm_data_out[9]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 37 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_wstrb[3]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0\ : entity is "memory";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0\ is
  signal doutb : STD_LOGIC_VECTOR ( 37 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5__parameterized1\
     port map (
      D(37 downto 0) => doutb(37 downto 0),
      E(0) => E(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      \s_axi_wstrb[3]\(5 downto 0) => \s_axi_wstrb[3]\(5 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(0),
      Q => Q(0),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(10),
      Q => Q(10),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(11),
      Q => Q(11),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(12),
      Q => Q(12),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(13),
      Q => Q(13),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(14),
      Q => Q(14),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(15),
      Q => Q(15),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(16),
      Q => Q(16),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(17),
      Q => Q(17),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(18),
      Q => Q(18),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(19),
      Q => Q(19),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(1),
      Q => Q(1),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(20),
      Q => Q(20),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(21),
      Q => Q(21),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(22),
      Q => Q(22),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(23),
      Q => Q(23),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(24),
      Q => Q(24),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(25),
      Q => Q(25),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(26),
      Q => Q(26),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(27),
      Q => Q(27),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(28),
      Q => Q(28),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(29),
      Q => Q(29),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(2),
      Q => Q(2),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(30),
      Q => Q(30),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(31),
      Q => Q(31),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(32),
      Q => Q(32),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(33),
      Q => Q(33),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(34),
      Q => Q(34),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(35),
      Q => Q(35),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(36),
      Q => Q(36),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(37),
      Q => Q(37),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(3),
      Q => Q(3),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(4),
      Q => Q(4),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(5),
      Q => Q(5),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(6),
      Q => Q(6),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(7),
      Q => Q(7),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(8),
      Q => Q(8),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_c2c_phy_clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      D => doutb(9),
      Q => Q(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized1\ is
  port (
    \s_axi_rdata[31]\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_out_reg[41]\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized1\ : entity is "memory";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized1\ is
  signal doutb : STD_LOGIC_VECTOR ( 41 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5__parameterized3\
     port map (
      D(41 downto 0) => doutb(41 downto 0),
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \data_out_reg[41]\(41 downto 0) => \data_out_reg[41]\(41 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => \gic0.gc0.count_d2_reg[8]\(8 downto 0),
      \out\ => \out\,
      s_aclk => s_aclk,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(0),
      Q => \s_axi_rdata[31]\(0),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(10),
      Q => \s_axi_rdata[31]\(10),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(11),
      Q => \s_axi_rdata[31]\(11),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(12),
      Q => \s_axi_rdata[31]\(12),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(13),
      Q => \s_axi_rdata[31]\(13),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(14),
      Q => \s_axi_rdata[31]\(14),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(15),
      Q => \s_axi_rdata[31]\(15),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(16),
      Q => \s_axi_rdata[31]\(16),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(17),
      Q => \s_axi_rdata[31]\(17),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(18),
      Q => \s_axi_rdata[31]\(18),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(19),
      Q => \s_axi_rdata[31]\(19),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(1),
      Q => \s_axi_rdata[31]\(1),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(20),
      Q => \s_axi_rdata[31]\(20),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(21),
      Q => \s_axi_rdata[31]\(21),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(22),
      Q => \s_axi_rdata[31]\(22),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(23),
      Q => \s_axi_rdata[31]\(23),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(24),
      Q => \s_axi_rdata[31]\(24),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(25),
      Q => \s_axi_rdata[31]\(25),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(26),
      Q => \s_axi_rdata[31]\(26),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(27),
      Q => \s_axi_rdata[31]\(27),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(28),
      Q => \s_axi_rdata[31]\(28),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(29),
      Q => \s_axi_rdata[31]\(29),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(2),
      Q => \s_axi_rdata[31]\(2),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(30),
      Q => \s_axi_rdata[31]\(30),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(31),
      Q => \s_axi_rdata[31]\(31),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(32),
      Q => \s_axi_rdata[31]\(32),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(33),
      Q => \s_axi_rdata[31]\(33),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(34),
      Q => \s_axi_rdata[31]\(34),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(35),
      Q => \s_axi_rdata[31]\(35),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(36),
      Q => \s_axi_rdata[31]\(36),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(37),
      Q => \s_axi_rdata[31]\(37),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(38),
      Q => \s_axi_rdata[31]\(38),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(39),
      Q => \s_axi_rdata[31]\(39),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(3),
      Q => \s_axi_rdata[31]\(3),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(40),
      Q => \s_axi_rdata[31]\(40),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(41),
      Q => \s_axi_rdata[31]\(41),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(4),
      Q => \s_axi_rdata[31]\(4),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(5),
      Q => \s_axi_rdata[31]\(5),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(6),
      Q => \s_axi_rdata[31]\(6),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(7),
      Q => \s_axi_rdata[31]\(7),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(8),
      Q => \s_axi_rdata[31]\(8),
      R => SR(0)
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      D => doutb(9),
      Q => \s_axi_rdata[31]\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_b_fifo is
  port (
    \out\ : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[7]\ : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[7]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]\ : out STD_LOGIC;
    \gnxpm_cdc.rd_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gnxpm_cdc.wr_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[1]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[2]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[3]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[4]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[5]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_0\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_1\ : out STD_LOGIC;
    \gpr1.dout_i_reg[6]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[7]_2\ : out STD_LOGIC;
    \gpr1.dout_i_reg[8]_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    \s_axi_bresp[1]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    br_fifo_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[6]\ : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    br_ch_data_valid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_b_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_b_fifo is
begin
axi_chip2chip_async_fifo_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo__parameterized2\
     port map (
      D(0) => D(0),
      Q(8 downto 0) => Q(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_ch_data_valid => br_ch_data_valid,
      br_fifo_reset => br_fifo_reset,
      \gc0.count_d1_reg[7]\(8 downto 0) => \gc0.count_d1_reg[7]\(8 downto 0),
      \gic0.gc0.count_d1_reg[7]\ => \gic0.gc0.count_d1_reg[7]\,
      \gic0.gc0.count_d1_reg[7]_0\ => \gic0.gc0.count_d1_reg[7]_0\,
      \gic0.gc0.count_d2_reg[6]\ => \gic0.gc0.count_d2_reg[6]\,
      \gic0.gc0.count_d2_reg[7]\ => \gic0.gc0.count_d2_reg[7]\,
      \gnxpm_cdc.rd_pntr_gc_reg[7]\(1 downto 0) => \gnxpm_cdc.rd_pntr_gc_reg[7]\(1 downto 0),
      \gnxpm_cdc.wr_pntr_gc_reg[7]\(1 downto 0) => \gnxpm_cdc.wr_pntr_gc_reg[7]\(1 downto 0),
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      \gpr1.dout_i_reg[0]_0\ => \gpr1.dout_i_reg[0]_0\,
      \gpr1.dout_i_reg[0]_1\ => \gpr1.dout_i_reg[0]_1\,
      \gpr1.dout_i_reg[0]_2\ => \gpr1.dout_i_reg[0]_2\,
      \gpr1.dout_i_reg[1]\ => \gpr1.dout_i_reg[1]\,
      \gpr1.dout_i_reg[1]_0\ => \gpr1.dout_i_reg[1]_0\,
      \gpr1.dout_i_reg[1]_1\ => \gpr1.dout_i_reg[1]_1\,
      \gpr1.dout_i_reg[1]_2\ => \gpr1.dout_i_reg[1]_2\,
      \gpr1.dout_i_reg[2]\ => \gpr1.dout_i_reg[2]\,
      \gpr1.dout_i_reg[2]_0\ => \gpr1.dout_i_reg[2]_0\,
      \gpr1.dout_i_reg[2]_1\ => \gpr1.dout_i_reg[2]_1\,
      \gpr1.dout_i_reg[2]_2\ => \gpr1.dout_i_reg[2]_2\,
      \gpr1.dout_i_reg[3]\ => \gpr1.dout_i_reg[3]\,
      \gpr1.dout_i_reg[3]_0\ => \gpr1.dout_i_reg[3]_0\,
      \gpr1.dout_i_reg[3]_1\ => \gpr1.dout_i_reg[3]_1\,
      \gpr1.dout_i_reg[3]_2\ => \gpr1.dout_i_reg[3]_2\,
      \gpr1.dout_i_reg[4]\ => \gpr1.dout_i_reg[4]\,
      \gpr1.dout_i_reg[4]_0\ => \gpr1.dout_i_reg[4]_0\,
      \gpr1.dout_i_reg[4]_1\ => \gpr1.dout_i_reg[4]_1\,
      \gpr1.dout_i_reg[4]_2\ => \gpr1.dout_i_reg[4]_2\,
      \gpr1.dout_i_reg[5]\ => \gpr1.dout_i_reg[5]\,
      \gpr1.dout_i_reg[5]_0\ => \gpr1.dout_i_reg[5]_0\,
      \gpr1.dout_i_reg[5]_1\ => \gpr1.dout_i_reg[5]_1\,
      \gpr1.dout_i_reg[5]_2\ => \gpr1.dout_i_reg[5]_2\,
      \gpr1.dout_i_reg[6]\ => \gpr1.dout_i_reg[6]\,
      \gpr1.dout_i_reg[6]_0\ => \gpr1.dout_i_reg[6]_0\,
      \gpr1.dout_i_reg[6]_1\ => \gpr1.dout_i_reg[6]_1\,
      \gpr1.dout_i_reg[6]_2\ => \gpr1.dout_i_reg[6]_2\,
      \gpr1.dout_i_reg[7]\ => \gpr1.dout_i_reg[7]\,
      \gpr1.dout_i_reg[7]_0\ => \gpr1.dout_i_reg[7]_0\,
      \gpr1.dout_i_reg[7]_1\ => \gpr1.dout_i_reg[7]_1\,
      \gpr1.dout_i_reg[7]_2\ => \gpr1.dout_i_reg[7]_2\,
      \gpr1.dout_i_reg[8]\ => \gpr1.dout_i_reg[8]\,
      \gpr1.dout_i_reg[8]_0\ => \gpr1.dout_i_reg[8]_0\,
      \gpr1.dout_i_reg[8]_1\ => \gpr1.dout_i_reg[8]_1\,
      \gpr1.dout_i_reg[8]_2\ => \gpr1.dout_i_reg[8]_2\,
      \out\ => \out\,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      \s_axi_bresp[1]\(8 downto 0) => \s_axi_bresp[1]\(8 downto 0),
      s_axi_bvalid => s_axi_bvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
  port (
    \out\ : out STD_LOGIC;
    \tdm_data_out_reg[17]\ : out STD_LOGIC;
    \tdm_data_out_reg[16]\ : out STD_LOGIC;
    \tdm_data_out_reg[15]\ : out STD_LOGIC;
    \tdm_data_out_reg[14]\ : out STD_LOGIC;
    \tdm_data_out_reg[13]\ : out STD_LOGIC;
    \tdm_data_out_reg[12]\ : out STD_LOGIC;
    \tdm_data_out_reg[11]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tdm_data_out_reg[8]\ : out STD_LOGIC;
    \tdm_data_out_reg[7]\ : out STD_LOGIC;
    \tdm_data_out_reg[6]\ : out STD_LOGIC;
    \tdm_data_out_reg[5]\ : out STD_LOGIC;
    \slot_select_reg[1]\ : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 18 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    \mux_by_4.data_count_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tdm_user_data_ready : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slot_select_reg[2]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slot_select_reg[2]_0\ : in STD_LOGIC;
    tx_phy_ready : in STD_LOGIC;
    \ctrl_info_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
  signal full_int : STD_LOGIC;
  signal fwft_rst_done : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_9\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/fwft_rst_done_q\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_1_out\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_6_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_6 : STD_LOGIC;
  signal rstblk_n_9 : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_rst_busy_i2_out : STD_LOGIC;
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs_69
     port map (
      AR(0) => rstblk_n_6,
      Q(7 downto 0) => rd_pntr_plus1(7 downto 0),
      RD_PNTR_WR(7 downto 0) => p_25_out(7 downto 0),
      WR_PNTR_RD(7 downto 0) => p_24_out(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[7]\(7 downto 0) => p_0_out(7 downto 0),
      \gic0.gc0.count_d2_reg[7]\(7 downto 0) => p_13_out(7 downto 0),
      \out\ => rstblk_n_0,
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_9\,
      s_aclk => s_aclk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7 downto 0) => p_0_out(7 downto 0),
      E(0) => fwft_rst_done,
      Q(0) => Q(3),
      \Q_reg_reg[0]\ => rstblk_n_0,
      \Q_reg_reg[0]_0\ => rstblk_n_9,
      SR(0) => \gr1.gr1_int.rfwft/p_1_out\,
      WR_PNTR_RD(7 downto 0) => p_24_out(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \ctrl_info_reg[0]\(0) => \ctrl_info_reg[0]\(0),
      fwft_rst_done_q => \gr1.gr1_int.rfwft/fwft_rst_done_q\,
      \gc0.count_d1_reg[7]\(0) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      \gc0.count_d1_reg[7]_0\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \gc0.count_reg[1]\ => \gntv_or_sync_fifo.gcx.clkx_n_9\,
      \gc0.count_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \goreg_bm.dout_i_reg[51]\(0) => p_6_out,
      \mux_by_4.data_count_reg[3]\ => \mux_by_4.data_count_reg[3]\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => rd_rst_i(2),
      \out\ => \out\,
      slot_select(0) => slot_select(0),
      \slot_select_reg[1]\ => \slot_select_reg[1]\,
      tdm_user_data_ready => tdm_user_data_ready,
      tx_phy_ready => tx_phy_ready
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      E(0) => p_20_out,
      Q(7 downto 0) => p_13_out(7 downto 0),
      RD_PNTR_WR(7 downto 0) => p_25_out(7 downto 0),
      SR(0) => rstblk_n_6,
      \grstd1.grst_full.grst_f.rst_d2_reg\ => rst_full_ff_i,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_full_gen_i,
      \out\ => full_int,
      s_aclk => s_aclk,
      s_axi_awvalid => s_axi_awvalid,
      wr_rst_busy_i2_out => wr_rst_busy_i2_out
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIADI(18 downto 0) => DIADI(18 downto 0),
      E(0) => p_20_out,
      Q(7 downto 0) => p_13_out(7 downto 0),
      SR(0) => rd_rst_i(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[7]\(7 downto 0) => p_0_out(7 downto 0),
      \goreg_bm.dout_i_reg[5]_0\(1 downto 0) => \goreg_bm.dout_i_reg[5]\(1 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_6_out,
      \mux_by_4.data_count_reg[3]\(3 downto 0) => Q(3 downto 0),
      \out\ => rstblk_n_0,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      slot_select(1 downto 0) => slot_select(1 downto 0),
      \slot_select_reg[2]\ => \slot_select_reg[2]\,
      \slot_select_reg[2]_0\ => \slot_select_reg[2]_0\,
      \tdm_data_out_reg[11]\ => \tdm_data_out_reg[11]\,
      \tdm_data_out_reg[12]\ => \tdm_data_out_reg[12]\,
      \tdm_data_out_reg[13]\ => \tdm_data_out_reg[13]\,
      \tdm_data_out_reg[14]\ => \tdm_data_out_reg[14]\,
      \tdm_data_out_reg[15]\ => \tdm_data_out_reg[15]\,
      \tdm_data_out_reg[16]\ => \tdm_data_out_reg[16]\,
      \tdm_data_out_reg[17]\ => \tdm_data_out_reg[17]\,
      \tdm_data_out_reg[5]\ => \tdm_data_out_reg[5]\,
      \tdm_data_out_reg[6]\ => \tdm_data_out_reg[6]\,
      \tdm_data_out_reg[7]\ => \tdm_data_out_reg[7]\,
      \tdm_data_out_reg[8]\ => \tdm_data_out_reg[8]\,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
rstblk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo_70
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => rst_full_gen_i,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(0) => p_20_out,
      E(0) => fwft_rst_done,
      SR(0) => rstblk_n_6,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      fwft_rst_done_q => \gr1.gr1_int.rfwft/fwft_rst_done_q\,
      \gfwft_rst_done.fwft_rst_done_reg\ => rstblk_n_9,
      \gpregsm1.user_valid_reg\(0) => \gr1.gr1_int.rfwft/p_1_out\,
      \out\ => rstblk_n_0,
      ram_empty_fb_i_reg(0) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      ram_empty_i_reg(1) => rd_rst_i(2),
      ram_empty_i_reg(0) => rd_rst_i(0),
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_full_i_reg => rst_full_ff_i,
      ram_full_i_reg_0 => full_int,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_rst_busy_i2_out => wr_rst_busy_i2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_113 is
  port (
    \out\ : out STD_LOGIC;
    \tdm_data_out_reg[17]\ : out STD_LOGIC;
    \tdm_data_out_reg[16]\ : out STD_LOGIC;
    \tdm_data_out_reg[15]\ : out STD_LOGIC;
    \tdm_data_out_reg[14]\ : out STD_LOGIC;
    \tdm_data_out_reg[13]\ : out STD_LOGIC;
    \tdm_data_out_reg[12]\ : out STD_LOGIC;
    \tdm_data_out_reg[11]\ : out STD_LOGIC;
    \tdm_data_out_reg[10]\ : out STD_LOGIC;
    \tdm_data_out_reg[9]\ : out STD_LOGIC;
    \tdm_data_out_reg[8]\ : out STD_LOGIC;
    \tdm_data_out_reg[7]\ : out STD_LOGIC;
    \tdm_data_out_reg[6]\ : out STD_LOGIC;
    \tdm_data_out_reg[5]\ : out STD_LOGIC;
    next_int_ch2_ready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_arburst[1]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    \mux_by_4.data_count_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tdm_user_data_ready : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_phy_ready : in STD_LOGIC;
    \ctrl_info_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \auto_neg_intr_gen.send_ch0_reg\ : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_113 : entity is "fifo_generator_ramfifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_113;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_113 is
  signal full_int : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_9\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/fwft_rst_done_q\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_1_out\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_6_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_6 : STD_LOGIC;
  signal rstblk_n_9 : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_rst_busy_i2_out : STD_LOGIC;
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs_114
     port map (
      AR(0) => rstblk_n_6,
      Q(7 downto 0) => rd_pntr_plus1(7 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[7]\(7 downto 0) => p_0_out(7 downto 0),
      \gic0.gc0.count_d2_reg[7]\(7 downto 0) => p_13_out(7 downto 0),
      \out\ => rstblk_n_0,
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_empty_i_reg_0(7 downto 0) => p_24_out(7 downto 0),
      ram_empty_i_reg_1 => \gntv_or_sync_fifo.gcx.clkx_n_9\,
      ram_full_i_reg(7 downto 0) => p_25_out(7 downto 0),
      s_aclk => s_aclk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_115
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7 downto 0) => p_0_out(7 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      Q(0) => Q(3),
      \Q_reg_reg[0]\ => rstblk_n_0,
      \Q_reg_reg[0]_0\ => rstblk_n_9,
      SR(0) => \gr1.gr1_int.rfwft/p_1_out\,
      \auto_neg_intr_gen.send_ch0_reg\ => \auto_neg_intr_gen.send_ch0_reg\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \ctrl_info_reg[1]\(0) => \ctrl_info_reg[1]\(0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      fwft_rst_done_q => \gr1.gr1_int.rfwft/fwft_rst_done_q\,
      \gc0.count_d1_reg[7]\(0) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      \gc0.count_d1_reg[7]_0\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \gc0.count_reg[1]\ => \gntv_or_sync_fifo.gcx.clkx_n_9\,
      \gc0.count_reg[7]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \gnxpm_cdc.wr_pntr_bin_reg[7]\(7 downto 0) => p_24_out(7 downto 0),
      \goreg_bm.dout_i_reg[51]\(0) => p_6_out,
      \mux_by_4.data_count_reg[3]\ => \mux_by_4.data_count_reg[3]\,
      next_int_ch2_ready => next_int_ch2_ready,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => rd_rst_i(2),
      \out\ => \out\,
      s_ready_i_reg => s_ready_i_reg,
      slot_select(0) => slot_select(0),
      tdm_user_data_ready => tdm_user_data_ready,
      tx_phy_ready => tx_phy_ready
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_116
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      E(0) => p_20_out,
      Q(7 downto 0) => p_13_out(7 downto 0),
      SR(0) => rstblk_n_6,
      \gnxpm_cdc.rd_pntr_bin_reg[7]\(7 downto 0) => p_25_out(7 downto 0),
      \grstd1.grst_full.grst_f.rst_d2_reg\ => rst_full_ff_i,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_full_gen_i,
      \out\ => full_int,
      s_aclk => s_aclk,
      s_axi_arvalid => s_axi_arvalid,
      wr_rst_busy_i2_out => wr_rst_busy_i2_out
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_117
     port map (
      E(0) => p_20_out,
      Q(7 downto 0) => p_13_out(7 downto 0),
      SR(0) => rd_rst_i(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[7]\(7 downto 0) => p_0_out(7 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_6_out,
      \mux_by_4.data_count_reg[3]\(3 downto 0) => Q(3 downto 0),
      \out\ => rstblk_n_0,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      \s_axi_arburst[1]\(18 downto 0) => \s_axi_arburst[1]\(18 downto 0),
      slot_select(0) => slot_select(0),
      \tdm_data_out_reg[10]\ => \tdm_data_out_reg[10]\,
      \tdm_data_out_reg[11]\ => \tdm_data_out_reg[11]\,
      \tdm_data_out_reg[12]\ => \tdm_data_out_reg[12]\,
      \tdm_data_out_reg[13]\ => \tdm_data_out_reg[13]\,
      \tdm_data_out_reg[14]\ => \tdm_data_out_reg[14]\,
      \tdm_data_out_reg[15]\ => \tdm_data_out_reg[15]\,
      \tdm_data_out_reg[16]\ => \tdm_data_out_reg[16]\,
      \tdm_data_out_reg[17]\ => \tdm_data_out_reg[17]\,
      \tdm_data_out_reg[5]\ => \tdm_data_out_reg[5]\,
      \tdm_data_out_reg[6]\ => \tdm_data_out_reg[6]\,
      \tdm_data_out_reg[7]\ => \tdm_data_out_reg[7]\,
      \tdm_data_out_reg[8]\ => \tdm_data_out_reg[8]\,
      \tdm_data_out_reg[9]\ => \tdm_data_out_reg[9]\,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
rstblk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo_118
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => rst_full_gen_i,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(0) => p_20_out,
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      SR(0) => rstblk_n_6,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      fwft_rst_done_q => \gr1.gr1_int.rfwft/fwft_rst_done_q\,
      \gfwft_rst_done.fwft_rst_done_reg\ => rstblk_n_9,
      \gpregsm1.user_valid_reg\(0) => \gr1.gr1_int.rfwft/p_1_out\,
      \out\ => rstblk_n_0,
      ram_empty_fb_i_reg(0) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      ram_empty_i_reg(1) => rd_rst_i(2),
      ram_empty_i_reg(0) => rd_rst_i(0),
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_full_i_reg => rst_full_ff_i,
      ram_full_i_reg_0 => full_int,
      s_aclk => s_aclk,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_rst_busy_i2_out => wr_rst_busy_i2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 37 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_wstrb[3]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    tdm_user_data_ready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0\ is
  signal full_int : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_5\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/fwft_rst_done_q\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_1_out\ : STD_LOGIC;
  signal \gras.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwas.wsts/comp1\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_6_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_11 : STD_LOGIC;
  signal rstblk_n_5 : STD_LOGIC;
  signal rstblk_n_8 : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs__parameterized0\
     port map (
      AR(0) => rstblk_n_5,
      Q(7 downto 0) => rd_pntr_plus1(7 downto 0),
      RD_PNTR_WR(7 downto 0) => p_25_out(7 downto 0),
      WR_PNTR_RD(8 downto 0) => p_24_out(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gic0.gc0.count_d1_reg[8]\(0) => p_14_out(8),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => p_13_out(8 downto 0),
      \gic0.gc0.count_reg[8]\(0) => wr_pntr_plus2(8),
      \out\ => rstblk_n_0,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_13\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_14\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_23\,
      s_aclk => s_aclk,
      v1_reg(3 downto 0) => \gras.rsts/c1/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => p_0_out(8 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      Q(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \Q_reg_reg[0]\ => rstblk_n_0,
      \Q_reg_reg[0]_0\ => rstblk_n_8,
      SR(0) => \gr1.gr1_int.rfwft/p_1_out\,
      WR_PNTR_RD(8 downto 0) => p_24_out(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      fwft_rst_done_q => \gr1.gr1_int.rfwft/fwft_rst_done_q\,
      \gc0.count_d1_reg[8]\(0) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      \gnxpm_cdc.wr_pntr_bin_reg[8]\ => \gntv_or_sync_fifo.gcx.clkx_n_13\,
      \goreg_bm.dout_i_reg[37]\(0) => p_6_out,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\(0) => rd_rst_i(2),
      \out\ => \out\,
      slot_select(0) => slot_select(0),
      tdm_user_data_ready => tdm_user_data_ready,
      v1_reg(3 downto 0) => \gras.rsts/c1/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => \gntv_or_sync_fifo.gl0.wr_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0\(8 downto 0) => p_13_out(8 downto 0),
      E(0) => p_20_out,
      Q(0) => p_14_out(8),
      RD_PNTR_WR(7 downto 0) => p_25_out(7 downto 0),
      SR(0) => rstblk_n_5,
      comp1 => \gwas.wsts/comp1\,
      \gic0.gc0.count_d1_reg[8]\(0) => wr_pntr_plus2(8),
      \gnxpm_cdc.rd_pntr_bin_reg[8]\ => \gntv_or_sync_fifo.gcx.clkx_n_14\,
      \gnxpm_cdc.rd_pntr_bin_reg[8]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_23\,
      \grstd1.grst_full.grst_f.rst_d2_reg\ => rst_full_ff_i,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rstblk_n_11,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      \out\ => full_int,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_5\,
      s_aclk => s_aclk,
      s_axi_wvalid => s_axi_wvalid
    );
\gntv_or_sync_fifo.mem\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized0\
     port map (
      E(0) => p_20_out,
      Q(37 downto 0) => Q(37 downto 0),
      SR(0) => rd_rst_i(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => p_13_out(8 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_6_out,
      \out\ => rstblk_n_0,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      \s_axi_wstrb[3]\(5 downto 0) => \s_axi_wstrb[3]\(5 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
rstblk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0) => p_20_out,
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      SR(0) => rstblk_n_5,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      comp1 => \gwas.wsts/comp1\,
      fwft_rst_done_q => \gr1.gr1_int.rfwft/fwft_rst_done_q\,
      \gfwft_rst_done.fwft_rst_done_reg\ => rstblk_n_8,
      \gpregsm1.user_valid_reg\(0) => \gr1.gr1_int.rfwft/p_1_out\,
      \out\ => rstblk_n_0,
      ram_empty_fb_i_reg(0) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      ram_empty_i_reg(1) => rd_rst_i(2),
      ram_empty_i_reg(0) => rd_rst_i(0),
      ram_full_fb_i_reg => rst_full_gen_i,
      ram_full_fb_i_reg_0 => rstblk_n_11,
      ram_full_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_2\,
      ram_full_fb_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_5\,
      ram_full_i_reg => rst_full_ff_i,
      ram_full_i_reg_0 => full_int,
      s_aclk => s_aclk,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    \s_axi_rdata[31]\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    \data_out_reg[41]\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    rd_ch_data_valid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized1\ is
  signal full_int : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_9\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/fwft_rst_done_q\ : STD_LOGIC;
  signal \gwas.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwas.wsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_25_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_6_out : STD_LOGIC;
  signal prog_full_int : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_10 : STD_LOGIC;
  signal rstblk_n_11 : STD_LOGIC;
  signal rstblk_n_6 : STD_LOGIC;
  signal rstblk_n_7 : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_rst_busy_i2_out : STD_LOGIC;
  signal wr_rst_pf_as : STD_LOGIC;
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_x_pntrs__parameterized1\
     port map (
      AR(0) => rstblk_n_6,
      Q(7 downto 0) => p_14_out(7 downto 0),
      RD_PNTR_WR(0) => p_25_out(8),
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_9\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_10\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_11\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_12\,
      WR_PNTR_RD(0) => p_24_out(8),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gc0.count_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \gdiff.diff_pntr_pad_reg[4]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_13\,
      \gdiff.diff_pntr_pad_reg[4]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_14\,
      \gdiff.diff_pntr_pad_reg[4]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_15\,
      \gdiff.diff_pntr_pad_reg[4]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => p_13_out(8 downto 0),
      \gic0.gc0.count_reg[7]\(7 downto 0) => wr_pntr_plus2(7 downto 0),
      \out\ => rstblk_n_0,
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_17\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_19\,
      ram_empty_i_reg_1 => \gntv_or_sync_fifo.gcx.clkx_n_20\,
      ram_empty_i_reg_2 => \gntv_or_sync_fifo.gcx.clkx_n_21\,
      ram_empty_i_reg_3 => \gntv_or_sync_fifo.gcx.clkx_n_22\,
      ram_empty_i_reg_4 => \gntv_or_sync_fifo.gcx.clkx_n_23\,
      ram_empty_i_reg_5 => \gntv_or_sync_fifo.gcx.clkx_n_24\,
      ram_empty_i_reg_6 => \gntv_or_sync_fifo.gcx.clkx_n_25\,
      s_aclk => s_aclk,
      v1_reg(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwas.wsts/c2/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic__parameterized1\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      Q(8 downto 0) => p_0_out(8 downto 0),
      \Q_reg_reg[0]\ => rstblk_n_0,
      \Q_reg_reg[0]_0\ => rstblk_n_10,
      SR(0) => rstblk_n_11,
      WR_PNTR_RD(0) => p_24_out(8),
      fwft_rst_done_q => \gr1.gr1_int.rfwft/fwft_rst_done_q\,
      \gc0.count_d1_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \gnxpm_cdc.wr_pntr_bin_reg[1]\ => \gntv_or_sync_fifo.gcx.clkx_n_21\,
      \gnxpm_cdc.wr_pntr_bin_reg[1]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_25\,
      \gnxpm_cdc.wr_pntr_bin_reg[2]\ => \gntv_or_sync_fifo.gcx.clkx_n_24\,
      \gnxpm_cdc.wr_pntr_bin_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_20\,
      \gnxpm_cdc.wr_pntr_bin_reg[4]\ => \gntv_or_sync_fifo.gcx.clkx_n_19\,
      \gnxpm_cdc.wr_pntr_bin_reg[4]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_23\,
      \gnxpm_cdc.wr_pntr_bin_reg[6]\ => \gntv_or_sync_fifo.gcx.clkx_n_17\,
      \gnxpm_cdc.wr_pntr_bin_reg[6]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_22\,
      \goreg_bm.dout_i_reg[41]\(0) => p_6_out,
      \out\(0) => rd_rst_i(2),
      s_aclk => s_aclk,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic__parameterized1\
     port map (
      AR(0) => rstblk_n_6,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => p_13_out(8 downto 0),
      E(0) => p_20_out,
      Q(7 downto 0) => p_14_out(7 downto 0),
      RD_PNTR_WR(0) => p_25_out(8),
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_9\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_10\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_11\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_12\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \gic0.gc0.count_d1_reg[7]\(7 downto 0) => wr_pntr_plus2(7 downto 0),
      \gic0.gc0.count_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      \gnxpm_cdc.rd_pntr_bin_reg[3]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_13\,
      \gnxpm_cdc.rd_pntr_bin_reg[3]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_14\,
      \gnxpm_cdc.rd_pntr_bin_reg[3]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_15\,
      \gnxpm_cdc.rd_pntr_bin_reg[3]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      \grstd1.grst_full.grst_f.rst_d2_reg\ => rst_full_ff_i,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rstblk_n_7,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg\(0) => wr_rst_pf_as,
      \out\ => full_int,
      prog_full_int => prog_full_int,
      rd_ch_data_valid => rd_ch_data_valid,
      v1_reg(3 downto 0) => \gwas.wsts/c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwas.wsts/c2/v1_reg\(3 downto 0),
      wr_rst_busy_i2_out => wr_rst_busy_i2_out
    );
\gntv_or_sync_fifo.mem\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory__parameterized1\
     port map (
      E(0) => p_20_out,
      Q(8 downto 0) => p_0_out(8 downto 0),
      SR(0) => rd_rst_i(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      \data_out_reg[41]\(41 downto 0) => \data_out_reg[41]\(41 downto 0),
      \gic0.gc0.count_d2_reg[8]\(8 downto 0) => p_13_out(8 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => p_6_out,
      \out\ => rstblk_n_0,
      s_aclk => s_aclk,
      \s_axi_rdata[31]\(41 downto 0) => \s_axi_rdata[31]\(41 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
rstblk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo_30
     port map (
      AR(0) => rstblk_n_6,
      D(0) => D(0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      SR(0) => rstblk_n_11,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      fwft_rst_done_q => \gr1.gr1_int.rfwft/fwft_rst_done_q\,
      \gdiff.diff_pntr_pad_reg[2]\(0) => wr_rst_pf_as,
      \gfwft_rst_done.fwft_rst_done_reg\ => rstblk_n_10,
      \out\ => rstblk_n_0,
      prog_full_int => prog_full_int,
      ram_empty_i_reg(1) => rd_rst_i(2),
      ram_empty_i_reg(0) => rd_rst_i(0),
      ram_full_fb_i_reg => rstblk_n_7,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_full_i_reg => rst_full_ff_i,
      ram_full_i_reg_0 => full_int,
      rd_ch_data_valid => rd_ch_data_valid,
      s_aclk => s_aclk,
      \tdm_data_out_reg[2]\ => rst_full_gen_i,
      wr_rst_busy_i2_out => wr_rst_busy_i2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
  port (
    \out\ : out STD_LOGIC;
    \tdm_data_out_reg[17]\ : out STD_LOGIC;
    \tdm_data_out_reg[16]\ : out STD_LOGIC;
    \tdm_data_out_reg[15]\ : out STD_LOGIC;
    \tdm_data_out_reg[14]\ : out STD_LOGIC;
    \tdm_data_out_reg[13]\ : out STD_LOGIC;
    \tdm_data_out_reg[12]\ : out STD_LOGIC;
    \tdm_data_out_reg[11]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tdm_data_out_reg[8]\ : out STD_LOGIC;
    \tdm_data_out_reg[7]\ : out STD_LOGIC;
    \tdm_data_out_reg[6]\ : out STD_LOGIC;
    \tdm_data_out_reg[5]\ : out STD_LOGIC;
    \slot_select_reg[1]\ : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 18 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    \mux_by_4.data_count_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tdm_user_data_ready : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slot_select_reg[2]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slot_select_reg[2]_0\ : in STD_LOGIC;
    tx_phy_ready : in STD_LOGIC;
    \ctrl_info_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIADI(18 downto 0) => DIADI(18 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \ctrl_info_reg[0]\(0) => \ctrl_info_reg[0]\(0),
      \goreg_bm.dout_i_reg[5]\(1 downto 0) => \goreg_bm.dout_i_reg[5]\(1 downto 0),
      \mux_by_4.data_count_reg[3]\ => \mux_by_4.data_count_reg[3]\,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      slot_select(1 downto 0) => slot_select(1 downto 0),
      \slot_select_reg[1]\ => \slot_select_reg[1]\,
      \slot_select_reg[2]\ => \slot_select_reg[2]\,
      \slot_select_reg[2]_0\ => \slot_select_reg[2]_0\,
      \tdm_data_out_reg[11]\ => \tdm_data_out_reg[11]\,
      \tdm_data_out_reg[12]\ => \tdm_data_out_reg[12]\,
      \tdm_data_out_reg[13]\ => \tdm_data_out_reg[13]\,
      \tdm_data_out_reg[14]\ => \tdm_data_out_reg[14]\,
      \tdm_data_out_reg[15]\ => \tdm_data_out_reg[15]\,
      \tdm_data_out_reg[16]\ => \tdm_data_out_reg[16]\,
      \tdm_data_out_reg[17]\ => \tdm_data_out_reg[17]\,
      \tdm_data_out_reg[5]\ => \tdm_data_out_reg[5]\,
      \tdm_data_out_reg[6]\ => \tdm_data_out_reg[6]\,
      \tdm_data_out_reg[7]\ => \tdm_data_out_reg[7]\,
      \tdm_data_out_reg[8]\ => \tdm_data_out_reg[8]\,
      tdm_user_data_ready => tdm_user_data_ready,
      tx_phy_ready => tx_phy_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_112 is
  port (
    \out\ : out STD_LOGIC;
    \tdm_data_out_reg[17]\ : out STD_LOGIC;
    \tdm_data_out_reg[16]\ : out STD_LOGIC;
    \tdm_data_out_reg[15]\ : out STD_LOGIC;
    \tdm_data_out_reg[14]\ : out STD_LOGIC;
    \tdm_data_out_reg[13]\ : out STD_LOGIC;
    \tdm_data_out_reg[12]\ : out STD_LOGIC;
    \tdm_data_out_reg[11]\ : out STD_LOGIC;
    \tdm_data_out_reg[10]\ : out STD_LOGIC;
    \tdm_data_out_reg[9]\ : out STD_LOGIC;
    \tdm_data_out_reg[8]\ : out STD_LOGIC;
    \tdm_data_out_reg[7]\ : out STD_LOGIC;
    \tdm_data_out_reg[6]\ : out STD_LOGIC;
    \tdm_data_out_reg[5]\ : out STD_LOGIC;
    next_int_ch2_ready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_arburst[1]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    \mux_by_4.data_count_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tdm_user_data_ready : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_phy_ready : in STD_LOGIC;
    \ctrl_info_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \auto_neg_intr_gen.send_ch0_reg\ : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_112 : entity is "fifo_generator_top";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_112;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_112 is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_113
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      \auto_neg_intr_gen.send_ch0_reg\ => \auto_neg_intr_gen.send_ch0_reg\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \ctrl_info_reg[1]\(0) => \ctrl_info_reg[1]\(0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      \mux_by_4.data_count_reg[3]\ => \mux_by_4.data_count_reg[3]\,
      next_int_ch2_ready => next_int_ch2_ready,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      \s_axi_arburst[1]\(18 downto 0) => \s_axi_arburst[1]\(18 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_ready_i_reg => s_ready_i_reg,
      slot_select(0) => slot_select(0),
      \tdm_data_out_reg[10]\ => \tdm_data_out_reg[10]\,
      \tdm_data_out_reg[11]\ => \tdm_data_out_reg[11]\,
      \tdm_data_out_reg[12]\ => \tdm_data_out_reg[12]\,
      \tdm_data_out_reg[13]\ => \tdm_data_out_reg[13]\,
      \tdm_data_out_reg[14]\ => \tdm_data_out_reg[14]\,
      \tdm_data_out_reg[15]\ => \tdm_data_out_reg[15]\,
      \tdm_data_out_reg[16]\ => \tdm_data_out_reg[16]\,
      \tdm_data_out_reg[17]\ => \tdm_data_out_reg[17]\,
      \tdm_data_out_reg[5]\ => \tdm_data_out_reg[5]\,
      \tdm_data_out_reg[6]\ => \tdm_data_out_reg[6]\,
      \tdm_data_out_reg[7]\ => \tdm_data_out_reg[7]\,
      \tdm_data_out_reg[8]\ => \tdm_data_out_reg[8]\,
      \tdm_data_out_reg[9]\ => \tdm_data_out_reg[9]\,
      tdm_user_data_ready => tdm_user_data_ready,
      tx_phy_ready => tx_phy_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 37 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_wstrb[3]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    tdm_user_data_ready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized0\
     port map (
      Q(37 downto 0) => Q(37 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      \s_axi_wstrb[3]\(5 downto 0) => \s_axi_wstrb[3]\(5 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      slot_select(0) => slot_select(0),
      tdm_user_data_ready => tdm_user_data_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    \s_axi_rdata[31]\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    \data_out_reg[41]\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    rd_ch_data_valid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo__parameterized1\
     port map (
      D(0) => D(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \data_out_reg[41]\(41 downto 0) => \data_out_reg[41]\(41 downto 0),
      rd_ch_data_valid => rd_ch_data_valid,
      s_aclk => s_aclk,
      \s_axi_rdata[31]\(41 downto 0) => \s_axi_rdata[31]\(41 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth is
  port (
    \out\ : out STD_LOGIC;
    \tdm_data_out_reg[17]\ : out STD_LOGIC;
    \tdm_data_out_reg[16]\ : out STD_LOGIC;
    \tdm_data_out_reg[15]\ : out STD_LOGIC;
    \tdm_data_out_reg[14]\ : out STD_LOGIC;
    \tdm_data_out_reg[13]\ : out STD_LOGIC;
    \tdm_data_out_reg[12]\ : out STD_LOGIC;
    \tdm_data_out_reg[11]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tdm_data_out_reg[8]\ : out STD_LOGIC;
    \tdm_data_out_reg[7]\ : out STD_LOGIC;
    \tdm_data_out_reg[6]\ : out STD_LOGIC;
    \tdm_data_out_reg[5]\ : out STD_LOGIC;
    \slot_select_reg[1]\ : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 18 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    \mux_by_4.data_count_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tdm_user_data_ready : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slot_select_reg[2]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slot_select_reg[2]_0\ : in STD_LOGIC;
    tx_phy_ready : in STD_LOGIC;
    \ctrl_info_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIADI(18 downto 0) => DIADI(18 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \ctrl_info_reg[0]\(0) => \ctrl_info_reg[0]\(0),
      \goreg_bm.dout_i_reg[5]\(1 downto 0) => \goreg_bm.dout_i_reg[5]\(1 downto 0),
      \mux_by_4.data_count_reg[3]\ => \mux_by_4.data_count_reg[3]\,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      slot_select(1 downto 0) => slot_select(1 downto 0),
      \slot_select_reg[1]\ => \slot_select_reg[1]\,
      \slot_select_reg[2]\ => \slot_select_reg[2]\,
      \slot_select_reg[2]_0\ => \slot_select_reg[2]_0\,
      \tdm_data_out_reg[11]\ => \tdm_data_out_reg[11]\,
      \tdm_data_out_reg[12]\ => \tdm_data_out_reg[12]\,
      \tdm_data_out_reg[13]\ => \tdm_data_out_reg[13]\,
      \tdm_data_out_reg[14]\ => \tdm_data_out_reg[14]\,
      \tdm_data_out_reg[15]\ => \tdm_data_out_reg[15]\,
      \tdm_data_out_reg[16]\ => \tdm_data_out_reg[16]\,
      \tdm_data_out_reg[17]\ => \tdm_data_out_reg[17]\,
      \tdm_data_out_reg[5]\ => \tdm_data_out_reg[5]\,
      \tdm_data_out_reg[6]\ => \tdm_data_out_reg[6]\,
      \tdm_data_out_reg[7]\ => \tdm_data_out_reg[7]\,
      \tdm_data_out_reg[8]\ => \tdm_data_out_reg[8]\,
      tdm_user_data_ready => tdm_user_data_ready,
      tx_phy_ready => tx_phy_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth_111 is
  port (
    \out\ : out STD_LOGIC;
    \tdm_data_out_reg[17]\ : out STD_LOGIC;
    \tdm_data_out_reg[16]\ : out STD_LOGIC;
    \tdm_data_out_reg[15]\ : out STD_LOGIC;
    \tdm_data_out_reg[14]\ : out STD_LOGIC;
    \tdm_data_out_reg[13]\ : out STD_LOGIC;
    \tdm_data_out_reg[12]\ : out STD_LOGIC;
    \tdm_data_out_reg[11]\ : out STD_LOGIC;
    \tdm_data_out_reg[10]\ : out STD_LOGIC;
    \tdm_data_out_reg[9]\ : out STD_LOGIC;
    \tdm_data_out_reg[8]\ : out STD_LOGIC;
    \tdm_data_out_reg[7]\ : out STD_LOGIC;
    \tdm_data_out_reg[6]\ : out STD_LOGIC;
    \tdm_data_out_reg[5]\ : out STD_LOGIC;
    next_int_ch2_ready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_arburst[1]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    \mux_by_4.data_count_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tdm_user_data_ready : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_phy_ready : in STD_LOGIC;
    \ctrl_info_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \auto_neg_intr_gen.send_ch0_reg\ : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth_111 : entity is "fifo_generator_v13_1_3_synth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth_111;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth_111 is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_112
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      \auto_neg_intr_gen.send_ch0_reg\ => \auto_neg_intr_gen.send_ch0_reg\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \ctrl_info_reg[1]\(0) => \ctrl_info_reg[1]\(0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      \mux_by_4.data_count_reg[3]\ => \mux_by_4.data_count_reg[3]\,
      next_int_ch2_ready => next_int_ch2_ready,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      \s_axi_arburst[1]\(18 downto 0) => \s_axi_arburst[1]\(18 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_ready_i_reg => s_ready_i_reg,
      slot_select(0) => slot_select(0),
      \tdm_data_out_reg[10]\ => \tdm_data_out_reg[10]\,
      \tdm_data_out_reg[11]\ => \tdm_data_out_reg[11]\,
      \tdm_data_out_reg[12]\ => \tdm_data_out_reg[12]\,
      \tdm_data_out_reg[13]\ => \tdm_data_out_reg[13]\,
      \tdm_data_out_reg[14]\ => \tdm_data_out_reg[14]\,
      \tdm_data_out_reg[15]\ => \tdm_data_out_reg[15]\,
      \tdm_data_out_reg[16]\ => \tdm_data_out_reg[16]\,
      \tdm_data_out_reg[17]\ => \tdm_data_out_reg[17]\,
      \tdm_data_out_reg[5]\ => \tdm_data_out_reg[5]\,
      \tdm_data_out_reg[6]\ => \tdm_data_out_reg[6]\,
      \tdm_data_out_reg[7]\ => \tdm_data_out_reg[7]\,
      \tdm_data_out_reg[8]\ => \tdm_data_out_reg[8]\,
      \tdm_data_out_reg[9]\ => \tdm_data_out_reg[9]\,
      tdm_user_data_ready => tdm_user_data_ready,
      tx_phy_ready => tx_phy_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 37 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_wstrb[3]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    tdm_user_data_ready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth__parameterized0\ : entity is "fifo_generator_v13_1_3_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized0\
     port map (
      Q(37 downto 0) => Q(37 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      \s_axi_wstrb[3]\(5 downto 0) => \s_axi_wstrb[3]\(5 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      slot_select(0) => slot_select(0),
      tdm_user_data_ready => tdm_user_data_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    \s_axi_rdata[31]\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    \data_out_reg[41]\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    rd_ch_data_valid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth__parameterized1\ : entity is "fifo_generator_v13_1_3_synth";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top__parameterized1\
     port map (
      D(0) => D(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \data_out_reg[41]\(41 downto 0) => \data_out_reg[41]\(41 downto 0),
      rd_ch_data_valid => rd_ch_data_valid,
      s_aclk => s_aclk,
      \s_axi_rdata[31]\(41 downto 0) => \s_axi_rdata[31]\(41 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 is
  port (
    \out\ : out STD_LOGIC;
    \tdm_data_out_reg[17]\ : out STD_LOGIC;
    \tdm_data_out_reg[16]\ : out STD_LOGIC;
    \tdm_data_out_reg[15]\ : out STD_LOGIC;
    \tdm_data_out_reg[14]\ : out STD_LOGIC;
    \tdm_data_out_reg[13]\ : out STD_LOGIC;
    \tdm_data_out_reg[12]\ : out STD_LOGIC;
    \tdm_data_out_reg[11]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tdm_data_out_reg[8]\ : out STD_LOGIC;
    \tdm_data_out_reg[7]\ : out STD_LOGIC;
    \tdm_data_out_reg[6]\ : out STD_LOGIC;
    \tdm_data_out_reg[5]\ : out STD_LOGIC;
    \slot_select_reg[1]\ : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 18 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    \mux_by_4.data_count_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tdm_user_data_ready : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slot_select_reg[2]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slot_select_reg[2]_0\ : in STD_LOGIC;
    tx_phy_ready : in STD_LOGIC;
    \ctrl_info_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 is
begin
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIADI(18 downto 0) => DIADI(18 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \ctrl_info_reg[0]\(0) => \ctrl_info_reg[0]\(0),
      \goreg_bm.dout_i_reg[5]\(1 downto 0) => \goreg_bm.dout_i_reg[5]\(1 downto 0),
      \mux_by_4.data_count_reg[3]\ => \mux_by_4.data_count_reg[3]\,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      slot_select(1 downto 0) => slot_select(1 downto 0),
      \slot_select_reg[1]\ => \slot_select_reg[1]\,
      \slot_select_reg[2]\ => \slot_select_reg[2]\,
      \slot_select_reg[2]_0\ => \slot_select_reg[2]_0\,
      \tdm_data_out_reg[11]\ => \tdm_data_out_reg[11]\,
      \tdm_data_out_reg[12]\ => \tdm_data_out_reg[12]\,
      \tdm_data_out_reg[13]\ => \tdm_data_out_reg[13]\,
      \tdm_data_out_reg[14]\ => \tdm_data_out_reg[14]\,
      \tdm_data_out_reg[15]\ => \tdm_data_out_reg[15]\,
      \tdm_data_out_reg[16]\ => \tdm_data_out_reg[16]\,
      \tdm_data_out_reg[17]\ => \tdm_data_out_reg[17]\,
      \tdm_data_out_reg[5]\ => \tdm_data_out_reg[5]\,
      \tdm_data_out_reg[6]\ => \tdm_data_out_reg[6]\,
      \tdm_data_out_reg[7]\ => \tdm_data_out_reg[7]\,
      \tdm_data_out_reg[8]\ => \tdm_data_out_reg[8]\,
      tdm_user_data_ready => tdm_user_data_ready,
      tx_phy_ready => tx_phy_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_110 is
  port (
    \out\ : out STD_LOGIC;
    \tdm_data_out_reg[17]\ : out STD_LOGIC;
    \tdm_data_out_reg[16]\ : out STD_LOGIC;
    \tdm_data_out_reg[15]\ : out STD_LOGIC;
    \tdm_data_out_reg[14]\ : out STD_LOGIC;
    \tdm_data_out_reg[13]\ : out STD_LOGIC;
    \tdm_data_out_reg[12]\ : out STD_LOGIC;
    \tdm_data_out_reg[11]\ : out STD_LOGIC;
    \tdm_data_out_reg[10]\ : out STD_LOGIC;
    \tdm_data_out_reg[9]\ : out STD_LOGIC;
    \tdm_data_out_reg[8]\ : out STD_LOGIC;
    \tdm_data_out_reg[7]\ : out STD_LOGIC;
    \tdm_data_out_reg[6]\ : out STD_LOGIC;
    \tdm_data_out_reg[5]\ : out STD_LOGIC;
    next_int_ch2_ready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_arburst[1]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    \mux_by_4.data_count_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tdm_user_data_ready : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_phy_ready : in STD_LOGIC;
    \ctrl_info_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \auto_neg_intr_gen.send_ch0_reg\ : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_110 : entity is "fifo_generator_v13_1_3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_110;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_110 is
begin
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth_111
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      \auto_neg_intr_gen.send_ch0_reg\ => \auto_neg_intr_gen.send_ch0_reg\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \ctrl_info_reg[1]\(0) => \ctrl_info_reg[1]\(0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      \mux_by_4.data_count_reg[3]\ => \mux_by_4.data_count_reg[3]\,
      next_int_ch2_ready => next_int_ch2_ready,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      \s_axi_arburst[1]\(18 downto 0) => \s_axi_arburst[1]\(18 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_ready_i_reg => s_ready_i_reg,
      slot_select(0) => slot_select(0),
      \tdm_data_out_reg[10]\ => \tdm_data_out_reg[10]\,
      \tdm_data_out_reg[11]\ => \tdm_data_out_reg[11]\,
      \tdm_data_out_reg[12]\ => \tdm_data_out_reg[12]\,
      \tdm_data_out_reg[13]\ => \tdm_data_out_reg[13]\,
      \tdm_data_out_reg[14]\ => \tdm_data_out_reg[14]\,
      \tdm_data_out_reg[15]\ => \tdm_data_out_reg[15]\,
      \tdm_data_out_reg[16]\ => \tdm_data_out_reg[16]\,
      \tdm_data_out_reg[17]\ => \tdm_data_out_reg[17]\,
      \tdm_data_out_reg[5]\ => \tdm_data_out_reg[5]\,
      \tdm_data_out_reg[6]\ => \tdm_data_out_reg[6]\,
      \tdm_data_out_reg[7]\ => \tdm_data_out_reg[7]\,
      \tdm_data_out_reg[8]\ => \tdm_data_out_reg[8]\,
      \tdm_data_out_reg[9]\ => \tdm_data_out_reg[9]\,
      tdm_user_data_ready => tdm_user_data_ready,
      tx_phy_ready => tx_phy_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 37 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_wstrb[3]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    tdm_user_data_ready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ : entity is "fifo_generator_v13_1_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\ is
begin
inst_fifo_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth__parameterized0\
     port map (
      Q(37 downto 0) => Q(37 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      \s_axi_wstrb[3]\(5 downto 0) => \s_axi_wstrb[3]\(5 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      slot_select(0) => slot_select(0),
      tdm_user_data_ready => tdm_user_data_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    \s_axi_rdata[31]\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    \data_out_reg[41]\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    rd_ch_data_valid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized1\ : entity is "fifo_generator_v13_1_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized1\ is
begin
inst_fifo_gen: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth__parameterized1\
     port map (
      D(0) => D(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \data_out_reg[41]\(41 downto 0) => \data_out_reg[41]\(41 downto 0),
      rd_ch_data_valid => rd_ch_data_valid,
      s_aclk => s_aclk,
      \s_axi_rdata[31]\(41 downto 0) => \s_axi_rdata[31]\(41 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo is
  port (
    \out\ : out STD_LOGIC;
    \tdm_data_out_reg[17]\ : out STD_LOGIC;
    \tdm_data_out_reg[16]\ : out STD_LOGIC;
    \tdm_data_out_reg[15]\ : out STD_LOGIC;
    \tdm_data_out_reg[14]\ : out STD_LOGIC;
    \tdm_data_out_reg[13]\ : out STD_LOGIC;
    \tdm_data_out_reg[12]\ : out STD_LOGIC;
    \tdm_data_out_reg[11]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tdm_data_out_reg[8]\ : out STD_LOGIC;
    \tdm_data_out_reg[7]\ : out STD_LOGIC;
    \tdm_data_out_reg[6]\ : out STD_LOGIC;
    \tdm_data_out_reg[5]\ : out STD_LOGIC;
    \slot_select_reg[1]\ : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 18 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    \mux_by_4.data_count_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tdm_user_data_ready : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slot_select_reg[2]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slot_select_reg[2]_0\ : in STD_LOGIC;
    tx_phy_ready : in STD_LOGIC;
    \ctrl_info_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo is
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIADI(18 downto 0) => DIADI(18 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \ctrl_info_reg[0]\(0) => \ctrl_info_reg[0]\(0),
      \goreg_bm.dout_i_reg[5]\(1 downto 0) => \goreg_bm.dout_i_reg[5]\(1 downto 0),
      \mux_by_4.data_count_reg[3]\ => \mux_by_4.data_count_reg[3]\,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      slot_select(1 downto 0) => slot_select(1 downto 0),
      \slot_select_reg[1]\ => \slot_select_reg[1]\,
      \slot_select_reg[2]\ => \slot_select_reg[2]\,
      \slot_select_reg[2]_0\ => \slot_select_reg[2]_0\,
      \tdm_data_out_reg[11]\ => \tdm_data_out_reg[11]\,
      \tdm_data_out_reg[12]\ => \tdm_data_out_reg[12]\,
      \tdm_data_out_reg[13]\ => \tdm_data_out_reg[13]\,
      \tdm_data_out_reg[14]\ => \tdm_data_out_reg[14]\,
      \tdm_data_out_reg[15]\ => \tdm_data_out_reg[15]\,
      \tdm_data_out_reg[16]\ => \tdm_data_out_reg[16]\,
      \tdm_data_out_reg[17]\ => \tdm_data_out_reg[17]\,
      \tdm_data_out_reg[5]\ => \tdm_data_out_reg[5]\,
      \tdm_data_out_reg[6]\ => \tdm_data_out_reg[6]\,
      \tdm_data_out_reg[7]\ => \tdm_data_out_reg[7]\,
      \tdm_data_out_reg[8]\ => \tdm_data_out_reg[8]\,
      tdm_user_data_ready => tdm_user_data_ready,
      tx_phy_ready => tx_phy_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo_108 is
  port (
    \out\ : out STD_LOGIC;
    \tdm_data_out_reg[17]\ : out STD_LOGIC;
    \tdm_data_out_reg[16]\ : out STD_LOGIC;
    \tdm_data_out_reg[15]\ : out STD_LOGIC;
    \tdm_data_out_reg[14]\ : out STD_LOGIC;
    \tdm_data_out_reg[13]\ : out STD_LOGIC;
    \tdm_data_out_reg[12]\ : out STD_LOGIC;
    \tdm_data_out_reg[11]\ : out STD_LOGIC;
    \tdm_data_out_reg[10]\ : out STD_LOGIC;
    \tdm_data_out_reg[9]\ : out STD_LOGIC;
    \tdm_data_out_reg[8]\ : out STD_LOGIC;
    \tdm_data_out_reg[7]\ : out STD_LOGIC;
    \tdm_data_out_reg[6]\ : out STD_LOGIC;
    \tdm_data_out_reg[5]\ : out STD_LOGIC;
    next_int_ch2_ready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_arburst[1]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    \mux_by_4.data_count_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tdm_user_data_ready : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_phy_ready : in STD_LOGIC;
    \ctrl_info_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \auto_neg_intr_gen.send_ch0_reg\ : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo_108 : entity is "axi_chip2chip_v4_2_11_async_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo_108;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo_108 is
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_110
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      \auto_neg_intr_gen.send_ch0_reg\ => \auto_neg_intr_gen.send_ch0_reg\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \ctrl_info_reg[1]\(0) => \ctrl_info_reg[1]\(0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      \mux_by_4.data_count_reg[3]\ => \mux_by_4.data_count_reg[3]\,
      next_int_ch2_ready => next_int_ch2_ready,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      \s_axi_arburst[1]\(18 downto 0) => \s_axi_arburst[1]\(18 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_ready_i_reg => s_ready_i_reg,
      slot_select(0) => slot_select(0),
      \tdm_data_out_reg[10]\ => \tdm_data_out_reg[10]\,
      \tdm_data_out_reg[11]\ => \tdm_data_out_reg[11]\,
      \tdm_data_out_reg[12]\ => \tdm_data_out_reg[12]\,
      \tdm_data_out_reg[13]\ => \tdm_data_out_reg[13]\,
      \tdm_data_out_reg[14]\ => \tdm_data_out_reg[14]\,
      \tdm_data_out_reg[15]\ => \tdm_data_out_reg[15]\,
      \tdm_data_out_reg[16]\ => \tdm_data_out_reg[16]\,
      \tdm_data_out_reg[17]\ => \tdm_data_out_reg[17]\,
      \tdm_data_out_reg[5]\ => \tdm_data_out_reg[5]\,
      \tdm_data_out_reg[6]\ => \tdm_data_out_reg[6]\,
      \tdm_data_out_reg[7]\ => \tdm_data_out_reg[7]\,
      \tdm_data_out_reg[8]\ => \tdm_data_out_reg[8]\,
      \tdm_data_out_reg[9]\ => \tdm_data_out_reg[9]\,
      tdm_user_data_ready => tdm_user_data_ready,
      tx_phy_ready => tx_phy_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 37 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_wstrb[3]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    tdm_user_data_ready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo__parameterized0\ : entity is "axi_chip2chip_v4_2_11_async_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo__parameterized0\ is
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized0\
     port map (
      Q(37 downto 0) => Q(37 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      \s_axi_wstrb[3]\(5 downto 0) => \s_axi_wstrb[3]\(5 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      slot_select(0) => slot_select(0),
      tdm_user_data_ready => tdm_user_data_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    \s_axi_rdata[31]\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    \data_out_reg[41]\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    rd_ch_data_valid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo__parameterized1\ : entity is "axi_chip2chip_v4_2_11_async_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo__parameterized1\ is
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3__parameterized1\
     port map (
      D(0) => D(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \data_out_reg[41]\(41 downto 0) => \data_out_reg[41]\(41 downto 0),
      rd_ch_data_valid => rd_ch_data_valid,
      s_aclk => s_aclk,
      \s_axi_rdata[31]\(41 downto 0) => \s_axi_rdata[31]\(41 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_awr_fifo is
  port (
    \out\ : out STD_LOGIC;
    \tdm_data_out_reg[17]\ : out STD_LOGIC;
    \tdm_data_out_reg[16]\ : out STD_LOGIC;
    \tdm_data_out_reg[15]\ : out STD_LOGIC;
    \tdm_data_out_reg[14]\ : out STD_LOGIC;
    \tdm_data_out_reg[13]\ : out STD_LOGIC;
    \tdm_data_out_reg[12]\ : out STD_LOGIC;
    \tdm_data_out_reg[11]\ : out STD_LOGIC;
    \tdm_data_out_reg[10]\ : out STD_LOGIC;
    \tdm_data_out_reg[9]\ : out STD_LOGIC;
    \tdm_data_out_reg[8]\ : out STD_LOGIC;
    \tdm_data_out_reg[7]\ : out STD_LOGIC;
    \tdm_data_out_reg[6]\ : out STD_LOGIC;
    \tdm_data_out_reg[5]\ : out STD_LOGIC;
    next_int_ch2_ready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_arburst[1]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    tdm_user_data_ready : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_phy_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \auto_neg_intr_gen.send_ch0_reg\ : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_awr_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_awr_fifo is
  signal axi_chip2chip_unpacker_inst_n_0 : STD_LOGIC;
  signal axi_chip2chip_unpacker_inst_n_2 : STD_LOGIC;
  signal axi_chip2chip_unpacker_inst_n_3 : STD_LOGIC;
  signal axi_chip2chip_unpacker_inst_n_4 : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
  \out\ <= \^out\;
axi_chip2chip_async_fifo_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo_108
     port map (
      Q(3) => p_0_in,
      Q(2) => axi_chip2chip_unpacker_inst_n_2,
      Q(1) => axi_chip2chip_unpacker_inst_n_3,
      Q(0) => axi_chip2chip_unpacker_inst_n_4,
      \auto_neg_intr_gen.send_ch0_reg\ => \auto_neg_intr_gen.send_ch0_reg\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \ctrl_info_reg[1]\(0) => Q(0),
      empty_fwft_i_reg => empty_fwft_i_reg,
      \mux_by_4.data_count_reg[3]\ => axi_chip2chip_unpacker_inst_n_0,
      next_int_ch2_ready => next_int_ch2_ready,
      \out\ => \^out\,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      \s_axi_arburst[1]\(18 downto 0) => \s_axi_arburst[1]\(18 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_ready_i_reg => s_ready_i_reg,
      slot_select(0) => slot_select(0),
      \tdm_data_out_reg[10]\ => \tdm_data_out_reg[10]\,
      \tdm_data_out_reg[11]\ => \tdm_data_out_reg[11]\,
      \tdm_data_out_reg[12]\ => \tdm_data_out_reg[12]\,
      \tdm_data_out_reg[13]\ => \tdm_data_out_reg[13]\,
      \tdm_data_out_reg[14]\ => \tdm_data_out_reg[14]\,
      \tdm_data_out_reg[15]\ => \tdm_data_out_reg[15]\,
      \tdm_data_out_reg[16]\ => \tdm_data_out_reg[16]\,
      \tdm_data_out_reg[17]\ => \tdm_data_out_reg[17]\,
      \tdm_data_out_reg[5]\ => \tdm_data_out_reg[5]\,
      \tdm_data_out_reg[6]\ => \tdm_data_out_reg[6]\,
      \tdm_data_out_reg[7]\ => \tdm_data_out_reg[7]\,
      \tdm_data_out_reg[8]\ => \tdm_data_out_reg[8]\,
      \tdm_data_out_reg[9]\ => \tdm_data_out_reg[9]\,
      tdm_user_data_ready => tdm_user_data_ready,
      tx_phy_ready => tx_phy_ready
    );
axi_chip2chip_unpacker_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_unpacker_109
     port map (
      E(0) => E(0),
      Q(3) => p_0_in,
      Q(2) => axi_chip2chip_unpacker_inst_n_2,
      Q(1) => axi_chip2chip_unpacker_inst_n_3,
      Q(0) => axi_chip2chip_unpacker_inst_n_4,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      empty_fwft_fb_o_i_reg => axi_chip2chip_unpacker_inst_n_0,
      \out\ => \^out\,
      rx_user_reset => rx_user_reset,
      slot_select(0) => slot_select(0),
      tdm_user_data_ready => tdm_user_data_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_awr_fifo_0 is
  port (
    \out\ : out STD_LOGIC;
    \tdm_data_out_reg[17]\ : out STD_LOGIC;
    \tdm_data_out_reg[16]\ : out STD_LOGIC;
    \tdm_data_out_reg[15]\ : out STD_LOGIC;
    \tdm_data_out_reg[14]\ : out STD_LOGIC;
    \tdm_data_out_reg[13]\ : out STD_LOGIC;
    \tdm_data_out_reg[12]\ : out STD_LOGIC;
    \tdm_data_out_reg[11]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tdm_data_out_reg[8]\ : out STD_LOGIC;
    \tdm_data_out_reg[7]\ : out STD_LOGIC;
    \tdm_data_out_reg[6]\ : out STD_LOGIC;
    \tdm_data_out_reg[5]\ : out STD_LOGIC;
    \slot_select_reg[1]\ : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 18 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    tdm_user_data_ready : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slot_select_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \slot_select_reg[2]_0\ : in STD_LOGIC;
    tx_phy_ready : in STD_LOGIC;
    \ctrl_info_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    rx_user_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_awr_fifo_0 : entity is "axi_chip2chip_v4_2_11_awr_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_awr_fifo_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_awr_fifo_0 is
  signal axi_chip2chip_unpacker_inst_n_0 : STD_LOGIC;
  signal axi_chip2chip_unpacker_inst_n_2 : STD_LOGIC;
  signal axi_chip2chip_unpacker_inst_n_3 : STD_LOGIC;
  signal axi_chip2chip_unpacker_inst_n_4 : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
  \out\ <= \^out\;
axi_chip2chip_async_fifo_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIADI(18 downto 0) => DIADI(18 downto 0),
      Q(3) => p_0_in,
      Q(2) => axi_chip2chip_unpacker_inst_n_2,
      Q(1) => axi_chip2chip_unpacker_inst_n_3,
      Q(0) => axi_chip2chip_unpacker_inst_n_4,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \ctrl_info_reg[0]\(0) => \ctrl_info_reg[0]\(0),
      \goreg_bm.dout_i_reg[5]\(1 downto 0) => Q(1 downto 0),
      \mux_by_4.data_count_reg[3]\ => axi_chip2chip_unpacker_inst_n_0,
      \out\ => \^out\,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      slot_select(1 downto 0) => slot_select(1 downto 0),
      \slot_select_reg[1]\ => \slot_select_reg[1]\,
      \slot_select_reg[2]\ => \slot_select_reg[2]\,
      \slot_select_reg[2]_0\ => \slot_select_reg[2]_0\,
      \tdm_data_out_reg[11]\ => \tdm_data_out_reg[11]\,
      \tdm_data_out_reg[12]\ => \tdm_data_out_reg[12]\,
      \tdm_data_out_reg[13]\ => \tdm_data_out_reg[13]\,
      \tdm_data_out_reg[14]\ => \tdm_data_out_reg[14]\,
      \tdm_data_out_reg[15]\ => \tdm_data_out_reg[15]\,
      \tdm_data_out_reg[16]\ => \tdm_data_out_reg[16]\,
      \tdm_data_out_reg[17]\ => \tdm_data_out_reg[17]\,
      \tdm_data_out_reg[5]\ => \tdm_data_out_reg[5]\,
      \tdm_data_out_reg[6]\ => \tdm_data_out_reg[6]\,
      \tdm_data_out_reg[7]\ => \tdm_data_out_reg[7]\,
      \tdm_data_out_reg[8]\ => \tdm_data_out_reg[8]\,
      tdm_user_data_ready => tdm_user_data_ready,
      tx_phy_ready => tx_phy_ready
    );
axi_chip2chip_unpacker_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_unpacker
     port map (
      E(0) => E(0),
      Q(3) => p_0_in,
      Q(2) => axi_chip2chip_unpacker_inst_n_2,
      Q(1) => axi_chip2chip_unpacker_inst_n_3,
      Q(0) => axi_chip2chip_unpacker_inst_n_4,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      empty_fwft_fb_o_i_reg => axi_chip2chip_unpacker_inst_n_0,
      \out\ => \^out\,
      rx_user_reset => rx_user_reset,
      slot_select(0) => slot_select(0),
      tdm_user_data_ready => tdm_user_data_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_awr_fifo__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 37 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_wstrb[3]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    slot_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    tdm_user_data_ready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_awr_fifo__parameterized0\ : entity is "axi_chip2chip_v4_2_11_awr_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_awr_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_awr_fifo__parameterized0\ is
begin
axi_chip2chip_async_fifo_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo__parameterized0\
     port map (
      Q(37 downto 0) => Q(37 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \out\ => \out\,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      \s_axi_wstrb[3]\(5 downto 0) => \s_axi_wstrb[3]\(5 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      slot_select(0) => slot_select(0),
      tdm_user_data_ready => tdm_user_data_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_awr_fifo__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    \s_axi_rdata[31]\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    s_aclk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    \data_out_reg[41]\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    br_fifo_reset : in STD_LOGIC;
    rd_ch_data_valid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_awr_fifo__parameterized1\ : entity is "axi_chip2chip_v4_2_11_awr_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_awr_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_awr_fifo__parameterized1\ is
begin
axi_chip2chip_async_fifo_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_async_fifo__parameterized1\
     port map (
      D(0) => D(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \data_out_reg[41]\(41 downto 0) => \data_out_reg[41]\(41 downto 0),
      rd_ch_data_valid => rd_ch_data_valid,
      s_aclk => s_aclk,
      \s_axi_rdata[31]\(41 downto 0) => \s_axi_rdata[31]\(41 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_master is
  port (
    axi_c2c_aurora_tx_tvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_c2c_multi_bit_error_out : out STD_LOGIC;
    axi_c2c_aurora_tx_tdata : out STD_LOGIC_VECTOR ( 50 downto 0 );
    axi_c2c_s2m_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata[31]\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    \s_axi_bresp[1]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    axi_c2c_m2s_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_arburst[1]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_wstrb[3]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rx_user_reset : in STD_LOGIC;
    tx_phy_ready : in STD_LOGIC;
    rx_phy_ready_reg : in STD_LOGIC;
    axi_reset : in STD_LOGIC;
    axi_c2c_aurora_tx_tready : in STD_LOGIC;
    tx_phy_ctrl : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_phy_ready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    axi_c2c_aurora_rx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_c2c_aurora_rx_tvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_master;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_master is
  signal \/RAM_reg_0_63_0_2_i_1_n_0\ : STD_LOGIC;
  signal \/RAM_reg_128_191_0_2_i_1_n_0\ : STD_LOGIC;
  signal \/RAM_reg_192_255_0_2_i_1_n_0\ : STD_LOGIC;
  signal \/RAM_reg_64_127_0_2_i_1_n_0\ : STD_LOGIC;
  signal \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_10\ : STD_LOGIC;
  signal \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_11\ : STD_LOGIC;
  signal \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_12\ : STD_LOGIC;
  signal \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_7\ : STD_LOGIC;
  signal \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_8\ : STD_LOGIC;
  signal \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_9\ : STD_LOGIC;
  signal \aurora_ecc_io_stage.ecc_in_reg_slice_inst_n_0\ : STD_LOGIC;
  signal \aurora_ecc_io_stage.ecc_in_reg_slice_inst_n_1\ : STD_LOGIC;
  signal \aurora_ecc_io_stage.ecc_in_reg_slice_inst_n_6\ : STD_LOGIC;
  signal \aurora_ecc_io_stage.tdm_out_reg_slice_inst_n_3\ : STD_LOGIC;
  signal \aurora_ecc_io_stage.tdm_out_reg_slice_inst_n_4\ : STD_LOGIC;
  signal aw_dec_flow_control : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_chip2chip_ar_fifo_inst_n_1 : STD_LOGIC;
  signal axi_chip2chip_ar_fifo_inst_n_10 : STD_LOGIC;
  signal axi_chip2chip_ar_fifo_inst_n_11 : STD_LOGIC;
  signal axi_chip2chip_ar_fifo_inst_n_12 : STD_LOGIC;
  signal axi_chip2chip_ar_fifo_inst_n_13 : STD_LOGIC;
  signal axi_chip2chip_ar_fifo_inst_n_2 : STD_LOGIC;
  signal axi_chip2chip_ar_fifo_inst_n_3 : STD_LOGIC;
  signal axi_chip2chip_ar_fifo_inst_n_4 : STD_LOGIC;
  signal axi_chip2chip_ar_fifo_inst_n_5 : STD_LOGIC;
  signal axi_chip2chip_ar_fifo_inst_n_6 : STD_LOGIC;
  signal axi_chip2chip_ar_fifo_inst_n_7 : STD_LOGIC;
  signal axi_chip2chip_ar_fifo_inst_n_8 : STD_LOGIC;
  signal axi_chip2chip_ar_fifo_inst_n_9 : STD_LOGIC;
  signal \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \axi_chip2chip_async_fifo_inst/full_int\ : STD_LOGIC;
  signal \axi_chip2chip_async_fifo_inst/wr_rst_busy\ : STD_LOGIC;
  signal axi_chip2chip_aw_fifo_inst_n_1 : STD_LOGIC;
  signal axi_chip2chip_aw_fifo_inst_n_10 : STD_LOGIC;
  signal axi_chip2chip_aw_fifo_inst_n_11 : STD_LOGIC;
  signal axi_chip2chip_aw_fifo_inst_n_12 : STD_LOGIC;
  signal axi_chip2chip_aw_fifo_inst_n_13 : STD_LOGIC;
  signal axi_chip2chip_aw_fifo_inst_n_14 : STD_LOGIC;
  signal axi_chip2chip_aw_fifo_inst_n_2 : STD_LOGIC;
  signal axi_chip2chip_aw_fifo_inst_n_3 : STD_LOGIC;
  signal axi_chip2chip_aw_fifo_inst_n_4 : STD_LOGIC;
  signal axi_chip2chip_aw_fifo_inst_n_5 : STD_LOGIC;
  signal axi_chip2chip_aw_fifo_inst_n_6 : STD_LOGIC;
  signal axi_chip2chip_aw_fifo_inst_n_7 : STD_LOGIC;
  signal axi_chip2chip_aw_fifo_inst_n_8 : STD_LOGIC;
  signal axi_chip2chip_aw_fifo_inst_n_9 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_10 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_11 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_12 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_13 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_14 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_15 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_16 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_17 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_18 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_19 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_2 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_20 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_21 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_22 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_23 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_24 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_25 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_26 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_27 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_28 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_29 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_3 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_30 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_31 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_32 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_33 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_34 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_35 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_36 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_37 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_38 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_39 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_4 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_40 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_41 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_42 : STD_LOGIC;
  signal axi_chip2chip_b_fifo_inst_n_5 : STD_LOGIC;
  signal axi_chip2chip_ch0_ctrl_inst_n_8 : STD_LOGIC;
  signal axi_chip2chip_decoder_inst_n_49 : STD_LOGIC;
  signal axi_chip2chip_decoder_inst_n_50 : STD_LOGIC;
  signal axi_chip2chip_decoder_inst_n_51 : STD_LOGIC;
  signal axi_chip2chip_decoder_inst_n_52 : STD_LOGIC;
  signal axi_chip2chip_decoder_inst_n_53 : STD_LOGIC;
  signal axi_chip2chip_decoder_inst_n_54 : STD_LOGIC;
  signal axi_chip2chip_decoder_inst_n_55 : STD_LOGIC;
  signal axi_chip2chip_decoder_inst_n_56 : STD_LOGIC;
  signal axi_chip2chip_decoder_inst_n_57 : STD_LOGIC;
  signal axi_chip2chip_decoder_inst_n_58 : STD_LOGIC;
  signal axi_chip2chip_decoder_inst_n_59 : STD_LOGIC;
  signal axi_chip2chip_decoder_inst_n_6 : STD_LOGIC;
  signal axi_chip2chip_decoder_inst_n_60 : STD_LOGIC;
  signal axi_chip2chip_decoder_inst_n_61 : STD_LOGIC;
  signal axi_chip2chip_decoder_inst_n_62 : STD_LOGIC;
  signal axi_chip2chip_decoder_inst_n_63 : STD_LOGIC;
  signal axi_chip2chip_decoder_inst_n_64 : STD_LOGIC;
  signal axi_chip2chip_decoder_inst_n_65 : STD_LOGIC;
  signal axi_chip2chip_tdm_inst_n_4 : STD_LOGIC;
  signal axi_chip2chip_tdm_inst_n_5 : STD_LOGIC;
  signal axi_chip2chip_tdm_inst_n_7 : STD_LOGIC;
  signal axi_chip2chip_tdm_inst_n_8 : STD_LOGIC;
  signal \axi_chip2chip_unpacker_inst/p_0_in1_in\ : STD_LOGIC;
  signal \axi_chip2chip_unpacker_inst/p_0_in1_in_0\ : STD_LOGIC;
  signal br_ch_data_valid : STD_LOGIC;
  signal br_fifo_reset : STD_LOGIC;
  signal br_flow_control : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ch0_valid0 : STD_LOGIC;
  signal ch1_valid0 : STD_LOGIC;
  signal ch2_valid0 : STD_LOGIC;
  signal ecc_enc_out : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal fifo_empty : STD_LOGIC;
  signal fifo_empty_1 : STD_LOGIC;
  signal fifo_empty_2 : STD_LOGIC;
  signal load_s1_from_s2 : STD_LOGIC;
  signal next_int_ch1_ready : STD_LOGIC;
  signal next_int_ch2_ready : STD_LOGIC;
  signal next_int_ch3_ready : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_ch_data_valid : STD_LOGIC;
  signal reg_slice_user_data : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal reg_slice_user_data_ready : STD_LOGIC;
  signal reg_slice_user_data_valid : STD_LOGIC;
  signal rx_dec_data : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal rx_ecc_dec_data : STD_LOGIC_VECTOR ( 55 downto 2 );
  signal rx_ecc_dec_error : STD_LOGIC;
  signal rx_ecc_dec_error_flop : STD_LOGIC;
  signal rx_intr_data : STD_LOGIC;
  signal rx_intr_data17_in : STD_LOGIC;
  signal send_ch0 : STD_LOGIC;
  signal slave_ecc_error : STD_LOGIC;
  signal slot_count : STD_LOGIC_VECTOR ( 0 to 0 );
  signal slot_select : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal tdm_data_out : STD_LOGIC_VECTOR ( 53 downto 0 );
  signal tdm_user_data_ready : STD_LOGIC;
  signal tdm_user_data_valid : STD_LOGIC;
  signal tx_ch0_tdm_data : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal tx_ch0_valid : STD_LOGIC;
  signal wd_ch_data : STD_LOGIC_VECTOR ( 37 downto 0 );
begin
\/RAM_reg_0_63_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \axi_chip2chip_async_fifo_inst/full_int\,
      I1 => axi_chip2chip_b_fifo_inst_n_2,
      I2 => br_ch_data_valid,
      I3 => \axi_chip2chip_async_fifo_inst/wr_rst_busy\,
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out\(6),
      I5 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out\(7),
      O => \/RAM_reg_0_63_0_2_i_1_n_0\
    );
\/RAM_reg_128_191_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out\(6),
      I1 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out\(7),
      I2 => \axi_chip2chip_async_fifo_inst/wr_rst_busy\,
      I3 => br_ch_data_valid,
      I4 => axi_chip2chip_b_fifo_inst_n_2,
      I5 => \axi_chip2chip_async_fifo_inst/full_int\,
      O => \/RAM_reg_128_191_0_2_i_1_n_0\
    );
\/RAM_reg_192_255_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \axi_chip2chip_async_fifo_inst/full_int\,
      I1 => axi_chip2chip_b_fifo_inst_n_2,
      I2 => br_ch_data_valid,
      I3 => \axi_chip2chip_async_fifo_inst/wr_rst_busy\,
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out\(6),
      I5 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out\(7),
      O => \/RAM_reg_192_255_0_2_i_1_n_0\
    );
\/RAM_reg_64_127_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out\(7),
      I1 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out\(6),
      I2 => \axi_chip2chip_async_fifo_inst/wr_rst_busy\,
      I3 => br_ch_data_valid,
      I4 => axi_chip2chip_b_fifo_inst_n_2,
      I5 => \axi_chip2chip_async_fifo_inst/full_int\,
      O => \/RAM_reg_64_127_0_2_i_1_n_0\
    );
\/gpr1.dout_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_chip2chip_b_fifo_inst_n_16,
      I1 => axi_chip2chip_b_fifo_inst_n_13,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(7),
      I3 => axi_chip2chip_b_fifo_inst_n_10,
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(6),
      I5 => axi_chip2chip_b_fifo_inst_n_3,
      O => p_0_out(0)
    );
\/gpr1.dout_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_chip2chip_b_fifo_inst_n_17,
      I1 => axi_chip2chip_b_fifo_inst_n_14,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(7),
      I3 => axi_chip2chip_b_fifo_inst_n_11,
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(6),
      I5 => axi_chip2chip_b_fifo_inst_n_4,
      O => p_0_out(1)
    );
\/gpr1.dout_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_chip2chip_b_fifo_inst_n_18,
      I1 => axi_chip2chip_b_fifo_inst_n_15,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(7),
      I3 => axi_chip2chip_b_fifo_inst_n_12,
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(6),
      I5 => axi_chip2chip_b_fifo_inst_n_5,
      O => p_0_out(2)
    );
\/gpr1.dout_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_chip2chip_b_fifo_inst_n_28,
      I1 => axi_chip2chip_b_fifo_inst_n_25,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(7),
      I3 => axi_chip2chip_b_fifo_inst_n_22,
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(6),
      I5 => axi_chip2chip_b_fifo_inst_n_19,
      O => p_0_out(3)
    );
\/gpr1.dout_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_chip2chip_b_fifo_inst_n_29,
      I1 => axi_chip2chip_b_fifo_inst_n_26,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(7),
      I3 => axi_chip2chip_b_fifo_inst_n_23,
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(6),
      I5 => axi_chip2chip_b_fifo_inst_n_20,
      O => p_0_out(4)
    );
\/gpr1.dout_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_chip2chip_b_fifo_inst_n_30,
      I1 => axi_chip2chip_b_fifo_inst_n_27,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(7),
      I3 => axi_chip2chip_b_fifo_inst_n_24,
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(6),
      I5 => axi_chip2chip_b_fifo_inst_n_21,
      O => p_0_out(5)
    );
\/gpr1.dout_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_chip2chip_b_fifo_inst_n_40,
      I1 => axi_chip2chip_b_fifo_inst_n_37,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(7),
      I3 => axi_chip2chip_b_fifo_inst_n_34,
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(6),
      I5 => axi_chip2chip_b_fifo_inst_n_31,
      O => p_0_out(6)
    );
\/gpr1.dout_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_chip2chip_b_fifo_inst_n_41,
      I1 => axi_chip2chip_b_fifo_inst_n_38,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(7),
      I3 => axi_chip2chip_b_fifo_inst_n_35,
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(6),
      I5 => axi_chip2chip_b_fifo_inst_n_32,
      O => p_0_out(7)
    );
\/gpr1.dout_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => axi_chip2chip_b_fifo_inst_n_42,
      I1 => axi_chip2chip_b_fifo_inst_n_39,
      I2 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(7),
      I3 => axi_chip2chip_b_fifo_inst_n_36,
      I4 => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(6),
      I5 => axi_chip2chip_b_fifo_inst_n_33,
      O => p_0_out(8)
    );
\aurora_ecc_io_stage.axi_chip2chip_sync_cell_master_ecc_err_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_sync_cell
     port map (
      axi_c2c_multi_bit_error_out => axi_c2c_multi_bit_error_out,
      in0(0) => rx_ecc_dec_error_flop,
      \out\ => slave_ecc_error,
      s_aclk => s_aclk
    );
\aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_ecc_dec
     port map (
      axi_c2c_aurora_rx_tdata(63 downto 0) => axi_c2c_aurora_rx_tdata(63 downto 0),
      axi_c2c_aurora_rx_tvalid => axi_c2c_aurora_rx_tvalid,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      ch0_valid0 => ch0_valid0,
      ch1_valid0 => ch1_valid0,
      ch2_valid0 => ch2_valid0,
      data_out(52 downto 3) => rx_ecc_dec_data(55 downto 6),
      data_out(2 downto 0) => rx_ecc_dec_data(4 downto 2),
      ecc_error => rx_ecc_dec_error,
      rx_phy_ready => rx_phy_ready,
      rx_user_reset => rx_user_reset
    );
\aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_ecc_enc
     port map (
      D(6) => ecc_enc_out(63),
      D(5 downto 0) => ecc_enc_out(61 downto 56),
      Q(43) => reg_slice_user_data(53),
      Q(42 downto 0) => reg_slice_user_data(42 downto 0),
      \storage_data2_reg[60]\ => \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_10\,
      \storage_data2_reg[60]_0\ => \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_11\,
      \storage_data2_reg[60]_1\ => \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_12\,
      \storage_data2_reg[63]\ => \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_7\,
      \storage_data2_reg[63]_0\ => \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_8\,
      \storage_data2_reg[63]_1\ => \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_9\
    );
\aurora_ecc_io_stage.ecc_in_reg_slice_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_asitv10_axisc_register_slice
     port map (
      D(1) => \aurora_ecc_io_stage.ecc_in_reg_slice_inst_n_0\,
      D(0) => \aurora_ecc_io_stage.ecc_in_reg_slice_inst_n_1\,
      E(0) => \axi_chip2chip_unpacker_inst/p_0_in1_in_0\,
      Q(1) => \aurora_ecc_io_stage.tdm_out_reg_slice_inst_n_3\,
      Q(0) => \aurora_ecc_io_stage.tdm_out_reg_slice_inst_n_4\,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      empty_fwft_i_reg => fifo_empty,
      \mux_by_4.data_count_reg[0]\(0) => \axi_chip2chip_unpacker_inst/p_0_in1_in\,
      \out\ => fifo_empty_1,
      out0(0) => load_s1_from_s2,
      reg_slice_user_data_ready => reg_slice_user_data_ready,
      rx_user_reset => rx_user_reset,
      send_ch0 => send_ch0,
      \slot_count_reg[0]\(0) => \aurora_ecc_io_stage.ecc_in_reg_slice_inst_n_6\,
      \slot_count_reg[0]_0\(0) => slot_count(0),
      slot_select(1 downto 0) => slot_select(2 downto 1),
      \state_reg[0]_0\(0) => reg_slice_user_data_valid,
      \storage_data1_reg[10]_0\ => \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_8\,
      \storage_data1_reg[15]_0\ => \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_12\,
      \storage_data1_reg[18]_0\ => \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_10\,
      \storage_data1_reg[20]_0\ => \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_11\,
      \storage_data1_reg[29]_0\ => \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_7\,
      \storage_data1_reg[32]_0\ => \aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst_n_9\,
      \storage_data2_reg[55]\(43) => reg_slice_user_data(53),
      \storage_data2_reg[55]\(42 downto 0) => reg_slice_user_data(42 downto 0),
      \tdm_data_out_reg[53]\(43) => tdm_data_out(53),
      \tdm_data_out_reg[53]\(42 downto 0) => tdm_data_out(42 downto 0),
      tdm_user_data_ready => tdm_user_data_ready,
      tdm_user_data_valid => tdm_user_data_valid,
      tx_phy_ready => tx_phy_ready
    );
\aurora_ecc_io_stage.rx_ecc_dec_error_flop_reg\: unisim.vcomponents.FDRE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => rx_ecc_dec_error,
      Q => rx_ecc_dec_error_flop,
      R => rx_user_reset
    );
\aurora_ecc_io_stage.tdm_out_reg_slice_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_asitv10_axisc_register_slice__parameterized0\
     port map (
      D(50) => ecc_enc_out(63),
      D(49 downto 44) => ecc_enc_out(61 downto 56),
      D(43) => reg_slice_user_data(53),
      D(42 downto 0) => reg_slice_user_data(42 downto 0),
      Q(1) => \aurora_ecc_io_stage.tdm_out_reg_slice_inst_n_3\,
      Q(0) => \aurora_ecc_io_stage.tdm_out_reg_slice_inst_n_4\,
      axi_c2c_aurora_tx_tdata(50 downto 0) => axi_c2c_aurora_tx_tdata(50 downto 0),
      axi_c2c_aurora_tx_tready => axi_c2c_aurora_tx_tready,
      axi_c2c_aurora_tx_tvalid => axi_c2c_aurora_tx_tvalid,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      out0(0) => load_s1_from_s2,
      reg_slice_user_data_ready => reg_slice_user_data_ready,
      rx_user_reset => rx_user_reset,
      \state_reg[0]_0\(0) => reg_slice_user_data_valid,
      \storage_data2_reg[63]_0\(1) => \aurora_ecc_io_stage.ecc_in_reg_slice_inst_n_0\,
      \storage_data2_reg[63]_0\(0) => \aurora_ecc_io_stage.ecc_in_reg_slice_inst_n_1\
    );
aw_fifo_reset_reg: unisim.vcomponents.FDPE
     port map (
      C => axi_c2c_phy_clk,
      CE => '1',
      D => rx_phy_ready_reg,
      PRE => axi_reset,
      Q => br_fifo_reset
    );
axi_chip2chip_ar_fifo_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_awr_fifo
     port map (
      E(0) => \axi_chip2chip_unpacker_inst/p_0_in1_in\,
      Q(0) => aw_dec_flow_control(1),
      \auto_neg_intr_gen.send_ch0_reg\ => axi_chip2chip_ch0_ctrl_inst_n_8,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      empty_fwft_i_reg => axi_chip2chip_aw_fifo_inst_n_14,
      next_int_ch2_ready => next_int_ch2_ready,
      \out\ => fifo_empty,
      rx_user_reset => rx_user_reset,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      \s_axi_arburst[1]\(18 downto 0) => \s_axi_arburst[1]\(18 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_ready_i_reg => axi_chip2chip_tdm_inst_n_5,
      slot_select(0) => slot_select(2),
      \tdm_data_out_reg[10]\ => axi_chip2chip_ar_fifo_inst_n_8,
      \tdm_data_out_reg[11]\ => axi_chip2chip_ar_fifo_inst_n_7,
      \tdm_data_out_reg[12]\ => axi_chip2chip_ar_fifo_inst_n_6,
      \tdm_data_out_reg[13]\ => axi_chip2chip_ar_fifo_inst_n_5,
      \tdm_data_out_reg[14]\ => axi_chip2chip_ar_fifo_inst_n_4,
      \tdm_data_out_reg[15]\ => axi_chip2chip_ar_fifo_inst_n_3,
      \tdm_data_out_reg[16]\ => axi_chip2chip_ar_fifo_inst_n_2,
      \tdm_data_out_reg[17]\ => axi_chip2chip_ar_fifo_inst_n_1,
      \tdm_data_out_reg[5]\ => axi_chip2chip_ar_fifo_inst_n_13,
      \tdm_data_out_reg[6]\ => axi_chip2chip_ar_fifo_inst_n_12,
      \tdm_data_out_reg[7]\ => axi_chip2chip_ar_fifo_inst_n_11,
      \tdm_data_out_reg[8]\ => axi_chip2chip_ar_fifo_inst_n_10,
      \tdm_data_out_reg[9]\ => axi_chip2chip_ar_fifo_inst_n_9,
      tdm_user_data_ready => tdm_user_data_ready,
      tx_phy_ready => tx_phy_ready
    );
axi_chip2chip_aw_fifo_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_awr_fifo_0
     port map (
      D(1) => axi_chip2chip_aw_fifo_inst_n_8,
      D(0) => axi_chip2chip_aw_fifo_inst_n_9,
      DIADI(18 downto 0) => DIADI(18 downto 0),
      E(0) => \axi_chip2chip_unpacker_inst/p_0_in1_in_0\,
      Q(1 downto 0) => wd_ch_data(5 downto 4),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \ctrl_info_reg[0]\(0) => aw_dec_flow_control(0),
      \out\ => fifo_empty_1,
      rx_user_reset => rx_user_reset,
      s_aclk => s_aclk,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      slot_select(1) => slot_select(3),
      slot_select(0) => slot_select(1),
      \slot_select_reg[1]\ => axi_chip2chip_aw_fifo_inst_n_14,
      \slot_select_reg[2]\ => axi_chip2chip_ar_fifo_inst_n_8,
      \slot_select_reg[2]_0\ => axi_chip2chip_ar_fifo_inst_n_9,
      \tdm_data_out_reg[11]\ => axi_chip2chip_aw_fifo_inst_n_7,
      \tdm_data_out_reg[12]\ => axi_chip2chip_aw_fifo_inst_n_6,
      \tdm_data_out_reg[13]\ => axi_chip2chip_aw_fifo_inst_n_5,
      \tdm_data_out_reg[14]\ => axi_chip2chip_aw_fifo_inst_n_4,
      \tdm_data_out_reg[15]\ => axi_chip2chip_aw_fifo_inst_n_3,
      \tdm_data_out_reg[16]\ => axi_chip2chip_aw_fifo_inst_n_2,
      \tdm_data_out_reg[17]\ => axi_chip2chip_aw_fifo_inst_n_1,
      \tdm_data_out_reg[5]\ => axi_chip2chip_aw_fifo_inst_n_13,
      \tdm_data_out_reg[6]\ => axi_chip2chip_aw_fifo_inst_n_12,
      \tdm_data_out_reg[7]\ => axi_chip2chip_aw_fifo_inst_n_11,
      \tdm_data_out_reg[8]\ => axi_chip2chip_aw_fifo_inst_n_10,
      tdm_user_data_ready => tdm_user_data_ready,
      tx_phy_ready => tx_phy_ready
    );
axi_chip2chip_b_fifo_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_b_fifo
     port map (
      D(0) => br_flow_control(1),
      Q(8 downto 0) => rx_dec_data(8 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_ch_data_valid => br_ch_data_valid,
      br_fifo_reset => br_fifo_reset,
      \gc0.count_d1_reg[7]\(8 downto 0) => p_0_out(8 downto 0),
      \gic0.gc0.count_d1_reg[7]\ => \axi_chip2chip_async_fifo_inst/full_int\,
      \gic0.gc0.count_d1_reg[7]_0\ => axi_chip2chip_b_fifo_inst_n_2,
      \gic0.gc0.count_d2_reg[6]\ => \/RAM_reg_128_191_0_2_i_1_n_0\,
      \gic0.gc0.count_d2_reg[7]\ => \/RAM_reg_64_127_0_2_i_1_n_0\,
      \gnxpm_cdc.rd_pntr_gc_reg[7]\(1 downto 0) => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out\(7 downto 6),
      \gnxpm_cdc.wr_pntr_gc_reg[7]\(1 downto 0) => \axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out\(7 downto 6),
      \gpr1.dout_i_reg[0]\ => axi_chip2chip_b_fifo_inst_n_3,
      \gpr1.dout_i_reg[0]_0\ => axi_chip2chip_b_fifo_inst_n_10,
      \gpr1.dout_i_reg[0]_1\ => axi_chip2chip_b_fifo_inst_n_13,
      \gpr1.dout_i_reg[0]_2\ => axi_chip2chip_b_fifo_inst_n_16,
      \gpr1.dout_i_reg[1]\ => axi_chip2chip_b_fifo_inst_n_4,
      \gpr1.dout_i_reg[1]_0\ => axi_chip2chip_b_fifo_inst_n_11,
      \gpr1.dout_i_reg[1]_1\ => axi_chip2chip_b_fifo_inst_n_14,
      \gpr1.dout_i_reg[1]_2\ => axi_chip2chip_b_fifo_inst_n_17,
      \gpr1.dout_i_reg[2]\ => axi_chip2chip_b_fifo_inst_n_5,
      \gpr1.dout_i_reg[2]_0\ => axi_chip2chip_b_fifo_inst_n_12,
      \gpr1.dout_i_reg[2]_1\ => axi_chip2chip_b_fifo_inst_n_15,
      \gpr1.dout_i_reg[2]_2\ => axi_chip2chip_b_fifo_inst_n_18,
      \gpr1.dout_i_reg[3]\ => axi_chip2chip_b_fifo_inst_n_19,
      \gpr1.dout_i_reg[3]_0\ => axi_chip2chip_b_fifo_inst_n_22,
      \gpr1.dout_i_reg[3]_1\ => axi_chip2chip_b_fifo_inst_n_25,
      \gpr1.dout_i_reg[3]_2\ => axi_chip2chip_b_fifo_inst_n_28,
      \gpr1.dout_i_reg[4]\ => axi_chip2chip_b_fifo_inst_n_20,
      \gpr1.dout_i_reg[4]_0\ => axi_chip2chip_b_fifo_inst_n_23,
      \gpr1.dout_i_reg[4]_1\ => axi_chip2chip_b_fifo_inst_n_26,
      \gpr1.dout_i_reg[4]_2\ => axi_chip2chip_b_fifo_inst_n_29,
      \gpr1.dout_i_reg[5]\ => axi_chip2chip_b_fifo_inst_n_21,
      \gpr1.dout_i_reg[5]_0\ => axi_chip2chip_b_fifo_inst_n_24,
      \gpr1.dout_i_reg[5]_1\ => axi_chip2chip_b_fifo_inst_n_27,
      \gpr1.dout_i_reg[5]_2\ => axi_chip2chip_b_fifo_inst_n_30,
      \gpr1.dout_i_reg[6]\ => axi_chip2chip_b_fifo_inst_n_31,
      \gpr1.dout_i_reg[6]_0\ => axi_chip2chip_b_fifo_inst_n_34,
      \gpr1.dout_i_reg[6]_1\ => axi_chip2chip_b_fifo_inst_n_37,
      \gpr1.dout_i_reg[6]_2\ => axi_chip2chip_b_fifo_inst_n_40,
      \gpr1.dout_i_reg[7]\ => axi_chip2chip_b_fifo_inst_n_32,
      \gpr1.dout_i_reg[7]_0\ => axi_chip2chip_b_fifo_inst_n_35,
      \gpr1.dout_i_reg[7]_1\ => axi_chip2chip_b_fifo_inst_n_38,
      \gpr1.dout_i_reg[7]_2\ => axi_chip2chip_b_fifo_inst_n_41,
      \gpr1.dout_i_reg[8]\ => axi_chip2chip_b_fifo_inst_n_33,
      \gpr1.dout_i_reg[8]_0\ => axi_chip2chip_b_fifo_inst_n_36,
      \gpr1.dout_i_reg[8]_1\ => axi_chip2chip_b_fifo_inst_n_39,
      \gpr1.dout_i_reg[8]_2\ => axi_chip2chip_b_fifo_inst_n_42,
      \out\ => \axi_chip2chip_async_fifo_inst/wr_rst_busy\,
      ram_full_i_reg => \/RAM_reg_0_63_0_2_i_1_n_0\,
      ram_full_i_reg_0 => \/RAM_reg_192_255_0_2_i_1_n_0\,
      s_aclk => s_aclk,
      s_axi_bready => s_axi_bready,
      \s_axi_bresp[1]\(8 downto 0) => \s_axi_bresp[1]\(8 downto 0),
      s_axi_bvalid => s_axi_bvalid
    );
axi_chip2chip_ch0_ctrl_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_ch0_ctrl
     port map (
      CO(0) => rx_intr_data17_in,
      D(3 downto 0) => D(3 downto 0),
      E(0) => rx_intr_data,
      Q => tx_ch0_valid,
      S(3) => axi_chip2chip_decoder_inst_n_49,
      S(2) => axi_chip2chip_decoder_inst_n_50,
      S(1) => axi_chip2chip_decoder_inst_n_51,
      S(0) => axi_chip2chip_decoder_inst_n_52,
      \auto_neg_intr_gen.tx_ch0_data_reg[3]_0\(2 downto 0) => Q(2 downto 0),
      axi_c2c_m2s_intr_in(3 downto 0) => axi_c2c_m2s_intr_in(3 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      axi_c2c_s2m_intr_out(3 downto 0) => axi_c2c_s2m_intr_out(3 downto 0),
      axi_reset => axi_reset,
      \ctrl_info_reg[1]\ => axi_chip2chip_decoder_inst_n_6,
      \ctrl_info_reg[2]\(0) => aw_dec_flow_control(2),
      \data_out_reg[24]\(3) => axi_chip2chip_decoder_inst_n_53,
      \data_out_reg[24]\(2) => axi_chip2chip_decoder_inst_n_54,
      \data_out_reg[24]\(1) => axi_chip2chip_decoder_inst_n_55,
      \data_out_reg[24]\(0) => axi_chip2chip_decoder_inst_n_56,
      \data_out_reg[36]\(3) => axi_chip2chip_decoder_inst_n_57,
      \data_out_reg[36]\(2) => axi_chip2chip_decoder_inst_n_58,
      \data_out_reg[36]\(1) => axi_chip2chip_decoder_inst_n_59,
      \data_out_reg[36]\(0) => axi_chip2chip_decoder_inst_n_60,
      \data_out_reg[48]\(3) => axi_chip2chip_decoder_inst_n_61,
      \data_out_reg[48]\(2) => axi_chip2chip_decoder_inst_n_62,
      \data_out_reg[48]\(1) => axi_chip2chip_decoder_inst_n_63,
      \data_out_reg[48]\(0) => axi_chip2chip_decoder_inst_n_64,
      \data_out_reg[49]\(0) => axi_chip2chip_decoder_inst_n_65,
      \data_out_reg[6]\(6 downto 0) => rx_dec_data(6 downto 0),
      empty_fwft_i_reg => axi_chip2chip_aw_fifo_inst_n_14,
      empty_fwft_i_reg_0 => fifo_empty_2,
      next_int_ch1_ready => next_int_ch1_ready,
      \out\ => slave_ecc_error,
      rx_user_reset => rx_user_reset,
      s_aclk => s_aclk,
      send_ch0 => send_ch0,
      \slot_count_reg[1]\ => axi_chip2chip_tdm_inst_n_7,
      \slot_count_reg[2]\ => axi_chip2chip_tdm_inst_n_8,
      \slot_select_reg[0]\ => axi_chip2chip_tdm_inst_n_4,
      \slot_select_reg[1]\ => axi_chip2chip_ch0_ctrl_inst_n_8,
      tdm_user_data_ready => tdm_user_data_ready,
      tx_ch0_tdm_data(6) => tx_ch0_tdm_data(20),
      tx_ch0_tdm_data(5) => tx_ch0_tdm_data(15),
      tx_ch0_tdm_data(4) => tx_ch0_tdm_data(6),
      tx_ch0_tdm_data(3 downto 0) => tx_ch0_tdm_data(3 downto 0),
      tx_phy_ctrl(1 downto 0) => tx_phy_ctrl(1 downto 0),
      tx_phy_ready => tx_phy_ready
    );
axi_chip2chip_decoder_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_decoder
     port map (
      CO(0) => rx_intr_data17_in,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(41 downto 0) => rx_dec_data(41 downto 0),
      E(0) => rx_intr_data,
      Q(2 downto 0) => aw_dec_flow_control(2 downto 0),
      S(3) => axi_chip2chip_decoder_inst_n_49,
      S(2) => axi_chip2chip_decoder_inst_n_50,
      S(1) => axi_chip2chip_decoder_inst_n_51,
      S(0) => axi_chip2chip_decoder_inst_n_52,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_ch_data_valid => br_ch_data_valid,
      ch0_valid0 => ch0_valid0,
      ch1_valid0 => ch1_valid0,
      ch2_valid0 => ch2_valid0,
      data_out(52 downto 3) => rx_ecc_dec_data(55 downto 6),
      data_out(2 downto 0) => rx_ecc_dec_data(4 downto 2),
      empty_fwft_i_reg => fifo_empty_1,
      empty_fwft_i_reg_0 => fifo_empty,
      \intr_data_reg[3]\(3) => axi_chip2chip_decoder_inst_n_53,
      \intr_data_reg[3]\(2) => axi_chip2chip_decoder_inst_n_54,
      \intr_data_reg[3]\(1) => axi_chip2chip_decoder_inst_n_55,
      \intr_data_reg[3]\(0) => axi_chip2chip_decoder_inst_n_56,
      \intr_data_reg[3]_0\(3) => axi_chip2chip_decoder_inst_n_57,
      \intr_data_reg[3]_0\(2) => axi_chip2chip_decoder_inst_n_58,
      \intr_data_reg[3]_0\(1) => axi_chip2chip_decoder_inst_n_59,
      \intr_data_reg[3]_0\(0) => axi_chip2chip_decoder_inst_n_60,
      \intr_data_reg[3]_1\(3) => axi_chip2chip_decoder_inst_n_61,
      \intr_data_reg[3]_1\(2) => axi_chip2chip_decoder_inst_n_62,
      \intr_data_reg[3]_1\(1) => axi_chip2chip_decoder_inst_n_63,
      \intr_data_reg[3]_1\(0) => axi_chip2chip_decoder_inst_n_64,
      \intr_data_reg[3]_2\(0) => axi_chip2chip_decoder_inst_n_65,
      next_int_ch3_ready => next_int_ch3_ready,
      \out\ => fifo_empty_2,
      rd_ch_data_valid => rd_ch_data_valid,
      rx_user_reset => rx_user_reset,
      send_ch0 => send_ch0,
      \slot_count_reg[2]\ => axi_chip2chip_tdm_inst_n_8,
      \slot_select_reg[1]\ => axi_chip2chip_decoder_inst_n_6,
      tx_phy_ready => tx_phy_ready
    );
axi_chip2chip_r_fifo_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_awr_fifo__parameterized1\
     port map (
      D(0) => br_flow_control(0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \data_out_reg[41]\(41 downto 0) => rx_dec_data(41 downto 0),
      rd_ch_data_valid => rd_ch_data_valid,
      s_aclk => s_aclk,
      \s_axi_rdata[31]\(41 downto 0) => \s_axi_rdata[31]\(41 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid
    );
axi_chip2chip_tdm_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_tdm
     port map (
      D(0) => \aurora_ecc_io_stage.ecc_in_reg_slice_inst_n_6\,
      Q => tx_ch0_valid,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      empty_fwft_i_reg => fifo_empty_2,
      empty_fwft_i_reg_0 => fifo_empty,
      \goreg_bm.dout_i_reg[37]\(35 downto 4) => wd_ch_data(37 downto 6),
      \goreg_bm.dout_i_reg[37]\(3 downto 0) => wd_ch_data(3 downto 0),
      next_int_ch1_ready => next_int_ch1_ready,
      next_int_ch2_ready => next_int_ch2_ready,
      next_int_ch3_ready => next_int_ch3_ready,
      \out\ => fifo_empty_1,
      rx_user_reset => rx_user_reset,
      send_ch0 => send_ch0,
      \slot_count_reg[1]_0\(0) => slot_count(0),
      slot_select(2 downto 0) => slot_select(3 downto 1),
      \slot_select_reg[1]_0\ => axi_chip2chip_tdm_inst_n_7,
      \slot_select_reg[1]_1\ => axi_chip2chip_aw_fifo_inst_n_6,
      \slot_select_reg[1]_10\ => axi_chip2chip_aw_fifo_inst_n_12,
      \slot_select_reg[1]_11\ => axi_chip2chip_aw_fifo_inst_n_13,
      \slot_select_reg[1]_2\ => axi_chip2chip_aw_fifo_inst_n_5,
      \slot_select_reg[1]_3\ => axi_chip2chip_aw_fifo_inst_n_4,
      \slot_select_reg[1]_4\ => axi_chip2chip_aw_fifo_inst_n_3,
      \slot_select_reg[1]_5\ => axi_chip2chip_aw_fifo_inst_n_2,
      \slot_select_reg[1]_6\ => axi_chip2chip_aw_fifo_inst_n_1,
      \slot_select_reg[1]_7\ => axi_chip2chip_aw_fifo_inst_n_7,
      \slot_select_reg[1]_8\ => axi_chip2chip_aw_fifo_inst_n_10,
      \slot_select_reg[1]_9\ => axi_chip2chip_aw_fifo_inst_n_11,
      \slot_select_reg[2]_0\ => axi_chip2chip_tdm_inst_n_5,
      \slot_select_reg[2]_1\ => axi_chip2chip_ar_fifo_inst_n_6,
      \slot_select_reg[2]_10\ => axi_chip2chip_ar_fifo_inst_n_12,
      \slot_select_reg[2]_11\ => axi_chip2chip_ar_fifo_inst_n_13,
      \slot_select_reg[2]_2\ => axi_chip2chip_ar_fifo_inst_n_5,
      \slot_select_reg[2]_3\ => axi_chip2chip_ar_fifo_inst_n_4,
      \slot_select_reg[2]_4\ => axi_chip2chip_ar_fifo_inst_n_3,
      \slot_select_reg[2]_5\ => axi_chip2chip_ar_fifo_inst_n_2,
      \slot_select_reg[2]_6\ => axi_chip2chip_ar_fifo_inst_n_1,
      \slot_select_reg[2]_7\ => axi_chip2chip_ar_fifo_inst_n_7,
      \slot_select_reg[2]_8\ => axi_chip2chip_ar_fifo_inst_n_10,
      \slot_select_reg[2]_9\ => axi_chip2chip_ar_fifo_inst_n_11,
      \slot_select_reg[3]_0\ => axi_chip2chip_tdm_inst_n_8,
      \slot_select_reg[3]_1\(3) => axi_chip2chip_aw_fifo_inst_n_8,
      \slot_select_reg[3]_1\(2) => axi_chip2chip_aw_fifo_inst_n_9,
      \slot_select_reg[3]_1\(1 downto 0) => br_flow_control(1 downto 0),
      \storage_data2_reg[44]\(43) => tdm_data_out(53),
      \storage_data2_reg[44]\(42 downto 0) => tdm_data_out(42 downto 0),
      \tdm_data_out_reg[4]_0\ => axi_chip2chip_tdm_inst_n_4,
      tdm_user_data_ready => tdm_user_data_ready,
      tdm_user_data_valid => tdm_user_data_valid,
      tx_ch0_tdm_data(6) => tx_ch0_tdm_data(20),
      tx_ch0_tdm_data(5) => tx_ch0_tdm_data(15),
      tx_ch0_tdm_data(4) => tx_ch0_tdm_data(6),
      tx_ch0_tdm_data(3 downto 0) => tx_ch0_tdm_data(3 downto 0),
      tx_phy_ready => tx_phy_ready
    );
axi_chip2chip_w_fifo_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_awr_fifo__parameterized0\
     port map (
      Q(37 downto 0) => wd_ch_data(37 downto 0),
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      br_fifo_reset => br_fifo_reset,
      \out\ => fifo_empty_2,
      s_aclk => s_aclk,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      \s_axi_wstrb[3]\(5 downto 0) => \s_axi_wstrb[3]\(5 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      slot_select(0) => slot_select(3),
      tdm_user_data_ready => tdm_user_data_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 is
  port (
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    axi_c2c_m2s_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_s2m_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_aclk : in STD_LOGIC;
    m_aresetn : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    axi_c2c_s2m_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_m2s_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    idelay_ref_clk : in STD_LOGIC;
    axi_c2c_phy_clk : in STD_LOGIC;
    axi_c2c_selio_tx_clk_out : out STD_LOGIC;
    axi_c2c_selio_tx_data_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_selio_rx_clk_in : in STD_LOGIC;
    axi_c2c_selio_rx_data_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_selio_tx_diff_clk_out_p : out STD_LOGIC;
    axi_c2c_selio_tx_diff_clk_out_n : out STD_LOGIC;
    axi_c2c_selio_tx_diff_data_out_p : out STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_selio_tx_diff_data_out_n : out STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_selio_rx_diff_clk_in_p : in STD_LOGIC;
    axi_c2c_selio_rx_diff_clk_in_n : in STD_LOGIC;
    axi_c2c_selio_rx_diff_data_in_p : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_selio_rx_diff_data_in_n : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axi_c2c_aurora_channel_up : in STD_LOGIC;
    axi_c2c_aurora_tx_tready : in STD_LOGIC;
    axi_c2c_aurora_tx_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_c2c_aurora_tx_tvalid : out STD_LOGIC;
    axi_c2c_aurora_rx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_c2c_aurora_rx_tvalid : in STD_LOGIC;
    aurora_do_cc : out STD_LOGIC;
    aurora_pma_init_in : in STD_LOGIC;
    aurora_init_clk : in STD_LOGIC;
    aurora_pma_init_out : out STD_LOGIC;
    aurora_mmcm_not_locked : in STD_LOGIC;
    aurora_reset_pb : out STD_LOGIC;
    axi_c2c_config_error_out : out STD_LOGIC;
    axi_c2c_link_status_out : out STD_LOGIC;
    axi_c2c_multi_bit_error_out : out STD_LOGIC;
    axi_c2c_link_error_out : out STD_LOGIC;
    m_aclk_out : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_arprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    m_axi_lite_aclk : in STD_LOGIC;
    m_axi_lite_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_lite_awprot : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_lite_awvalid : out STD_LOGIC;
    m_axi_lite_awready : in STD_LOGIC;
    m_axi_lite_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_lite_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_lite_wvalid : out STD_LOGIC;
    m_axi_lite_wready : in STD_LOGIC;
    m_axi_lite_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_lite_bvalid : in STD_LOGIC;
    m_axi_lite_bready : out STD_LOGIC;
    m_axi_lite_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_lite_arprot : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_lite_arvalid : out STD_LOGIC;
    m_axi_lite_arready : in STD_LOGIC;
    m_axi_lite_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_lite_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_lite_rvalid : in STD_LOGIC;
    m_axi_lite_rready : out STD_LOGIC
  );
  attribute ADDR_MUX_RATIO : integer;
  attribute ADDR_MUX_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 4;
  attribute AFIFO_DATA_SIZE : integer;
  attribute AFIFO_DATA_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 51;
  attribute AFIFO_DATA_SIZE_M2 : integer;
  attribute AFIFO_DATA_SIZE_M2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 1;
  attribute AFIFO_DATA_SIZE_M3 : integer;
  attribute AFIFO_DATA_SIZE_M3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 0;
  attribute AFIFO_DATA_SIZE_M4 : integer;
  attribute AFIFO_DATA_SIZE_M4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 3;
  attribute AFIFO_TIE_WIDTH : integer;
  attribute AFIFO_TIE_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 2;
  attribute AFIFO_WIDTH : integer;
  attribute AFIFO_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 52;
  attribute AWB_FC_WIDTH : integer;
  attribute AWB_FC_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 2;
  attribute AXILITE_WIDTH : integer;
  attribute AXILITE_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 20;
  attribute BFIFO_DATA_SIZE : integer;
  attribute BFIFO_DATA_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 9;
  attribute BFIFO_WIDTH : integer;
  attribute BFIFO_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 9;
  attribute C_AURORA_WIDTH : integer;
  attribute C_AURORA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 64;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 32;
  attribute C_AXI_BRST_WIDTH : integer;
  attribute C_AXI_BRST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 2;
  attribute C_AXI_BUS_TYPE : integer;
  attribute C_AXI_BUS_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 0;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 7;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 8;
  attribute C_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_AXI_LITE_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 32;
  attribute C_AXI_LITE_DATA_WIDTH : integer;
  attribute C_AXI_LITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 32;
  attribute C_AXI_LITE_PROT_WIDTH : integer;
  attribute C_AXI_LITE_PROT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 2;
  attribute C_AXI_LITE_RESP_WIDTH : integer;
  attribute C_AXI_LITE_RESP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 2;
  attribute C_AXI_LITE_STB_WIDTH : integer;
  attribute C_AXI_LITE_STB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 4;
  attribute C_AXI_RESP_WIDTH : integer;
  attribute C_AXI_RESP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 2;
  attribute C_AXI_SIZE_WIDTH : integer;
  attribute C_AXI_SIZE_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 3;
  attribute C_AXI_SIZE_WIDTH_INTERNAL : integer;
  attribute C_AXI_SIZE_WIDTH_INTERNAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 2;
  attribute C_AXI_STB_WIDTH : integer;
  attribute C_AXI_STB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 4;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 1;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 0;
  attribute C_DISABLE_CLK_SHIFT : integer;
  attribute C_DISABLE_CLK_SHIFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 0;
  attribute C_DISABLE_DESKEW : integer;
  attribute C_DISABLE_DESKEW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 0;
  attribute C_ECC_ENABLE : integer;
  attribute C_ECC_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is "zynq";
  attribute C_INCLUDE_AXILITE : integer;
  attribute C_INCLUDE_AXILITE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is "axi_c2c";
  attribute C_INTERFACE_MODE : integer;
  attribute C_INTERFACE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 1;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 2;
  attribute C_INTERRUPT_WIDTH : integer;
  attribute C_INTERRUPT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 4;
  attribute C_MASTER_FPGA : integer;
  attribute C_MASTER_FPGA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 1;
  attribute C_NUM_OF_IO : integer;
  attribute C_NUM_OF_IO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 20;
  attribute C_PHY_SELECT : integer;
  attribute C_PHY_SELECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 1;
  attribute C_SELECTIO_DDR : integer;
  attribute C_SELECTIO_DDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 0;
  attribute C_SELECTIO_PHY_CLK : integer;
  attribute C_SELECTIO_PHY_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 100;
  attribute C_SELECTIO_WIDTH : integer;
  attribute C_SELECTIO_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 9;
  attribute C_SIMULATION : integer;
  attribute C_SIMULATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 0;
  attribute C_SYNC_STAGE : integer;
  attribute C_SYNC_STAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 3;
  attribute C_USE_DIFF_CLK : integer;
  attribute C_USE_DIFF_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 0;
  attribute C_USE_DIFF_IO : integer;
  attribute C_USE_DIFF_IO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 0;
  attribute C_WIDTH_CONVERSION : integer;
  attribute C_WIDTH_CONVERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 2;
  attribute DATA_MUX_RATIO : integer;
  attribute DATA_MUX_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is "yes";
  attribute EN_ECC : integer;
  attribute EN_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 1;
  attribute PHY_CTRL_WIDTH : integer;
  attribute PHY_CTRL_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 3;
  attribute PHY_DATA_WIDTH : integer;
  attribute PHY_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 64;
  attribute RB_FC_WIDTH : integer;
  attribute RB_FC_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 3;
  attribute RFIFO_DATA_SIZE : integer;
  attribute RFIFO_DATA_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 42;
  attribute RFIFO_DATA_SIZE_M2 : integer;
  attribute RFIFO_DATA_SIZE_M2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 0;
  attribute RFIFO_DATA_SIZE_M3 : integer;
  attribute RFIFO_DATA_SIZE_M3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 0;
  attribute RFIFO_DATA_SIZE_M4 : integer;
  attribute RFIFO_DATA_SIZE_M4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 2;
  attribute RFIFO_TIE_WIDTH : integer;
  attribute RFIFO_TIE_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 1;
  attribute RFIFO_WIDTH : integer;
  attribute RFIFO_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 42;
  attribute TDM_ID_WIDTH : integer;
  attribute TDM_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 2;
  attribute TDM_VAL_BITS : integer;
  attribute TDM_VAL_BITS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 1;
  attribute WFIFO_DATA_SIZE : integer;
  attribute WFIFO_DATA_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 38;
  attribute WFIFO_DATA_SIZE_M2 : integer;
  attribute WFIFO_DATA_SIZE_M2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 0;
  attribute WFIFO_DATA_SIZE_M3 : integer;
  attribute WFIFO_DATA_SIZE_M3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 2;
  attribute WFIFO_DATA_SIZE_M4 : integer;
  attribute WFIFO_DATA_SIZE_M4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 2;
  attribute WFIFO_TIE_WIDTH : integer;
  attribute WFIFO_TIE_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 1;
  attribute WFIFO_WIDTH : integer;
  attribute WFIFO_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 : entity is 38;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11 is
  signal \<const0>\ : STD_LOGIC;
  signal \^axi_c2c_aurora_tx_tdata\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_reset : STD_LOGIC;
  signal \master_fpga_gen.axi_chip2chip_master_phy_inst_n_10\ : STD_LOGIC;
  signal \master_fpga_gen.axi_chip2chip_master_phy_inst_n_11\ : STD_LOGIC;
  signal \master_fpga_gen.axi_chip2chip_master_phy_inst_n_14\ : STD_LOGIC;
  signal \master_fpga_gen.axi_chip2chip_master_phy_inst_n_8\ : STD_LOGIC;
  signal \master_fpga_gen.axi_chip2chip_master_phy_inst_n_9\ : STD_LOGIC;
  signal rx_phy_ready : STD_LOGIC;
  signal rx_user_reset : STD_LOGIC;
  signal sync_intr_in_d1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal tx_phy_ctrl : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tx_phy_ready : STD_LOGIC;
begin
  axi_c2c_aurora_tx_tdata(63) <= \^axi_c2c_aurora_tx_tdata\(63);
  axi_c2c_aurora_tx_tdata(62) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(61 downto 56) <= \^axi_c2c_aurora_tx_tdata\(61 downto 56);
  axi_c2c_aurora_tx_tdata(55) <= \^axi_c2c_aurora_tx_tdata\(54);
  axi_c2c_aurora_tx_tdata(54) <= \^axi_c2c_aurora_tx_tdata\(54);
  axi_c2c_aurora_tx_tdata(53) <= \^axi_c2c_aurora_tx_tdata\(54);
  axi_c2c_aurora_tx_tdata(52) <= \^axi_c2c_aurora_tx_tdata\(54);
  axi_c2c_aurora_tx_tdata(51) <= \^axi_c2c_aurora_tx_tdata\(54);
  axi_c2c_aurora_tx_tdata(50) <= \^axi_c2c_aurora_tx_tdata\(54);
  axi_c2c_aurora_tx_tdata(49) <= \^axi_c2c_aurora_tx_tdata\(54);
  axi_c2c_aurora_tx_tdata(48) <= \^axi_c2c_aurora_tx_tdata\(54);
  axi_c2c_aurora_tx_tdata(47) <= \^axi_c2c_aurora_tx_tdata\(54);
  axi_c2c_aurora_tx_tdata(46) <= \^axi_c2c_aurora_tx_tdata\(54);
  axi_c2c_aurora_tx_tdata(45) <= \^axi_c2c_aurora_tx_tdata\(54);
  axi_c2c_aurora_tx_tdata(44) <= \^axi_c2c_aurora_tx_tdata\(54);
  axi_c2c_aurora_tx_tdata(43) <= \^axi_c2c_aurora_tx_tdata\(54);
  axi_c2c_aurora_tx_tdata(42 downto 0) <= \^axi_c2c_aurora_tx_tdata\(42 downto 0);
  axi_c2c_m2s_intr_out(3) <= \<const0>\;
  axi_c2c_m2s_intr_out(2) <= \<const0>\;
  axi_c2c_m2s_intr_out(1) <= \<const0>\;
  axi_c2c_m2s_intr_out(0) <= \<const0>\;
  axi_c2c_selio_tx_clk_out <= \<const0>\;
  axi_c2c_selio_tx_data_out(8) <= \<const0>\;
  axi_c2c_selio_tx_data_out(7) <= \<const0>\;
  axi_c2c_selio_tx_data_out(6) <= \<const0>\;
  axi_c2c_selio_tx_data_out(5) <= \<const0>\;
  axi_c2c_selio_tx_data_out(4) <= \<const0>\;
  axi_c2c_selio_tx_data_out(3) <= \<const0>\;
  axi_c2c_selio_tx_data_out(2) <= \<const0>\;
  axi_c2c_selio_tx_data_out(1) <= \<const0>\;
  axi_c2c_selio_tx_data_out(0) <= \<const0>\;
  axi_c2c_selio_tx_diff_clk_out_n <= \<const0>\;
  axi_c2c_selio_tx_diff_clk_out_p <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(8) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(7) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(6) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(5) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(4) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(3) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(2) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(1) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_n(0) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(8) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(7) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(6) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(5) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(4) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(3) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(2) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(1) <= \<const0>\;
  axi_c2c_selio_tx_diff_data_out_p(0) <= \<const0>\;
  m_aclk_out <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arid(6) <= \<const0>\;
  m_axi_arid(5) <= \<const0>\;
  m_axi_arid(4) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awid(6) <= \<const0>\;
  m_axi_awid(5) <= \<const0>\;
  m_axi_awid(4) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_lite_araddr(31) <= \<const0>\;
  m_axi_lite_araddr(30) <= \<const0>\;
  m_axi_lite_araddr(29) <= \<const0>\;
  m_axi_lite_araddr(28) <= \<const0>\;
  m_axi_lite_araddr(27) <= \<const0>\;
  m_axi_lite_araddr(26) <= \<const0>\;
  m_axi_lite_araddr(25) <= \<const0>\;
  m_axi_lite_araddr(24) <= \<const0>\;
  m_axi_lite_araddr(23) <= \<const0>\;
  m_axi_lite_araddr(22) <= \<const0>\;
  m_axi_lite_araddr(21) <= \<const0>\;
  m_axi_lite_araddr(20) <= \<const0>\;
  m_axi_lite_araddr(19) <= \<const0>\;
  m_axi_lite_araddr(18) <= \<const0>\;
  m_axi_lite_araddr(17) <= \<const0>\;
  m_axi_lite_araddr(16) <= \<const0>\;
  m_axi_lite_araddr(15) <= \<const0>\;
  m_axi_lite_araddr(14) <= \<const0>\;
  m_axi_lite_araddr(13) <= \<const0>\;
  m_axi_lite_araddr(12) <= \<const0>\;
  m_axi_lite_araddr(11) <= \<const0>\;
  m_axi_lite_araddr(10) <= \<const0>\;
  m_axi_lite_araddr(9) <= \<const0>\;
  m_axi_lite_araddr(8) <= \<const0>\;
  m_axi_lite_araddr(7) <= \<const0>\;
  m_axi_lite_araddr(6) <= \<const0>\;
  m_axi_lite_araddr(5) <= \<const0>\;
  m_axi_lite_araddr(4) <= \<const0>\;
  m_axi_lite_araddr(3) <= \<const0>\;
  m_axi_lite_araddr(2) <= \<const0>\;
  m_axi_lite_araddr(1) <= \<const0>\;
  m_axi_lite_araddr(0) <= \<const0>\;
  m_axi_lite_arprot(1) <= \<const0>\;
  m_axi_lite_arprot(0) <= \<const0>\;
  m_axi_lite_arvalid <= \<const0>\;
  m_axi_lite_awaddr(31) <= \<const0>\;
  m_axi_lite_awaddr(30) <= \<const0>\;
  m_axi_lite_awaddr(29) <= \<const0>\;
  m_axi_lite_awaddr(28) <= \<const0>\;
  m_axi_lite_awaddr(27) <= \<const0>\;
  m_axi_lite_awaddr(26) <= \<const0>\;
  m_axi_lite_awaddr(25) <= \<const0>\;
  m_axi_lite_awaddr(24) <= \<const0>\;
  m_axi_lite_awaddr(23) <= \<const0>\;
  m_axi_lite_awaddr(22) <= \<const0>\;
  m_axi_lite_awaddr(21) <= \<const0>\;
  m_axi_lite_awaddr(20) <= \<const0>\;
  m_axi_lite_awaddr(19) <= \<const0>\;
  m_axi_lite_awaddr(18) <= \<const0>\;
  m_axi_lite_awaddr(17) <= \<const0>\;
  m_axi_lite_awaddr(16) <= \<const0>\;
  m_axi_lite_awaddr(15) <= \<const0>\;
  m_axi_lite_awaddr(14) <= \<const0>\;
  m_axi_lite_awaddr(13) <= \<const0>\;
  m_axi_lite_awaddr(12) <= \<const0>\;
  m_axi_lite_awaddr(11) <= \<const0>\;
  m_axi_lite_awaddr(10) <= \<const0>\;
  m_axi_lite_awaddr(9) <= \<const0>\;
  m_axi_lite_awaddr(8) <= \<const0>\;
  m_axi_lite_awaddr(7) <= \<const0>\;
  m_axi_lite_awaddr(6) <= \<const0>\;
  m_axi_lite_awaddr(5) <= \<const0>\;
  m_axi_lite_awaddr(4) <= \<const0>\;
  m_axi_lite_awaddr(3) <= \<const0>\;
  m_axi_lite_awaddr(2) <= \<const0>\;
  m_axi_lite_awaddr(1) <= \<const0>\;
  m_axi_lite_awaddr(0) <= \<const0>\;
  m_axi_lite_awprot(1) <= \<const0>\;
  m_axi_lite_awprot(0) <= \<const0>\;
  m_axi_lite_awvalid <= \<const0>\;
  m_axi_lite_bready <= \<const0>\;
  m_axi_lite_rready <= \<const0>\;
  m_axi_lite_wdata(31) <= \<const0>\;
  m_axi_lite_wdata(30) <= \<const0>\;
  m_axi_lite_wdata(29) <= \<const0>\;
  m_axi_lite_wdata(28) <= \<const0>\;
  m_axi_lite_wdata(27) <= \<const0>\;
  m_axi_lite_wdata(26) <= \<const0>\;
  m_axi_lite_wdata(25) <= \<const0>\;
  m_axi_lite_wdata(24) <= \<const0>\;
  m_axi_lite_wdata(23) <= \<const0>\;
  m_axi_lite_wdata(22) <= \<const0>\;
  m_axi_lite_wdata(21) <= \<const0>\;
  m_axi_lite_wdata(20) <= \<const0>\;
  m_axi_lite_wdata(19) <= \<const0>\;
  m_axi_lite_wdata(18) <= \<const0>\;
  m_axi_lite_wdata(17) <= \<const0>\;
  m_axi_lite_wdata(16) <= \<const0>\;
  m_axi_lite_wdata(15) <= \<const0>\;
  m_axi_lite_wdata(14) <= \<const0>\;
  m_axi_lite_wdata(13) <= \<const0>\;
  m_axi_lite_wdata(12) <= \<const0>\;
  m_axi_lite_wdata(11) <= \<const0>\;
  m_axi_lite_wdata(10) <= \<const0>\;
  m_axi_lite_wdata(9) <= \<const0>\;
  m_axi_lite_wdata(8) <= \<const0>\;
  m_axi_lite_wdata(7) <= \<const0>\;
  m_axi_lite_wdata(6) <= \<const0>\;
  m_axi_lite_wdata(5) <= \<const0>\;
  m_axi_lite_wdata(4) <= \<const0>\;
  m_axi_lite_wdata(3) <= \<const0>\;
  m_axi_lite_wdata(2) <= \<const0>\;
  m_axi_lite_wdata(1) <= \<const0>\;
  m_axi_lite_wdata(0) <= \<const0>\;
  m_axi_lite_wstrb(3) <= \<const0>\;
  m_axi_lite_wstrb(2) <= \<const0>\;
  m_axi_lite_wstrb(1) <= \<const0>\;
  m_axi_lite_wstrb(0) <= \<const0>\;
  m_axi_lite_wvalid <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  s_axi_lite_arready <= \<const0>\;
  s_axi_lite_awready <= \<const0>\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_bvalid <= \<const0>\;
  s_axi_lite_rdata(31) <= \<const0>\;
  s_axi_lite_rdata(30) <= \<const0>\;
  s_axi_lite_rdata(29) <= \<const0>\;
  s_axi_lite_rdata(28) <= \<const0>\;
  s_axi_lite_rdata(27) <= \<const0>\;
  s_axi_lite_rdata(26) <= \<const0>\;
  s_axi_lite_rdata(25) <= \<const0>\;
  s_axi_lite_rdata(24) <= \<const0>\;
  s_axi_lite_rdata(23) <= \<const0>\;
  s_axi_lite_rdata(22) <= \<const0>\;
  s_axi_lite_rdata(21) <= \<const0>\;
  s_axi_lite_rdata(20) <= \<const0>\;
  s_axi_lite_rdata(19) <= \<const0>\;
  s_axi_lite_rdata(18) <= \<const0>\;
  s_axi_lite_rdata(17) <= \<const0>\;
  s_axi_lite_rdata(16) <= \<const0>\;
  s_axi_lite_rdata(15) <= \<const0>\;
  s_axi_lite_rdata(14) <= \<const0>\;
  s_axi_lite_rdata(13) <= \<const0>\;
  s_axi_lite_rdata(12) <= \<const0>\;
  s_axi_lite_rdata(11) <= \<const0>\;
  s_axi_lite_rdata(10) <= \<const0>\;
  s_axi_lite_rdata(9) <= \<const0>\;
  s_axi_lite_rdata(8) <= \<const0>\;
  s_axi_lite_rdata(7) <= \<const0>\;
  s_axi_lite_rdata(6) <= \<const0>\;
  s_axi_lite_rdata(5) <= \<const0>\;
  s_axi_lite_rdata(4) <= \<const0>\;
  s_axi_lite_rdata(3) <= \<const0>\;
  s_axi_lite_rdata(2) <= \<const0>\;
  s_axi_lite_rdata(1) <= \<const0>\;
  s_axi_lite_rdata(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axi_lite_rvalid <= \<const0>\;
  s_axi_lite_wready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\master_fpga_gen.axi_chip2chip_master_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_master
     port map (
      D(3) => \master_fpga_gen.axi_chip2chip_master_phy_inst_n_8\,
      D(2) => \master_fpga_gen.axi_chip2chip_master_phy_inst_n_9\,
      D(1) => \master_fpga_gen.axi_chip2chip_master_phy_inst_n_10\,
      D(0) => \master_fpga_gen.axi_chip2chip_master_phy_inst_n_11\,
      DIADI(18 downto 17) => s_axi_awburst(1 downto 0),
      DIADI(16 downto 15) => s_axi_awsize(1 downto 0),
      DIADI(14 downto 7) => s_axi_awlen(7 downto 0),
      DIADI(6 downto 0) => s_axi_awid(6 downto 0),
      Q(2 downto 0) => sync_intr_in_d1(3 downto 1),
      axi_c2c_aurora_rx_tdata(63 downto 0) => axi_c2c_aurora_rx_tdata(63 downto 0),
      axi_c2c_aurora_rx_tvalid => axi_c2c_aurora_rx_tvalid,
      axi_c2c_aurora_tx_tdata(50) => \^axi_c2c_aurora_tx_tdata\(63),
      axi_c2c_aurora_tx_tdata(49 downto 44) => \^axi_c2c_aurora_tx_tdata\(61 downto 56),
      axi_c2c_aurora_tx_tdata(43) => \^axi_c2c_aurora_tx_tdata\(54),
      axi_c2c_aurora_tx_tdata(42 downto 0) => \^axi_c2c_aurora_tx_tdata\(42 downto 0),
      axi_c2c_aurora_tx_tready => axi_c2c_aurora_tx_tready,
      axi_c2c_aurora_tx_tvalid => axi_c2c_aurora_tx_tvalid,
      axi_c2c_m2s_intr_in(3 downto 0) => axi_c2c_m2s_intr_in(3 downto 0),
      axi_c2c_multi_bit_error_out => axi_c2c_multi_bit_error_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      axi_c2c_s2m_intr_out(3 downto 0) => axi_c2c_s2m_intr_out(3 downto 0),
      axi_reset => axi_reset,
      rx_phy_ready => rx_phy_ready,
      rx_phy_ready_reg => \master_fpga_gen.axi_chip2chip_master_phy_inst_n_14\,
      rx_user_reset => rx_user_reset,
      s_aclk => s_aclk,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      \s_axi_arburst[1]\(18 downto 17) => s_axi_arburst(1 downto 0),
      \s_axi_arburst[1]\(16 downto 15) => s_axi_arsize(1 downto 0),
      \s_axi_arburst[1]\(14 downto 7) => s_axi_arlen(7 downto 0),
      \s_axi_arburst[1]\(6 downto 0) => s_axi_arid(6 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      \s_axi_bresp[1]\(8 downto 7) => s_axi_bresp(1 downto 0),
      \s_axi_bresp[1]\(6 downto 0) => s_axi_bid(6 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      \s_axi_rdata[31]\(41 downto 10) => s_axi_rdata(31 downto 0),
      \s_axi_rdata[31]\(9 downto 8) => s_axi_rresp(1 downto 0),
      \s_axi_rdata[31]\(7) => s_axi_rlast,
      \s_axi_rdata[31]\(6 downto 0) => s_axi_rid(6 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      \s_axi_wstrb[3]\(5 downto 2) => s_axi_wstrb(3 downto 0),
      \s_axi_wstrb[3]\(1) => s_axi_wlast,
      \s_axi_wstrb[3]\(0) => s_axi_wuser(0),
      s_axi_wvalid => s_axi_wvalid,
      tx_phy_ctrl(1 downto 0) => tx_phy_ctrl(1 downto 0),
      tx_phy_ready => tx_phy_ready
    );
\master_fpga_gen.axi_chip2chip_master_phy_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11_phy_if
     port map (
      D(3) => \master_fpga_gen.axi_chip2chip_master_phy_inst_n_8\,
      D(2) => \master_fpga_gen.axi_chip2chip_master_phy_inst_n_9\,
      D(1) => \master_fpga_gen.axi_chip2chip_master_phy_inst_n_10\,
      D(0) => \master_fpga_gen.axi_chip2chip_master_phy_inst_n_11\,
      Q(2 downto 0) => sync_intr_in_d1(3 downto 1),
      aurora_do_cc => aurora_do_cc,
      aurora_init_clk => aurora_init_clk,
      aurora_mmcm_not_locked => aurora_mmcm_not_locked,
      aurora_pma_init_in => aurora_pma_init_in,
      aurora_pma_init_out => aurora_pma_init_out,
      aurora_reset_pb => aurora_reset_pb,
      aw_fifo_reset_reg => \master_fpga_gen.axi_chip2chip_master_phy_inst_n_14\,
      axi_c2c_aurora_channel_up => axi_c2c_aurora_channel_up,
      axi_c2c_aurora_rx_tdata(44 downto 2) => axi_c2c_aurora_rx_tdata(47 downto 5),
      axi_c2c_aurora_rx_tdata(1 downto 0) => axi_c2c_aurora_rx_tdata(1 downto 0),
      axi_c2c_aurora_rx_tvalid => axi_c2c_aurora_rx_tvalid,
      axi_c2c_link_error_out => axi_c2c_link_error_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      axi_reset => axi_reset,
      \out\(1) => axi_c2c_link_status_out,
      \out\(0) => axi_c2c_config_error_out,
      rx_phy_ready => rx_phy_ready,
      rx_user_reset => rx_user_reset,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      tx_phy_ctrl(1 downto 0) => tx_phy_ctrl(1 downto 0),
      tx_phy_ready => tx_phy_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    axi_c2c_m2s_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_s2m_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    axi_c2c_aurora_channel_up : in STD_LOGIC;
    axi_c2c_aurora_tx_tready : in STD_LOGIC;
    axi_c2c_aurora_tx_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_c2c_aurora_tx_tvalid : out STD_LOGIC;
    axi_c2c_aurora_rx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_c2c_aurora_rx_tvalid : in STD_LOGIC;
    aurora_do_cc : out STD_LOGIC;
    aurora_pma_init_in : in STD_LOGIC;
    aurora_init_clk : in STD_LOGIC;
    aurora_pma_init_out : out STD_LOGIC;
    aurora_mmcm_not_locked : in STD_LOGIC;
    aurora_reset_pb : out STD_LOGIC;
    axi_c2c_config_error_out : out STD_LOGIC;
    axi_c2c_link_status_out : out STD_LOGIC;
    axi_c2c_multi_bit_error_out : out STD_LOGIC;
    axi_c2c_link_error_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "jtag_axi_axi_chip2chip_0_0,axi_chip2chip_v4_2_11,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_chip2chip_v4_2_11,Vivado 2016.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_axi_c2c_selio_tx_clk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_selio_tx_diff_clk_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_selio_tx_diff_clk_out_p_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_aclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_m2s_intr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_axi_c2c_selio_tx_data_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_axi_c2c_selio_tx_diff_data_out_n_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_axi_c2c_selio_tx_diff_data_out_p_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_lite_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_lite_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_lite_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_lite_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_lite_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_lite_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_lite_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_lite_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_s_axi_lite_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute ADDR_MUX_RATIO : integer;
  attribute ADDR_MUX_RATIO of inst : label is 4;
  attribute AFIFO_DATA_SIZE : integer;
  attribute AFIFO_DATA_SIZE of inst : label is 51;
  attribute AFIFO_DATA_SIZE_M2 : integer;
  attribute AFIFO_DATA_SIZE_M2 of inst : label is 1;
  attribute AFIFO_DATA_SIZE_M3 : integer;
  attribute AFIFO_DATA_SIZE_M3 of inst : label is 0;
  attribute AFIFO_DATA_SIZE_M4 : integer;
  attribute AFIFO_DATA_SIZE_M4 of inst : label is 3;
  attribute AFIFO_TIE_WIDTH : integer;
  attribute AFIFO_TIE_WIDTH of inst : label is 2;
  attribute AFIFO_WIDTH : integer;
  attribute AFIFO_WIDTH of inst : label is 52;
  attribute AWB_FC_WIDTH : integer;
  attribute AWB_FC_WIDTH of inst : label is 2;
  attribute AXILITE_WIDTH : integer;
  attribute AXILITE_WIDTH of inst : label is 20;
  attribute BFIFO_DATA_SIZE : integer;
  attribute BFIFO_DATA_SIZE of inst : label is 9;
  attribute BFIFO_WIDTH : integer;
  attribute BFIFO_WIDTH of inst : label is 9;
  attribute C_AURORA_WIDTH : integer;
  attribute C_AURORA_WIDTH of inst : label is 64;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_BRST_WIDTH : integer;
  attribute C_AXI_BRST_WIDTH of inst : label is 2;
  attribute C_AXI_BUS_TYPE : integer;
  attribute C_AXI_BUS_TYPE of inst : label is 0;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 7;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of inst : label is 8;
  attribute C_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_AXI_LITE_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_LITE_DATA_WIDTH : integer;
  attribute C_AXI_LITE_DATA_WIDTH of inst : label is 32;
  attribute C_AXI_LITE_PROT_WIDTH : integer;
  attribute C_AXI_LITE_PROT_WIDTH of inst : label is 2;
  attribute C_AXI_LITE_RESP_WIDTH : integer;
  attribute C_AXI_LITE_RESP_WIDTH of inst : label is 2;
  attribute C_AXI_LITE_STB_WIDTH : integer;
  attribute C_AXI_LITE_STB_WIDTH of inst : label is 4;
  attribute C_AXI_RESP_WIDTH : integer;
  attribute C_AXI_RESP_WIDTH of inst : label is 2;
  attribute C_AXI_SIZE_WIDTH : integer;
  attribute C_AXI_SIZE_WIDTH of inst : label is 3;
  attribute C_AXI_SIZE_WIDTH_INTERNAL : integer;
  attribute C_AXI_SIZE_WIDTH_INTERNAL of inst : label is 2;
  attribute C_AXI_STB_WIDTH : integer;
  attribute C_AXI_STB_WIDTH of inst : label is 4;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of inst : label is 0;
  attribute C_DISABLE_CLK_SHIFT : integer;
  attribute C_DISABLE_CLK_SHIFT of inst : label is 0;
  attribute C_DISABLE_DESKEW : integer;
  attribute C_DISABLE_DESKEW of inst : label is 0;
  attribute C_ECC_ENABLE : integer;
  attribute C_ECC_ENABLE of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynq";
  attribute C_INCLUDE_AXILITE : integer;
  attribute C_INCLUDE_AXILITE of inst : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of inst : label is "axi_c2c";
  attribute C_INTERFACE_MODE : integer;
  attribute C_INTERFACE_MODE of inst : label is 1;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of inst : label is 2;
  attribute C_INTERRUPT_WIDTH : integer;
  attribute C_INTERRUPT_WIDTH of inst : label is 4;
  attribute C_MASTER_FPGA : integer;
  attribute C_MASTER_FPGA of inst : label is 1;
  attribute C_NUM_OF_IO : integer;
  attribute C_NUM_OF_IO of inst : label is 20;
  attribute C_PHY_SELECT : integer;
  attribute C_PHY_SELECT of inst : label is 1;
  attribute C_SELECTIO_DDR : integer;
  attribute C_SELECTIO_DDR of inst : label is 0;
  attribute C_SELECTIO_PHY_CLK : integer;
  attribute C_SELECTIO_PHY_CLK of inst : label is 100;
  attribute C_SELECTIO_WIDTH : integer;
  attribute C_SELECTIO_WIDTH of inst : label is 9;
  attribute C_SIMULATION : integer;
  attribute C_SIMULATION of inst : label is 0;
  attribute C_SYNC_STAGE : integer;
  attribute C_SYNC_STAGE of inst : label is 3;
  attribute C_USE_DIFF_CLK : integer;
  attribute C_USE_DIFF_CLK of inst : label is 0;
  attribute C_USE_DIFF_IO : integer;
  attribute C_USE_DIFF_IO of inst : label is 0;
  attribute C_WIDTH_CONVERSION : integer;
  attribute C_WIDTH_CONVERSION of inst : label is 2;
  attribute DATA_MUX_RATIO : integer;
  attribute DATA_MUX_RATIO of inst : label is 1;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute EN_ECC : integer;
  attribute EN_ECC of inst : label is 1;
  attribute PHY_CTRL_WIDTH : integer;
  attribute PHY_CTRL_WIDTH of inst : label is 3;
  attribute PHY_DATA_WIDTH : integer;
  attribute PHY_DATA_WIDTH of inst : label is 64;
  attribute RB_FC_WIDTH : integer;
  attribute RB_FC_WIDTH of inst : label is 3;
  attribute RFIFO_DATA_SIZE : integer;
  attribute RFIFO_DATA_SIZE of inst : label is 42;
  attribute RFIFO_DATA_SIZE_M2 : integer;
  attribute RFIFO_DATA_SIZE_M2 of inst : label is 0;
  attribute RFIFO_DATA_SIZE_M3 : integer;
  attribute RFIFO_DATA_SIZE_M3 of inst : label is 0;
  attribute RFIFO_DATA_SIZE_M4 : integer;
  attribute RFIFO_DATA_SIZE_M4 of inst : label is 2;
  attribute RFIFO_TIE_WIDTH : integer;
  attribute RFIFO_TIE_WIDTH of inst : label is 1;
  attribute RFIFO_WIDTH : integer;
  attribute RFIFO_WIDTH of inst : label is 42;
  attribute TDM_ID_WIDTH : integer;
  attribute TDM_ID_WIDTH of inst : label is 2;
  attribute TDM_VAL_BITS : integer;
  attribute TDM_VAL_BITS of inst : label is 1;
  attribute WFIFO_DATA_SIZE : integer;
  attribute WFIFO_DATA_SIZE of inst : label is 38;
  attribute WFIFO_DATA_SIZE_M2 : integer;
  attribute WFIFO_DATA_SIZE_M2 of inst : label is 0;
  attribute WFIFO_DATA_SIZE_M3 : integer;
  attribute WFIFO_DATA_SIZE_M3 of inst : label is 2;
  attribute WFIFO_DATA_SIZE_M4 : integer;
  attribute WFIFO_DATA_SIZE_M4 of inst : label is 2;
  attribute WFIFO_TIE_WIDTH : integer;
  attribute WFIFO_TIE_WIDTH of inst : label is 1;
  attribute WFIFO_WIDTH : integer;
  attribute WFIFO_WIDTH of inst : label is 38;
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v4_2_11
     port map (
      aurora_do_cc => aurora_do_cc,
      aurora_init_clk => aurora_init_clk,
      aurora_mmcm_not_locked => aurora_mmcm_not_locked,
      aurora_pma_init_in => aurora_pma_init_in,
      aurora_pma_init_out => aurora_pma_init_out,
      aurora_reset_pb => aurora_reset_pb,
      axi_c2c_aurora_channel_up => axi_c2c_aurora_channel_up,
      axi_c2c_aurora_rx_tdata(63 downto 0) => axi_c2c_aurora_rx_tdata(63 downto 0),
      axi_c2c_aurora_rx_tvalid => axi_c2c_aurora_rx_tvalid,
      axi_c2c_aurora_tx_tdata(63 downto 0) => axi_c2c_aurora_tx_tdata(63 downto 0),
      axi_c2c_aurora_tx_tready => axi_c2c_aurora_tx_tready,
      axi_c2c_aurora_tx_tvalid => axi_c2c_aurora_tx_tvalid,
      axi_c2c_config_error_out => axi_c2c_config_error_out,
      axi_c2c_link_error_out => axi_c2c_link_error_out,
      axi_c2c_link_status_out => axi_c2c_link_status_out,
      axi_c2c_m2s_intr_in(3 downto 0) => axi_c2c_m2s_intr_in(3 downto 0),
      axi_c2c_m2s_intr_out(3 downto 0) => NLW_inst_axi_c2c_m2s_intr_out_UNCONNECTED(3 downto 0),
      axi_c2c_multi_bit_error_out => axi_c2c_multi_bit_error_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      axi_c2c_s2m_intr_in(3 downto 0) => B"0000",
      axi_c2c_s2m_intr_out(3 downto 0) => axi_c2c_s2m_intr_out(3 downto 0),
      axi_c2c_selio_rx_clk_in => '0',
      axi_c2c_selio_rx_data_in(8 downto 0) => B"000000000",
      axi_c2c_selio_rx_diff_clk_in_n => '0',
      axi_c2c_selio_rx_diff_clk_in_p => '0',
      axi_c2c_selio_rx_diff_data_in_n(8 downto 0) => B"000000000",
      axi_c2c_selio_rx_diff_data_in_p(8 downto 0) => B"000000000",
      axi_c2c_selio_tx_clk_out => NLW_inst_axi_c2c_selio_tx_clk_out_UNCONNECTED,
      axi_c2c_selio_tx_data_out(8 downto 0) => NLW_inst_axi_c2c_selio_tx_data_out_UNCONNECTED(8 downto 0),
      axi_c2c_selio_tx_diff_clk_out_n => NLW_inst_axi_c2c_selio_tx_diff_clk_out_n_UNCONNECTED,
      axi_c2c_selio_tx_diff_clk_out_p => NLW_inst_axi_c2c_selio_tx_diff_clk_out_p_UNCONNECTED,
      axi_c2c_selio_tx_diff_data_out_n(8 downto 0) => NLW_inst_axi_c2c_selio_tx_diff_data_out_n_UNCONNECTED(8 downto 0),
      axi_c2c_selio_tx_diff_data_out_p(8 downto 0) => NLW_inst_axi_c2c_selio_tx_diff_data_out_p_UNCONNECTED(8 downto 0),
      idelay_ref_clk => '0',
      m_aclk => '0',
      m_aclk_out => NLW_inst_m_aclk_out_UNCONNECTED,
      m_aresetn => '1',
      m_axi_araddr(31 downto 0) => NLW_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arid(6 downto 0) => NLW_inst_m_axi_arid_UNCONNECTED(6 downto 0),
      m_axi_arlen(7 downto 0) => NLW_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arready => '0',
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_arvalid => NLW_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awid(6 downto 0) => NLW_inst_m_axi_awid_UNCONNECTED(6 downto 0),
      m_axi_awlen(7 downto 0) => NLW_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awready => '0',
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awvalid => NLW_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(6 downto 0) => B"0000000",
      m_axi_bready => NLW_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_bvalid => '0',
      m_axi_lite_aclk => '0',
      m_axi_lite_araddr(31 downto 0) => NLW_inst_m_axi_lite_araddr_UNCONNECTED(31 downto 0),
      m_axi_lite_arprot(1 downto 0) => NLW_inst_m_axi_lite_arprot_UNCONNECTED(1 downto 0),
      m_axi_lite_arready => '0',
      m_axi_lite_arvalid => NLW_inst_m_axi_lite_arvalid_UNCONNECTED,
      m_axi_lite_awaddr(31 downto 0) => NLW_inst_m_axi_lite_awaddr_UNCONNECTED(31 downto 0),
      m_axi_lite_awprot(1 downto 0) => NLW_inst_m_axi_lite_awprot_UNCONNECTED(1 downto 0),
      m_axi_lite_awready => '0',
      m_axi_lite_awvalid => NLW_inst_m_axi_lite_awvalid_UNCONNECTED,
      m_axi_lite_bready => NLW_inst_m_axi_lite_bready_UNCONNECTED,
      m_axi_lite_bresp(1 downto 0) => B"00",
      m_axi_lite_bvalid => '0',
      m_axi_lite_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_lite_rready => NLW_inst_m_axi_lite_rready_UNCONNECTED,
      m_axi_lite_rresp(1 downto 0) => B"00",
      m_axi_lite_rvalid => '0',
      m_axi_lite_wdata(31 downto 0) => NLW_inst_m_axi_lite_wdata_UNCONNECTED(31 downto 0),
      m_axi_lite_wready => '0',
      m_axi_lite_wstrb(3 downto 0) => NLW_inst_m_axi_lite_wstrb_UNCONNECTED(3 downto 0),
      m_axi_lite_wvalid => NLW_inst_m_axi_lite_wvalid_UNCONNECTED,
      m_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_rid(6 downto 0) => B"0000000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_rvalid => '0',
      m_axi_wdata(31 downto 0) => NLW_inst_m_axi_wdata_UNCONNECTED(31 downto 0),
      m_axi_wlast => NLW_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(3 downto 0) => NLW_inst_m_axi_wstrb_UNCONNECTED(3 downto 0),
      m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_inst_m_axi_wvalid_UNCONNECTED,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arid(6 downto 0) => s_axi_arid(6 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awid(6 downto 0) => s_axi_awid(6 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awsize(2 downto 0) => s_axi_awsize(2 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(6 downto 0) => s_axi_bid(6 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_lite_aclk => '0',
      s_axi_lite_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_lite_arprot(1 downto 0) => B"00",
      s_axi_lite_arready => NLW_inst_s_axi_lite_arready_UNCONNECTED,
      s_axi_lite_arvalid => '0',
      s_axi_lite_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_lite_awprot(1 downto 0) => B"00",
      s_axi_lite_awready => NLW_inst_s_axi_lite_awready_UNCONNECTED,
      s_axi_lite_awvalid => '0',
      s_axi_lite_bready => '0',
      s_axi_lite_bresp(1 downto 0) => NLW_inst_s_axi_lite_bresp_UNCONNECTED(1 downto 0),
      s_axi_lite_bvalid => NLW_inst_s_axi_lite_bvalid_UNCONNECTED,
      s_axi_lite_rdata(31 downto 0) => NLW_inst_s_axi_lite_rdata_UNCONNECTED(31 downto 0),
      s_axi_lite_rready => '0',
      s_axi_lite_rresp(1 downto 0) => NLW_inst_s_axi_lite_rresp_UNCONNECTED(1 downto 0),
      s_axi_lite_rvalid => NLW_inst_s_axi_lite_rvalid_UNCONNECTED,
      s_axi_lite_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_lite_wready => NLW_inst_s_axi_lite_wready_UNCONNECTED,
      s_axi_lite_wstrb(3 downto 0) => B"0000",
      s_axi_lite_wvalid => '0',
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(6 downto 0) => s_axi_rid(6 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
