
PMSM_xsovis02.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b00  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000860  08004c88  08004c88  00014c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080054e8  080054e8  000154e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080054f0  080054f0  000154f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080054f4  080054f4  000154f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000001c  20000000  080054f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000868  2000001c  08005514  0002001c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000884  08005514  00020884  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001edd6  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003053  00000000  00000000  0003ee22  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00016d10  00000000  00000000  00041e75  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000f40  00000000  00000000  00058b88  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00003560  00000000  00000000  00059ac8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0002917e  00000000  00000000  0005d028  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00011938  00000000  00000000  000861a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00109821  00000000  00000000  00097ade  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      000000eb  00000000  00000000  001a12ff  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003790  00000000  00000000  001a13ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000001c 	.word	0x2000001c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004c70 	.word	0x08004c70

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000020 	.word	0x20000020
 80001c4:	08004c70 	.word	0x08004c70

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <HAL_TIM_PeriodElapsedCallback>:
//		  pointer++;
//	} else {
//		pointer = 0;
//	}*/
//	}
}
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <HAL_ADCEx_InjectedConvCpltCallback>:
// 50us period
void HAL_ADCEx_InjectedConvCpltCallback (ADC_HandleTypeDef * hadc)
 {
    HAL_GPIO_WritePin_Fast(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET) ;

	  measureI[0] = hadc1.Instance->JDR1; // (HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1));
 80004cc:	4ac7      	ldr	r2, [pc, #796]	; (80007ec <HAL_ADCEx_InjectedConvCpltCallback+0x320>)
	  measureI[1] = hadc1.Instance->JDR2; // (HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2));
	  measureI[2] = hadc1.Instance->JDR3; // (HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3));

	  // 6us
	  __HAL_SPI_ENABLE(&hspi3);
 80004ce:	4bc8      	ldr	r3, [pc, #800]	; (80007f0 <HAL_ADCEx_InjectedConvCpltCallback+0x324>)
void HAL_GPIO_WritePin_Fast(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
    if(PinState != GPIO_PIN_RESET)
    	GPIOx->BSRR = GPIO_Pin;
    else
        GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80004d0:	49c8      	ldr	r1, [pc, #800]	; (80007f4 <HAL_ADCEx_InjectedConvCpltCallback+0x328>)
	  measureI[0] = hadc1.Instance->JDR1; // (HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1));
 80004d2:	6812      	ldr	r2, [r2, #0]
	  __HAL_SPI_ENABLE(&hspi3);
 80004d4:	681b      	ldr	r3, [r3, #0]
        GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80004d6:	48c8      	ldr	r0, [pc, #800]	; (80007f8 <HAL_ADCEx_InjectedConvCpltCallback+0x32c>)
 {
 80004d8:	b570      	push	{r4, r5, r6, lr}
        GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80004da:	f44f 0500 	mov.w	r5, #8388608	; 0x800000
 80004de:	618d      	str	r5, [r1, #24]
	  measureI[0] = hadc1.Instance->JDR1; // (HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1));
 80004e0:	f8d2 6080 	ldr.w	r6, [r2, #128]	; 0x80
 80004e4:	4cc5      	ldr	r4, [pc, #788]	; (80007fc <HAL_ADCEx_InjectedConvCpltCallback+0x330>)
	  measureI[1] = hadc1.Instance->JDR2; // (HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2));
 80004e6:	f8d2 5084 	ldr.w	r5, [r2, #132]	; 0x84
	  measureI[2] = hadc1.Instance->JDR3; // (HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3));
 80004ea:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
	  __HAL_SPI_ENABLE(&hspi3);
 80004ee:	681a      	ldr	r2, [r3, #0]
	  measureI[1] = hadc1.Instance->JDR2; // (HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2));
 80004f0:	8065      	strh	r5, [r4, #2]
	  measureI[2] = hadc1.Instance->JDR3; // (HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3));
 80004f2:	80a1      	strh	r1, [r4, #4]
	  __HAL_SPI_ENABLE(&hspi3);
 80004f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
        GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80004f8:	f44f 2580 	mov.w	r5, #262144	; 0x40000
	  hspi3.Instance->DR = 0;
 80004fc:	2100      	movs	r1, #0
	  measureI[0] = hadc1.Instance->JDR1; // (HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1));
 80004fe:	8026      	strh	r6, [r4, #0]
	  __HAL_SPI_ENABLE(&hspi3);
 8000500:	601a      	str	r2, [r3, #0]
        GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000502:	6185      	str	r5, [r0, #24]
	  hspi3.Instance->DR = 0;
 8000504:	60d9      	str	r1, [r3, #12]
	  while ((hspi3.Instance->SR & SPI_FLAG_RXNE) == 0){}  	//Wait for Data Ready to Read
 8000506:	689a      	ldr	r2, [r3, #8]
 8000508:	07d2      	lsls	r2, r2, #31
 800050a:	d5fc      	bpl.n	8000506 <HAL_ADCEx_InjectedConvCpltCallback+0x3a>
	  spiRxBuffer = hspi3.Instance->DR;						//Read Data Register Directly
 800050c:	68da      	ldr	r2, [r3, #12]
	  encod = encoder*encoderConst*11.0f; // x / 16384 * 11 (polpares) (0.0 - 11.0)
 800050e:	eddf 7abc 	vldr	s15, [pc, #752]	; 8000800 <HAL_ADCEx_InjectedConvCpltCallback+0x334>
    	GPIOx->BSRR = GPIO_Pin;
 8000512:	48b9      	ldr	r0, [pc, #740]	; (80007f8 <HAL_ADCEx_InjectedConvCpltCallback+0x32c>)
	  angleRad = (encod - (int) encod) * twoPI;	// ((0.0 - 0.99) * 2PI
 8000514:	eddf 6abb 	vldr	s13, [pc, #748]	; 8000804 <HAL_ADCEx_InjectedConvCpltCallback+0x338>
	  spiRxBuffer = spiRxBuffer & 0x3FFE;
 8000518:	4dbb      	ldr	r5, [pc, #748]	; (8000808 <HAL_ADCEx_InjectedConvCpltCallback+0x33c>)
 800051a:	f643 71fe 	movw	r1, #16382	; 0x3ffe
 800051e:	4011      	ands	r1, r2
	  encoder = 0x3FFF-spiRxBuffer;
 8000520:	f5c1 527f 	rsb	r2, r1, #16320	; 0x3fc0
 8000524:	323f      	adds	r2, #63	; 0x3f
 8000526:	b292      	uxth	r2, r2
	  encod = encoder*encoderConst*11.0f; // x / 16384 * 11 (polpares) (0.0 - 11.0)
 8000528:	ee07 2a10 	vmov	s14, r2
 800052c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    	GPIOx->BSRR = GPIO_Pin;
 8000530:	2604      	movs	r6, #4
	  encod = encoder*encoderConst*11.0f; // x / 16384 * 11 (polpares) (0.0 - 11.0)
 8000532:	ee27 7a27 	vmul.f32	s14, s14, s15
    	GPIOx->BSRR = GPIO_Pin;
 8000536:	6186      	str	r6, [r0, #24]
	  angleRad = (encod - (int) encod) * twoPI;	// ((0.0 - 0.99) * 2PI
 8000538:	eefd 7ac7 	vcvt.s32.f32	s15, s14
	  __HAL_SPI_DISABLE(&hspi3);
 800053c:	6818      	ldr	r0, [r3, #0]
	  angleRad = (encod - (int) encod) * twoPI;	// ((0.0 - 0.99) * 2PI
 800053e:	4eb3      	ldr	r6, [pc, #716]	; (800080c <HAL_ADCEx_InjectedConvCpltCallback+0x340>)
 8000540:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	  __HAL_SPI_DISABLE(&hspi3);
 8000544:	f020 0040 	bic.w	r0, r0, #64	; 0x40
	  angleRad = (encod - (int) encod) * twoPI;	// ((0.0 - 0.99) * 2PI
 8000548:	ee77 7a67 	vsub.f32	s15, s14, s15
	  __HAL_SPI_DISABLE(&hspi3);
 800054c:	6018      	str	r0, [r3, #0]
	  angleRad = (encod - (int) encod) * twoPI;	// ((0.0 - 0.99) * 2PI
 800054e:	ee67 7aa6 	vmul.f32	s15, s15, s13
	  encoder = 0x3FFF-spiRxBuffer;
 8000552:	48af      	ldr	r0, [pc, #700]	; (8000810 <HAL_ADCEx_InjectedConvCpltCallback+0x344>)
	  encod = encoder*encoderConst*11.0f; // x / 16384 * 11 (polpares) (0.0 - 11.0)
 8000554:	4baf      	ldr	r3, [pc, #700]	; (8000814 <HAL_ADCEx_InjectedConvCpltCallback+0x348>)
	  spiRxBuffer = spiRxBuffer & 0x3FFE;
 8000556:	8029      	strh	r1, [r5, #0]
	  cosine = arm_sin_f32(angleRad);
 8000558:	eeb0 0a67 	vmov.f32	s0, s15
	  encoder = 0x3FFF-spiRxBuffer;
 800055c:	8002      	strh	r2, [r0, #0]
	  encod = encoder*encoderConst*11.0f; // x / 16384 * 11 (polpares) (0.0 - 11.0)
 800055e:	ed83 7a00 	vstr	s14, [r3]
	  angleRad = (encod - (int) encod) * twoPI;	// ((0.0 - 0.99) * 2PI
 8000562:	edc6 7a00 	vstr	s15, [r6]
	  cosine = arm_sin_f32(angleRad);
 8000566:	f004 fad3 	bl	8004b10 <arm_sin_f32>
 800056a:	4dab      	ldr	r5, [pc, #684]	; (8000818 <HAL_ADCEx_InjectedConvCpltCallback+0x34c>)
 800056c:	ed85 0a00 	vstr	s0, [r5]
	  sine = arm_cos_f32(angleRad);
 8000570:	ed96 0a00 	vldr	s0, [r6]
 8000574:	f004 fb10 	bl	8004b98 <arm_cos_f32>
	  measA = (1.5957f* (float) measureI[0])-3089.72f; // iA (mA)
 8000578:	8823      	ldrh	r3, [r4, #0]
 800057a:	eddf 6aa8 	vldr	s13, [pc, #672]	; 800081c <HAL_ADCEx_InjectedConvCpltCallback+0x350>
 800057e:	ed9f 4aa8 	vldr	s8, [pc, #672]	; 8000820 <HAL_ADCEx_InjectedConvCpltCallback+0x354>
	  beta  = 0.577f * (measB - measC);
 8000582:	ed9f 1aa8 	vldr	s2, [pc, #672]	; 8000824 <HAL_ADCEx_InjectedConvCpltCallback+0x358>
	  alpha = 0.333f * (2*measA - measB - measC);
 8000586:	eddf 1aa8 	vldr	s3, [pc, #672]	; 8000828 <HAL_ADCEx_InjectedConvCpltCallback+0x35c>
	  PV_id = cosine*alpha + sine*beta;
 800058a:	edd5 4a00 	vldr	s9, [r5]
	  if (sum_d > 10200.0f)
 800058e:	eddf 2aa7 	vldr	s5, [pc, #668]	; 800082c <HAL_ADCEx_InjectedConvCpltCallback+0x360>
	  measA = (1.5957f* (float) measureI[0])-3089.72f; // iA (mA)
 8000592:	49a7      	ldr	r1, [pc, #668]	; (8000830 <HAL_ADCEx_InjectedConvCpltCallback+0x364>)
	  measC = (1.5957f* (float) measureI[2])-3089.72f; // iC (mA)
 8000594:	4da7      	ldr	r5, [pc, #668]	; (8000834 <HAL_ADCEx_InjectedConvCpltCallback+0x368>)
	  sine = arm_cos_f32(angleRad);
 8000596:	4aa8      	ldr	r2, [pc, #672]	; (8000838 <HAL_ADCEx_InjectedConvCpltCallback+0x36c>)
	  e_d = SP_id - PV_id;
 8000598:	48a8      	ldr	r0, [pc, #672]	; (800083c <HAL_ADCEx_InjectedConvCpltCallback+0x370>)
	  sine = arm_cos_f32(angleRad);
 800059a:	ed82 0a00 	vstr	s0, [r2]
	  measA = (1.5957f* (float) measureI[0])-3089.72f; // iA (mA)
 800059e:	ee07 3a90 	vmov	s15, r3
	  measB = (1.5957f* (float) measureI[1])-3089.72f; // iB (mA)
 80005a2:	8863      	ldrh	r3, [r4, #2]
 80005a4:	4aa6      	ldr	r2, [pc, #664]	; (8000840 <HAL_ADCEx_InjectedConvCpltCallback+0x374>)
 80005a6:	ee03 3a90 	vmov	s7, r3
	  measC = (1.5957f* (float) measureI[2])-3089.72f; // iC (mA)
 80005aa:	88a3      	ldrh	r3, [r4, #4]
	  PV_id = cosine*alpha + sine*beta;
 80005ac:	4ca5      	ldr	r4, [pc, #660]	; (8000844 <HAL_ADCEx_InjectedConvCpltCallback+0x378>)
	  measB = (1.5957f* (float) measureI[1])-3089.72f; // iB (mA)
 80005ae:	eef8 3a63 	vcvt.f32.u32	s7, s7
 80005b2:	eeb0 7a66 	vmov.f32	s14, s13
 80005b6:	eea3 7a84 	vfma.f32	s14, s7, s8
	  measC = (1.5957f* (float) measureI[2])-3089.72f; // iC (mA)
 80005ba:	ee03 3a10 	vmov	s6, r3
	  measA = (1.5957f* (float) measureI[0])-3089.72f; // iA (mA)
 80005be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80005c2:	eeb0 2a66 	vmov.f32	s4, s13
 80005c6:	eea7 2a84 	vfma.f32	s4, s15, s8
	  e_d = SP_id - PV_id;
 80005ca:	4b9f      	ldr	r3, [pc, #636]	; (8000848 <HAL_ADCEx_InjectedConvCpltCallback+0x37c>)
	  measC = (1.5957f* (float) measureI[2])-3089.72f; // iC (mA)
 80005cc:	eeb8 3a43 	vcvt.f32.u32	s6, s6
	  measB = (1.5957f* (float) measureI[1])-3089.72f; // iB (mA)
 80005d0:	eef0 3a47 	vmov.f32	s7, s14
	  measC = (1.5957f* (float) measureI[2])-3089.72f; // iC (mA)
 80005d4:	eee3 6a04 	vfma.f32	s13, s6, s8
	  alpha = 0.333f * (2*measA - measB - measC);
 80005d8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80005dc:	eeb0 6a63 	vmov.f32	s12, s7
 80005e0:	ee92 6a07 	vfnms.f32	s12, s4, s14
	  beta  = 0.577f * (measB - measC);
 80005e4:	ee33 7ae6 	vsub.f32	s14, s7, s13
	  alpha = 0.333f * (2*measA - measB - measC);
 80005e8:	ee36 6a66 	vsub.f32	s12, s12, s13
	  beta  = 0.577f * (measB - measC);
 80005ec:	ee27 7a01 	vmul.f32	s14, s14, s2
	  alpha = 0.333f * (2*measA - measB - measC);
 80005f0:	ee26 6a21 	vmul.f32	s12, s12, s3
	  PV_id = cosine*alpha + sine*beta;
 80005f4:	ee20 4a07 	vmul.f32	s8, s0, s14
	  e_d = SP_id - PV_id;
 80005f8:	edd3 5a00 	vldr	s11, [r3]
	  e_q = SP_iq - PV_iq;
 80005fc:	4b93      	ldr	r3, [pc, #588]	; (800084c <HAL_ADCEx_InjectedConvCpltCallback+0x380>)
	  measA = (1.5957f* (float) measureI[0])-3089.72f; // iA (mA)
 80005fe:	ed81 2a00 	vstr	s4, [r1]
	  PV_id = cosine*alpha + sine*beta;
 8000602:	eea6 4a24 	vfma.f32	s8, s12, s9
	  PV_iq = -sine*alpha + cosine*beta;
 8000606:	4992      	ldr	r1, [pc, #584]	; (8000850 <HAL_ADCEx_InjectedConvCpltCallback+0x384>)
	  e_q = SP_iq - PV_iq;
 8000608:	ed93 5a00 	vldr	s10, [r3]
	  sum_d = sum_d + e_d;
 800060c:	4b91      	ldr	r3, [pc, #580]	; (8000854 <HAL_ADCEx_InjectedConvCpltCallback+0x388>)
	  measC = (1.5957f* (float) measureI[2])-3089.72f; // iC (mA)
 800060e:	edc5 6a00 	vstr	s13, [r5]
	  PV_iq = -sine*alpha + cosine*beta;
 8000612:	ee27 7a24 	vmul.f32	s14, s14, s9
	  sum_d = sum_d + e_d;
 8000616:	edd3 7a00 	vldr	s15, [r3]
	  if (sum_q > 10200.0f)
 800061a:	eddf 6a84 	vldr	s13, [pc, #528]	; 800082c <HAL_ADCEx_InjectedConvCpltCallback+0x360>
	  measB = (1.5957f* (float) measureI[1])-3089.72f; // iB (mA)
 800061e:	edc2 3a00 	vstr	s7, [r2]
 8000622:	eea0 7a46 	vfms.f32	s14, s0, s12
	  e_q = SP_iq - PV_iq;
 8000626:	4a8c      	ldr	r2, [pc, #560]	; (8000858 <HAL_ADCEx_InjectedConvCpltCallback+0x38c>)
	  e_d = SP_id - PV_id;
 8000628:	ee35 6ac4 	vsub.f32	s12, s11, s8
	  PV_iq = -sine*alpha + cosine*beta;
 800062c:	ed81 7a00 	vstr	s14, [r1]
	  sum_d = sum_d + e_d;
 8000630:	ee76 7a27 	vadd.f32	s15, s12, s15
	  e_q = SP_iq - PV_iq;
 8000634:	ee75 5a47 	vsub.f32	s11, s10, s14
	  if (sum_d > 10200.0f)
 8000638:	eef4 7ae2 	vcmpe.f32	s15, s5
 800063c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	  sum_d = sum_d + e_d;
 8000640:	bfd4      	ite	le
 8000642:	edc3 7a00 	vstrle	s15, [r3]
		  sum_d = 10200.0f;
 8000646:	edc3 2a00 	vstrgt	s5, [r3]
	  sum_q = sum_q + e_q;
 800064a:	4b84      	ldr	r3, [pc, #528]	; (800085c <HAL_ADCEx_InjectedConvCpltCallback+0x390>)
	  e_d = SP_id - PV_id;
 800064c:	ed80 6a00 	vstr	s12, [r0]
	  sum_q = sum_q + e_q;
 8000650:	ed93 7a00 	vldr	s14, [r3]
	  uq = K_q*e_q + Ki_q*sum_q;
 8000654:	4882      	ldr	r0, [pc, #520]	; (8000860 <HAL_ADCEx_InjectedConvCpltCallback+0x394>)
	  PV_id = cosine*alpha + sine*beta;
 8000656:	ed84 4a00 	vstr	s8, [r4]
	  sum_q = sum_q + e_q;
 800065a:	ee35 7a87 	vadd.f32	s14, s11, s14
		  sum_d = 10200.0f;
 800065e:	bfc8      	it	gt
 8000660:	eef0 7a62 	vmovgt.f32	s15, s5
	  if (sum_q > 10200.0f)
 8000664:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8000668:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	  sum_q = sum_q + e_q;
 800066c:	bfd4      	ite	le
 800066e:	ed83 7a00 	vstrle	s14, [r3]
	 		  sum_q = 10200.0f;
 8000672:	edc3 6a00 	vstrgt	s13, [r3]
	  uq = K_q*e_q + Ki_q*sum_q;
 8000676:	4b7b      	ldr	r3, [pc, #492]	; (8000864 <HAL_ADCEx_InjectedConvCpltCallback+0x398>)
 8000678:	ed90 4a00 	vldr	s8, [r0]
 800067c:	ed93 3a00 	vldr	s6, [r3]
	  ud = K_d*e_d + Ki_d*sum_d;
 8000680:	4b79      	ldr	r3, [pc, #484]	; (8000868 <HAL_ADCEx_InjectedConvCpltCallback+0x39c>)
	  if(uA < -10.2f)
 8000682:	ed9f 5a7a 	vldr	s10, [pc, #488]	; 800086c <HAL_ADCEx_InjectedConvCpltCallback+0x3a0>
	  ud = K_d*e_d + Ki_d*sum_d;
 8000686:	edd3 3a00 	vldr	s7, [r3]
 800068a:	4b79      	ldr	r3, [pc, #484]	; (8000870 <HAL_ADCEx_InjectedConvCpltCallback+0x3a4>)
	  e_q = SP_iq - PV_iq;
 800068c:	edc2 5a00 	vstr	s11, [r2]
	 		  sum_q = 10200.0f;
 8000690:	bfc8      	it	gt
 8000692:	eeb0 7a66 	vmovgt.f32	s14, s13
	  uq = K_q*e_q + Ki_q*sum_q;
 8000696:	ee27 7a03 	vmul.f32	s14, s14, s6
	  ud = K_d*e_d + Ki_d*sum_d;
 800069a:	edd3 6a00 	vldr	s13, [r3]
	  alpha = 0.333f * (2*measA - measB - measC);
 800069e:	4975      	ldr	r1, [pc, #468]	; (8000874 <HAL_ADCEx_InjectedConvCpltCallback+0x3a8>)
	  beta  = 0.577f * (measB - measC);
 80006a0:	4a75      	ldr	r2, [pc, #468]	; (8000878 <HAL_ADCEx_InjectedConvCpltCallback+0x3ac>)
	  uq = K_q*e_q + Ki_q*sum_q;
 80006a2:	4876      	ldr	r0, [pc, #472]	; (800087c <HAL_ADCEx_InjectedConvCpltCallback+0x3b0>)
	  ud = K_d*e_d + Ki_d*sum_d;
 80006a4:	4b76      	ldr	r3, [pc, #472]	; (8000880 <HAL_ADCEx_InjectedConvCpltCallback+0x3b4>)
	  uq = K_q*e_q + Ki_q*sum_q;
 80006a6:	eea5 7a84 	vfma.f32	s14, s11, s8
	  ud = K_d*e_d + Ki_d*sum_d;
 80006aa:	ee67 7aa3 	vmul.f32	s15, s15, s7
	  uq = K_q*e_q + Ki_q*sum_q;
 80006ae:	ed80 7a00 	vstr	s14, [r0]
	  ud = K_d*e_d + Ki_d*sum_d;
 80006b2:	eee6 7a26 	vfma.f32	s15, s12, s13
	  alpha = cosine*ud - sine*uq;
 80006b6:	ee67 6a40 	vnmul.f32	s13, s14, s0
	  beta  = sine*ud + cosine*uq;
 80006ba:	ee24 6a87 	vmul.f32	s12, s9, s14
	  alpha = cosine*ud - sine*uq;
 80006be:	eee4 6aa7 	vfma.f32	s13, s9, s15
	  beta  = sine*ud + cosine*uq;
 80006c2:	eea0 6a27 	vfma.f32	s12, s0, s15
	  if(uA < -10.2f)
 80006c6:	eef4 6ac5 	vcmpe.f32	s13, s10
 80006ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	  alpha = cosine*ud - sine*uq;
 80006ce:	edc1 6a00 	vstr	s13, [r1]
	  beta  = sine*ud + cosine*uq;
 80006d2:	ed82 6a00 	vstr	s12, [r2]
	  ud = K_d*e_d + Ki_d*sum_d;
 80006d6:	edc3 7a00 	vstr	s15, [r3]
	  if(uA < -10.2f)
 80006da:	d53c      	bpl.n	8000756 <HAL_ADCEx_InjectedConvCpltCallback+0x28a>
		  uA = -10.2f;
 80006dc:	4b69      	ldr	r3, [pc, #420]	; (8000884 <HAL_ADCEx_InjectedConvCpltCallback+0x3b8>)
 80006de:	f240 30e7 	movw	r0, #999	; 0x3e7
 80006e2:	ed83 5a00 	vstr	s10, [r3]
	  uB = (0.866f*beta - 0.5f*alpha);
 80006e6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80006ea:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80006ee:	ed9f 7a66 	vldr	s14, [pc, #408]	; 8000888 <HAL_ADCEx_InjectedConvCpltCallback+0x3bc>
	  if(uB < -10.2f)
 80006f2:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800086c <HAL_ADCEx_InjectedConvCpltCallback+0x3a0>
	  uB = (0.866f*beta - 0.5f*alpha);
 80006f6:	eef0 5a67 	vmov.f32	s11, s15
 80006fa:	eee6 5a07 	vfma.f32	s11, s12, s14
	  if(uB < -10.2f)
 80006fe:	eef4 5ae6 	vcmpe.f32	s11, s13
 8000702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	  uB = (0.866f*beta - 0.5f*alpha);
 8000706:	eeb0 7a65 	vmov.f32	s14, s11
	  if(uB < -10.2f)
 800070a:	d531      	bpl.n	8000770 <HAL_ADCEx_InjectedConvCpltCallback+0x2a4>
	  		  uB = -10.2f;
 800070c:	4b5f      	ldr	r3, [pc, #380]	; (800088c <HAL_ADCEx_InjectedConvCpltCallback+0x3c0>)
 800070e:	f240 31e7 	movw	r1, #999	; 0x3e7
 8000712:	edc3 6a00 	vstr	s13, [r3]
	  uC = (-0.866f*beta - 0.5f*alpha);
 8000716:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8000890 <HAL_ADCEx_InjectedConvCpltCallback+0x3c4>
	  if(uC < -10.2f)
 800071a:	ed9f 7a54 	vldr	s14, [pc, #336]	; 800086c <HAL_ADCEx_InjectedConvCpltCallback+0x3a0>
	  uC = (-0.866f*beta - 0.5f*alpha);
 800071e:	eee6 7a26 	vfma.f32	s15, s12, s13
	  if(uC < -10.2f)
 8000722:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800072a:	d458      	bmi.n	80007de <HAL_ADCEx_InjectedConvCpltCallback+0x312>
	  else if (uC > 10.2f)
 800072c:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8000894 <HAL_ADCEx_InjectedConvCpltCallback+0x3c8>
 8000730:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000738:	dd43      	ble.n	80007c2 <HAL_ADCEx_InjectedConvCpltCallback+0x2f6>
	  		  uC = 10.2f;
 800073a:	4b57      	ldr	r3, [pc, #348]	; (8000898 <HAL_ADCEx_InjectedConvCpltCallback+0x3cc>)
 800073c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000740:	ed83 7a00 	vstr	s14, [r3]
	  htim1.Instance->CCR1 = uA*0.08333f+1000.0f;
 8000744:	4b55      	ldr	r3, [pc, #340]	; (800089c <HAL_ADCEx_InjectedConvCpltCallback+0x3d0>)
    	GPIOx->BSRR = GPIO_Pin;
 8000746:	4c2b      	ldr	r4, [pc, #172]	; (80007f4 <HAL_ADCEx_InjectedConvCpltCallback+0x328>)
	  htim1.Instance->CCR1 = uA*0.08333f+1000.0f;
 8000748:	681b      	ldr	r3, [r3, #0]
    	GPIOx->BSRR = GPIO_Pin;
 800074a:	2580      	movs	r5, #128	; 0x80
	  htim1.Instance->CCR1 = uA*0.08333f+1000.0f;
 800074c:	6358      	str	r0, [r3, #52]	; 0x34
	  htim1.Instance->CCR2 = uB*0.08333f+1000.0f;
 800074e:	6399      	str	r1, [r3, #56]	; 0x38
	  htim1.Instance->CCR3 = uC*0.08333f+1000.0f;
 8000750:	63da      	str	r2, [r3, #60]	; 0x3c
    	GPIOx->BSRR = GPIO_Pin;
 8000752:	61a5      	str	r5, [r4, #24]
 }
 8000754:	bd70      	pop	{r4, r5, r6, pc}
	  else if (uA > 10.2f)
 8000756:	eddf 7a4f 	vldr	s15, [pc, #316]	; 8000894 <HAL_ADCEx_InjectedConvCpltCallback+0x3c8>
 800075a:	eef4 6ae7 	vcmpe.f32	s13, s15
 800075e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000762:	dd20      	ble.n	80007a6 <HAL_ADCEx_InjectedConvCpltCallback+0x2da>
		  uA = 10.2f;
 8000764:	4b47      	ldr	r3, [pc, #284]	; (8000884 <HAL_ADCEx_InjectedConvCpltCallback+0x3b8>)
 8000766:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800076a:	edc3 7a00 	vstr	s15, [r3]
 800076e:	e7ba      	b.n	80006e6 <HAL_ADCEx_InjectedConvCpltCallback+0x21a>
	  else if (uB > 10.2f)
 8000770:	eddf 6a48 	vldr	s13, [pc, #288]	; 8000894 <HAL_ADCEx_InjectedConvCpltCallback+0x3c8>
 8000774:	eef4 5ae6 	vcmpe.f32	s11, s13
 8000778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800077c:	dd05      	ble.n	800078a <HAL_ADCEx_InjectedConvCpltCallback+0x2be>
	  		  uB = 10.2f;
 800077e:	4b43      	ldr	r3, [pc, #268]	; (800088c <HAL_ADCEx_InjectedConvCpltCallback+0x3c0>)
 8000780:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000784:	edc3 6a00 	vstr	s13, [r3]
 8000788:	e7c5      	b.n	8000716 <HAL_ADCEx_InjectedConvCpltCallback+0x24a>
 800078a:	eddf 5a45 	vldr	s11, [pc, #276]	; 80008a0 <HAL_ADCEx_InjectedConvCpltCallback+0x3d4>
 800078e:	eddf 6a45 	vldr	s13, [pc, #276]	; 80008a4 <HAL_ADCEx_InjectedConvCpltCallback+0x3d8>
	  uB = (0.866f*beta - 0.5f*alpha);
 8000792:	4b3e      	ldr	r3, [pc, #248]	; (800088c <HAL_ADCEx_InjectedConvCpltCallback+0x3c0>)
 8000794:	eee7 6a25 	vfma.f32	s13, s14, s11
 8000798:	ed83 7a00 	vstr	s14, [r3]
 800079c:	eebc 7ae6 	vcvt.u32.f32	s14, s13
 80007a0:	ee17 1a10 	vmov	r1, s14
 80007a4:	e7b7      	b.n	8000716 <HAL_ADCEx_InjectedConvCpltCallback+0x24a>
 80007a6:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80008a0 <HAL_ADCEx_InjectedConvCpltCallback+0x3d4>
 80007aa:	eddf 7a3e 	vldr	s15, [pc, #248]	; 80008a4 <HAL_ADCEx_InjectedConvCpltCallback+0x3d8>
	  uA = alpha;
 80007ae:	4b35      	ldr	r3, [pc, #212]	; (8000884 <HAL_ADCEx_InjectedConvCpltCallback+0x3b8>)
 80007b0:	eee6 7a87 	vfma.f32	s15, s13, s14
 80007b4:	edc3 6a00 	vstr	s13, [r3]
 80007b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80007bc:	ee17 0a90 	vmov	r0, s15
 80007c0:	e791      	b.n	80006e6 <HAL_ADCEx_InjectedConvCpltCallback+0x21a>
 80007c2:	eddf 6a37 	vldr	s13, [pc, #220]	; 80008a0 <HAL_ADCEx_InjectedConvCpltCallback+0x3d4>
 80007c6:	ed9f 7a37 	vldr	s14, [pc, #220]	; 80008a4 <HAL_ADCEx_InjectedConvCpltCallback+0x3d8>
	  uC = (-0.866f*beta - 0.5f*alpha);
 80007ca:	4b33      	ldr	r3, [pc, #204]	; (8000898 <HAL_ADCEx_InjectedConvCpltCallback+0x3cc>)
 80007cc:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80007d0:	edc3 7a00 	vstr	s15, [r3]
 80007d4:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 80007d8:	ee17 2a90 	vmov	r2, s15
 80007dc:	e7b2      	b.n	8000744 <HAL_ADCEx_InjectedConvCpltCallback+0x278>
	  		  uC = -10.2f;
 80007de:	4b2e      	ldr	r3, [pc, #184]	; (8000898 <HAL_ADCEx_InjectedConvCpltCallback+0x3cc>)
 80007e0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80007e4:	ed83 7a00 	vstr	s14, [r3]
 80007e8:	e7ac      	b.n	8000744 <HAL_ADCEx_InjectedConvCpltCallback+0x278>
 80007ea:	bf00      	nop
 80007ec:	200000f0 	.word	0x200000f0
 80007f0:	20000088 	.word	0x20000088
 80007f4:	48000400 	.word	0x48000400
 80007f8:	48000c00 	.word	0x48000c00
 80007fc:	2000005c 	.word	0x2000005c
 8000800:	3a2fffe2 	.word	0x3a2fffe2
 8000804:	40c90fda 	.word	0x40c90fda
 8000808:	2000047c 	.word	0x2000047c
 800080c:	20000158 	.word	0x20000158
 8000810:	20000058 	.word	0x20000058
 8000814:	20000080 	.word	0x20000080
 8000818:	20000154 	.word	0x20000154
 800081c:	c5411b85 	.word	0xc5411b85
 8000820:	3fcc3fe6 	.word	0x3fcc3fe6
 8000824:	3f13b646 	.word	0x3f13b646
 8000828:	3eaa7efa 	.word	0x3eaa7efa
 800082c:	461f6000 	.word	0x461f6000
 8000830:	200001a8 	.word	0x200001a8
 8000834:	20000478 	.word	0x20000478
 8000838:	200000ec 	.word	0x200000ec
 800083c:	20000050 	.word	0x20000050
 8000840:	20000084 	.word	0x20000084
 8000844:	20000038 	.word	0x20000038
 8000848:	20000040 	.word	0x20000040
 800084c:	20000044 	.word	0x20000044
 8000850:	2000003c 	.word	0x2000003c
 8000854:	20000064 	.word	0x20000064
 8000858:	20000054 	.word	0x20000054
 800085c:	20000068 	.word	0x20000068
 8000860:	20000004 	.word	0x20000004
 8000864:	2000000c 	.word	0x2000000c
 8000868:	20000008 	.word	0x20000008
 800086c:	c1233333 	.word	0xc1233333
 8000870:	20000000 	.word	0x20000000
 8000874:	20000048 	.word	0x20000048
 8000878:	2000004c 	.word	0x2000004c
 800087c:	2000007c 	.word	0x2000007c
 8000880:	20000078 	.word	0x20000078
 8000884:	2000006c 	.word	0x2000006c
 8000888:	3f5db22d 	.word	0x3f5db22d
 800088c:	20000070 	.word	0x20000070
 8000890:	bf5db22d 	.word	0xbf5db22d
 8000894:	41233333 	.word	0x41233333
 8000898:	20000074 	.word	0x20000074
 800089c:	2000015c 	.word	0x2000015c
 80008a0:	3daaa8eb 	.word	0x3daaa8eb
 80008a4:	447a0000 	.word	0x447a0000

080008a8 <SystemClock_Config>:
{
 80008a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008aa:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ac:	2224      	movs	r2, #36	; 0x24
 80008ae:	2100      	movs	r1, #0
 80008b0:	a806      	add	r0, sp, #24
 80008b2:	f004 f9d5 	bl	8004c60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008b6:	2300      	movs	r3, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008b8:	4619      	mov	r1, r3
 80008ba:	2288      	movs	r2, #136	; 0x88
 80008bc:	a816      	add	r0, sp, #88	; 0x58
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008be:	2402      	movs	r4, #2
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c0:	e9cd 3300 	strd	r3, r3, [sp]
 80008c4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80008c8:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008ca:	2601      	movs	r6, #1
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008cc:	f004 f9c8 	bl	8004c60 <memset>
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80008d0:	2507      	movs	r5, #7
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008d2:	f44f 7180 	mov.w	r1, #256	; 0x100
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008d6:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLN = 10;
 80008d8:	230a      	movs	r3, #10
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008da:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008dc:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008de:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008e2:	e9cd 4414 	strd	r4, r4, [sp, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008e6:	9108      	str	r1, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008e8:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 10;
 80008ea:	e9cd 6311 	strd	r6, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80008ee:	9513      	str	r5, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008f0:	f001 ff84 	bl	80027fc <HAL_RCC_OscConfig>
 80008f4:	b108      	cbz	r0, 80008fa <SystemClock_Config+0x52>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008f6:	b672      	cpsid	i
 80008f8:	e7fe      	b.n	80008f8 <SystemClock_Config+0x50>
 80008fa:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008fc:	220f      	movs	r2, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008fe:	e9cd 3302 	strd	r3, r3, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000902:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000904:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000906:	2303      	movs	r3, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000908:	2104      	movs	r1, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800090a:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800090c:	9200      	str	r2, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800090e:	f002 fae5 	bl	8002edc <HAL_RCC_ClockConfig>
 8000912:	4603      	mov	r3, r0
 8000914:	b108      	cbz	r0, 800091a <SystemClock_Config+0x72>
 8000916:	b672      	cpsid	i
 8000918:	e7fe      	b.n	8000918 <SystemClock_Config+0x70>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
 800091a:	f244 0702 	movw	r7, #16386	; 0x4002
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800091e:	9325      	str	r3, [sp, #148]	; 0x94
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000920:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000924:	2208      	movs	r2, #8
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000926:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800092a:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800092c:	e9cd 4617 	strd	r4, r6, [sp, #92]	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000930:	951a      	str	r5, [sp, #104]	; 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000932:	e9cd 441b 	strd	r4, r4, [sp, #108]	; 0x6c
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
 8000936:	9716      	str	r7, [sp, #88]	; 0x58
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000938:	9134      	str	r1, [sp, #208]	; 0xd0
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800093a:	9219      	str	r2, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800093c:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800093e:	f002 fc95 	bl	800326c <HAL_RCCEx_PeriphCLKConfig>
 8000942:	b108      	cbz	r0, 8000948 <SystemClock_Config+0xa0>
 8000944:	b672      	cpsid	i
 8000946:	e7fe      	b.n	8000946 <SystemClock_Config+0x9e>
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000948:	f44f 7000 	mov.w	r0, #512	; 0x200
 800094c:	f001 feb8 	bl	80026c0 <HAL_PWREx_ControlVoltageScaling>
 8000950:	b108      	cbz	r0, 8000956 <SystemClock_Config+0xae>
 8000952:	b672      	cpsid	i
 8000954:	e7fe      	b.n	8000954 <SystemClock_Config+0xac>
}
 8000956:	b039      	add	sp, #228	; 0xe4
 8000958:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800095a:	bf00      	nop

0800095c <main>:
{
 800095c:	b580      	push	{r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095e:	2400      	movs	r4, #0
{
 8000960:	b0a0      	sub	sp, #128	; 0x80
  HAL_Init();
 8000962:	f000 fc1d 	bl	80011a0 <HAL_Init>
  SystemClock_Config();
 8000966:	f7ff ff9f 	bl	80008a8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096a:	e9cd 4412 	strd	r4, r4, [sp, #72]	; 0x48
 800096e:	e9cd 4414 	strd	r4, r4, [sp, #80]	; 0x50
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000972:	4baa      	ldr	r3, [pc, #680]	; (8000c1c <main+0x2c0>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000974:	9416      	str	r4, [sp, #88]	; 0x58
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000976:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  hadc1.Instance = ADC1;
 8000978:	4da9      	ldr	r5, [pc, #676]	; (8000c20 <main+0x2c4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800097a:	f042 0204 	orr.w	r2, r2, #4
 800097e:	64da      	str	r2, [r3, #76]	; 0x4c
 8000980:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000982:	f002 0204 	and.w	r2, r2, #4
 8000986:	9200      	str	r2, [sp, #0]
 8000988:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800098a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800098c:	f042 0201 	orr.w	r2, r2, #1
 8000990:	64da      	str	r2, [r3, #76]	; 0x4c
 8000992:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000994:	f002 0201 	and.w	r2, r2, #1
 8000998:	9201      	str	r2, [sp, #4]
 800099a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800099c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800099e:	f042 0202 	orr.w	r2, r2, #2
 80009a2:	64da      	str	r2, [r3, #76]	; 0x4c
 80009a4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80009a6:	f002 0202 	and.w	r2, r2, #2
 80009aa:	9202      	str	r2, [sp, #8]
 80009ac:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80009b0:	f042 0208 	orr.w	r2, r2, #8
 80009b4:	64da      	str	r2, [r3, #76]	; 0x4c
 80009b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009b8:	f003 0308 	and.w	r3, r3, #8
 80009bc:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009be:	4622      	mov	r2, r4
 80009c0:	2120      	movs	r1, #32
 80009c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009c6:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009c8:	f001 fe6c 	bl	80026a4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN_FAULT_GPIO_Port, EN_FAULT_Pin, GPIO_PIN_SET);
 80009cc:	2201      	movs	r2, #1
 80009ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009d6:	f001 fe65 	bl	80026a4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 80009da:	2201      	movs	r2, #1
 80009dc:	2104      	movs	r1, #4
 80009de:	4891      	ldr	r0, [pc, #580]	; (8000c24 <main+0x2c8>)
 80009e0:	f001 fe60 	bl	80026a4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(STAND_BY_GPIO_Port, STAND_BY_Pin, GPIO_PIN_SET);
 80009e4:	2201      	movs	r2, #1
 80009e6:	2120      	movs	r1, #32
 80009e8:	488f      	ldr	r0, [pc, #572]	; (8000c28 <main+0x2cc>)
 80009ea:	f001 fe5b 	bl	80026a4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80009ee:	4622      	mov	r2, r4
 80009f0:	2180      	movs	r1, #128	; 0x80
 80009f2:	488d      	ldr	r0, [pc, #564]	; (8000c28 <main+0x2cc>)
 80009f4:	f001 fe56 	bl	80026a4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80009f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009fc:	a912      	add	r1, sp, #72	; 0x48
 80009fe:	488b      	ldr	r0, [pc, #556]	; (8000c2c <main+0x2d0>)
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000a00:	9312      	str	r3, [sp, #72]	; 0x48
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a02:	2701      	movs	r7, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a04:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a08:	f001 fd54 	bl	80024b4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD2_Pin|EN_FAULT_Pin;
 8000a0c:	f44f 6302 	mov.w	r3, #2080	; 0x820
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a10:	a912      	add	r1, sp, #72	; 0x48
 8000a12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a16:	e9cd 3712 	strd	r3, r7, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1a:	e9cd 4414 	strd	r4, r4, [sp, #80]	; 0x50
  GPIO_InitStruct.Pin = CS_Pin;
 8000a1e:	2604      	movs	r6, #4
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a20:	f001 fd48 	bl	80024b4 <HAL_GPIO_Init>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a24:	2303      	movs	r3, #3
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8000a26:	a912      	add	r1, sp, #72	; 0x48
 8000a28:	487e      	ldr	r0, [pc, #504]	; (8000c24 <main+0x2c8>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a2a:	9315      	str	r3, [sp, #84]	; 0x54
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	e9cd 7413 	strd	r7, r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Pin = CS_Pin;
 8000a30:	9612      	str	r6, [sp, #72]	; 0x48
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8000a32:	f001 fd3f 	bl	80024b4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = STAND_BY_Pin|GPIO_PIN_7;
 8000a36:	23a0      	movs	r3, #160	; 0xa0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a38:	a912      	add	r1, sp, #72	; 0x48
 8000a3a:	487b      	ldr	r0, [pc, #492]	; (8000c28 <main+0x2cc>)
  GPIO_InitStruct.Pin = STAND_BY_Pin|GPIO_PIN_7;
 8000a3c:	9312      	str	r3, [sp, #72]	; 0x48
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	e9cd 7413 	strd	r7, r4, [sp, #76]	; 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a42:	9415      	str	r4, [sp, #84]	; 0x54
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a44:	f001 fd36 	bl	80024b4 <HAL_GPIO_Init>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000a48:	2234      	movs	r2, #52	; 0x34
 8000a4a:	4621      	mov	r1, r4
 8000a4c:	a812      	add	r0, sp, #72	; 0x48
  ADC_MultiModeTypeDef multimode = {0};
 8000a4e:	9407      	str	r4, [sp, #28]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a50:	940b      	str	r4, [sp, #44]	; 0x2c
  ADC_MultiModeTypeDef multimode = {0};
 8000a52:	e9cd 4408 	strd	r4, r4, [sp, #32]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a56:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
 8000a5a:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
 8000a5e:	9410      	str	r4, [sp, #64]	; 0x40
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000a60:	f004 f8fe 	bl	8004c60 <memset>
  hadc1.Instance = ADC1;
 8000a64:	4a72      	ldr	r2, [pc, #456]	; (8000c30 <main+0x2d4>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000a66:	606c      	str	r4, [r5, #4]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000a68:	2308      	movs	r3, #8
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a6a:	4628      	mov	r0, r5
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a6c:	e9c5 4402 	strd	r4, r4, [r5, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000a70:	612f      	str	r7, [r5, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a72:	762c      	strb	r4, [r5, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a74:	766c      	strb	r4, [r5, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000a76:	61ef      	str	r7, [r5, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a78:	f885 4020 	strb.w	r4, [r5, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a7c:	e9c5 440a 	strd	r4, r4, [r5, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a80:	f885 4030 	strb.w	r4, [r5, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a84:	636c      	str	r4, [r5, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000a86:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
  hadc1.Instance = ADC1;
 8000a8a:	602a      	str	r2, [r5, #0]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000a8c:	616b      	str	r3, [r5, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a8e:	f000 fbb5 	bl	80011fc <HAL_ADC_Init>
 8000a92:	b108      	cbz	r0, 8000a98 <main+0x13c>
 8000a94:	b672      	cpsid	i
 8000a96:	e7fe      	b.n	8000a96 <main+0x13a>
 8000a98:	4603      	mov	r3, r0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000a9a:	a907      	add	r1, sp, #28
 8000a9c:	4628      	mov	r0, r5
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a9e:	9307      	str	r3, [sp, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000aa0:	f001 fbee 	bl	8002280 <HAL_ADCEx_MultiModeConfigChannel>
 8000aa4:	4604      	mov	r4, r0
 8000aa6:	b108      	cbz	r0, 8000aac <main+0x150>
 8000aa8:	b672      	cpsid	i
 8000aaa:	e7fe      	b.n	8000aaa <main+0x14e>
  HAL_ADCEx_DisableInjectedQueue(&hadc1);
 8000aac:	4628      	mov	r0, r5
 8000aae:	f001 fc57 	bl	8002360 <HAL_ADCEx_DisableInjectedQueue>
  sConfig.Channel = ADC_CHANNEL_6;
 8000ab2:	4960      	ldr	r1, [pc, #384]	; (8000c34 <main+0x2d8>)
 8000ab4:	910b      	str	r1, [sp, #44]	; 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ab6:	2206      	movs	r2, #6
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ab8:	237f      	movs	r3, #127	; 0x7f
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000aba:	a90b      	add	r1, sp, #44	; 0x2c
 8000abc:	4628      	mov	r0, r5
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000abe:	940d      	str	r4, [sp, #52]	; 0x34
  sConfig.Offset = 0;
 8000ac0:	e9cd 640f 	strd	r6, r4, [sp, #60]	; 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ac4:	920c      	str	r2, [sp, #48]	; 0x30
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ac6:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ac8:	f000 fdb2 	bl	8001630 <HAL_ADC_ConfigChannel>
 8000acc:	b108      	cbz	r0, 8000ad2 <main+0x176>
 8000ace:	b672      	cpsid	i
 8000ad0:	e7fe      	b.n	8000ad0 <main+0x174>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 8000ad2:	4a58      	ldr	r2, [pc, #352]	; (8000c34 <main+0x2d8>)
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000ad4:	f88d 0064 	strb.w	r0, [sp, #100]	; 0x64
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 8000ad8:	2308      	movs	r3, #8
 8000ada:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8000ade:	2204      	movs	r2, #4
 8000ae0:	237f      	movs	r3, #127	; 0x7f
 8000ae2:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8000ae6:	2204      	movs	r2, #4
 8000ae8:	2300      	movs	r3, #0
 8000aea:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  sConfigInjected.AutoInjectedConv = DISABLE;
 8000aee:	f88d 0065 	strb.w	r0, [sp, #101]	; 0x65
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000af2:	f88d 0066 	strb.w	r0, [sp, #102]	; 0x66
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000af6:	f88d 0070 	strb.w	r0, [sp, #112]	; 0x70
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8000afa:	2240      	movs	r2, #64	; 0x40
 8000afc:	2340      	movs	r3, #64	; 0x40
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000afe:	a912      	add	r1, sp, #72	; 0x48
 8000b00:	4628      	mov	r0, r5
  sConfigInjected.InjectedNbrOfConversion = 4;
 8000b02:	9618      	str	r6, [sp, #96]	; 0x60
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8000b04:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000b08:	f001 f91c 	bl	8001d44 <HAL_ADCEx_InjectedConfigChannel>
 8000b0c:	b108      	cbz	r0, 8000b12 <main+0x1b6>
 8000b0e:	b672      	cpsid	i
 8000b10:	e7fe      	b.n	8000b10 <main+0x1b4>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_16;
 8000b12:	4b49      	ldr	r3, [pc, #292]	; (8000c38 <main+0x2dc>)
 8000b14:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000b16:	a912      	add	r1, sp, #72	; 0x48
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000b18:	f44f 7387 	mov.w	r3, #270	; 0x10e
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000b1c:	4628      	mov	r0, r5
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000b1e:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000b20:	f001 f910 	bl	8001d44 <HAL_ADCEx_InjectedConfigChannel>
 8000b24:	b108      	cbz	r0, 8000b2a <main+0x1ce>
 8000b26:	b672      	cpsid	i
 8000b28:	e7fe      	b.n	8000b28 <main+0x1cc>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_15;
 8000b2a:	4b44      	ldr	r3, [pc, #272]	; (8000c3c <main+0x2e0>)
 8000b2c:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000b2e:	a912      	add	r1, sp, #72	; 0x48
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000b30:	f44f 7305 	mov.w	r3, #532	; 0x214
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000b34:	4628      	mov	r0, r5
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000b36:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000b38:	f001 f904 	bl	8001d44 <HAL_ADCEx_InjectedConfigChannel>
 8000b3c:	b108      	cbz	r0, 8000b42 <main+0x1e6>
 8000b3e:	b672      	cpsid	i
 8000b40:	e7fe      	b.n	8000b40 <main+0x1e4>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000b42:	4b3f      	ldr	r3, [pc, #252]	; (8000c40 <main+0x2e4>)
 8000b44:	9312      	str	r3, [sp, #72]	; 0x48
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_4;
 8000b46:	f240 321a 	movw	r2, #794	; 0x31a
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000b4a:	2305      	movs	r3, #5
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000b4c:	4628      	mov	r0, r5
 8000b4e:	a912      	add	r1, sp, #72	; 0x48
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_4;
 8000b50:	9213      	str	r2, [sp, #76]	; 0x4c
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000b52:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000b54:	f001 f8f6 	bl	8001d44 <HAL_ADCEx_InjectedConfigChannel>
 8000b58:	b108      	cbz	r0, 8000b5e <main+0x202>
 8000b5a:	b672      	cpsid	i
 8000b5c:	e7fe      	b.n	8000b5c <main+0x200>
  hspi3.Instance = SPI3;
 8000b5e:	4d39      	ldr	r5, [pc, #228]	; (8000c44 <main+0x2e8>)
 8000b60:	4939      	ldr	r1, [pc, #228]	; (8000c48 <main+0x2ec>)
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000b62:	60a8      	str	r0, [r5, #8]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000b64:	f44f 7282 	mov.w	r2, #260	; 0x104
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8000b68:	f44f 6370 	mov.w	r3, #3840	; 0xf00
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000b6c:	e9c5 0704 	strd	r0, r7, [r5, #16]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b70:	e9c5 0008 	strd	r0, r0, [r5, #32]
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b74:	62a8      	str	r0, [r5, #40]	; 0x28
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000b76:	e9c5 000c 	strd	r0, r0, [r5, #48]	; 0x30
  hspi3.Instance = SPI3;
 8000b7a:	6029      	str	r1, [r5, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000b7c:	606a      	str	r2, [r5, #4]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000b7e:	f44f 7100 	mov.w	r1, #512	; 0x200
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000b82:	2210      	movs	r2, #16
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8000b84:	60eb      	str	r3, [r5, #12]
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000b86:	4628      	mov	r0, r5
  hspi3.Init.CRCPolynomial = 7;
 8000b88:	2307      	movs	r3, #7
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000b8a:	61a9      	str	r1, [r5, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000b8c:	61ea      	str	r2, [r5, #28]
  hspi3.Init.CRCPolynomial = 7;
 8000b8e:	62eb      	str	r3, [r5, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000b90:	f002 fd7c 	bl	800368c <HAL_SPI_Init>
 8000b94:	4604      	mov	r4, r0
 8000b96:	b108      	cbz	r0, 8000b9c <main+0x240>
 8000b98:	b672      	cpsid	i
 8000b9a:	e7fe      	b.n	8000b9a <main+0x23e>
  htim1.Instance = TIM1;
 8000b9c:	4e2b      	ldr	r6, [pc, #172]	; (8000c4c <main+0x2f0>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b9e:	9007      	str	r0, [sp, #28]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ba0:	4601      	mov	r1, r0
 8000ba2:	222c      	movs	r2, #44	; 0x2c
 8000ba4:	a812      	add	r0, sp, #72	; 0x48
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ba6:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8000baa:	940a      	str	r4, [sp, #40]	; 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bac:	9404      	str	r4, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bae:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 8000bb2:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
 8000bb6:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
 8000bba:	9411      	str	r4, [sp, #68]	; 0x44
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bbc:	e9cd 4405 	strd	r4, r4, [sp, #20]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000bc0:	f004 f84e 	bl	8004c60 <memset>
  htim1.Instance = TIM1;
 8000bc4:	4922      	ldr	r1, [pc, #136]	; (8000c50 <main+0x2f4>)
  htim1.Init.Prescaler = 0;
 8000bc6:	6074      	str	r4, [r6, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8000bc8:	2260      	movs	r2, #96	; 0x60
  htim1.Init.Period = 2000-1;
 8000bca:	f240 73cf 	movw	r3, #1999	; 0x7cf
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000bce:	4630      	mov	r0, r6
  htim1.Init.RepetitionCounter = 1;
 8000bd0:	e9c6 4704 	strd	r4, r7, [r6, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bd4:	61b4      	str	r4, [r6, #24]
  htim1.Instance = TIM1;
 8000bd6:	6031      	str	r1, [r6, #0]
  htim1.Init.Period = 2000-1;
 8000bd8:	e9c6 2302 	strd	r2, r3, [r6, #8]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000bdc:	f002 fe86 	bl	80038ec <HAL_TIM_Base_Init>
 8000be0:	b108      	cbz	r0, 8000be6 <main+0x28a>
 8000be2:	b672      	cpsid	i
 8000be4:	e7fe      	b.n	8000be4 <main+0x288>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000be6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000bea:	a907      	add	r1, sp, #28
 8000bec:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bee:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000bf0:	f003 fab4 	bl	800415c <HAL_TIM_ConfigClockSource>
 8000bf4:	b108      	cbz	r0, 8000bfa <main+0x29e>
 8000bf6:	b672      	cpsid	i
 8000bf8:	e7fe      	b.n	8000bf8 <main+0x29c>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000bfa:	4814      	ldr	r0, [pc, #80]	; (8000c4c <main+0x2f0>)
 8000bfc:	f002 ff90 	bl	8003b20 <HAL_TIM_PWM_Init>
 8000c00:	b108      	cbz	r0, 8000c06 <main+0x2aa>
 8000c02:	b672      	cpsid	i
 8000c04:	e7fe      	b.n	8000c04 <main+0x2a8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000c06:	2320      	movs	r3, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c08:	e9cd 0005 	strd	r0, r0, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000c0c:	a904      	add	r1, sp, #16
 8000c0e:	480f      	ldr	r0, [pc, #60]	; (8000c4c <main+0x2f0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000c10:	9304      	str	r3, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000c12:	f003 fc77 	bl	8004504 <HAL_TIMEx_MasterConfigSynchronization>
 8000c16:	b1e8      	cbz	r0, 8000c54 <main+0x2f8>
 8000c18:	b672      	cpsid	i
 8000c1a:	e7fe      	b.n	8000c1a <main+0x2be>
 8000c1c:	40021000 	.word	0x40021000
 8000c20:	200000f0 	.word	0x200000f0
 8000c24:	48000c00 	.word	0x48000c00
 8000c28:	48000400 	.word	0x48000400
 8000c2c:	48000800 	.word	0x48000800
 8000c30:	50040000 	.word	0x50040000
 8000c34:	19200040 	.word	0x19200040
 8000c38:	43210000 	.word	0x43210000
 8000c3c:	3ef08000 	.word	0x3ef08000
 8000c40:	04300002 	.word	0x04300002
 8000c44:	20000088 	.word	0x20000088
 8000c48:	40003c00 	.word	0x40003c00
 8000c4c:	2000015c 	.word	0x2000015c
 8000c50:	40012c00 	.word	0x40012c00
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c54:	4602      	mov	r2, r0
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000c56:	2670      	movs	r6, #112	; 0x70
  sConfigOC.Pulse = 1199;
 8000c58:	f240 43af 	movw	r3, #1199	; 0x4af
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000c5c:	2404      	movs	r4, #4
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000c5e:	e9cd 000d 	strd	r0, r0, [sp, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000c62:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c66:	a90b      	add	r1, sp, #44	; 0x2c
 8000c68:	4858      	ldr	r0, [pc, #352]	; (8000dcc <main+0x470>)
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000c6a:	960b      	str	r6, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 1199;
 8000c6c:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000c6e:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c70:	f003 f88e 	bl	8003d90 <HAL_TIM_PWM_ConfigChannel>
 8000c74:	b108      	cbz	r0, 8000c7a <main+0x31e>
 8000c76:	b672      	cpsid	i
 8000c78:	e7fe      	b.n	8000c78 <main+0x31c>
  sConfigOC.Pulse = 899;
 8000c7a:	f240 3383 	movw	r3, #899	; 0x383
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c7e:	4622      	mov	r2, r4
 8000c80:	a90b      	add	r1, sp, #44	; 0x2c
 8000c82:	4852      	ldr	r0, [pc, #328]	; (8000dcc <main+0x470>)
  sConfigOC.Pulse = 899;
 8000c84:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000c86:	f003 f883 	bl	8003d90 <HAL_TIM_PWM_ConfigChannel>
 8000c8a:	b108      	cbz	r0, 8000c90 <main+0x334>
 8000c8c:	b672      	cpsid	i
 8000c8e:	e7fe      	b.n	8000c8e <main+0x332>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000c90:	2208      	movs	r2, #8
 8000c92:	a90b      	add	r1, sp, #44	; 0x2c
 8000c94:	484d      	ldr	r0, [pc, #308]	; (8000dcc <main+0x470>)
 8000c96:	f003 f87b 	bl	8003d90 <HAL_TIM_PWM_ConfigChannel>
 8000c9a:	b108      	cbz	r0, 8000ca0 <main+0x344>
 8000c9c:	b672      	cpsid	i
 8000c9e:	e7fe      	b.n	8000c9e <main+0x342>
  sBreakDeadTimeConfig.DeadTime = 50;
 8000ca0:	2132      	movs	r1, #50	; 0x32
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ca2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ca6:	e9cd 0012 	strd	r0, r0, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000caa:	9014      	str	r0, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000cac:	9016      	str	r0, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000cae:	e9cd 0018 	strd	r0, r0, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000cb2:	e9cd 001b 	strd	r0, r0, [sp, #108]	; 0x6c
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000cb6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
  sBreakDeadTimeConfig.DeadTime = 50;
 8000cba:	9115      	str	r1, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000cbc:	4843      	ldr	r0, [pc, #268]	; (8000dcc <main+0x470>)
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000cbe:	9217      	str	r2, [sp, #92]	; 0x5c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000cc0:	a912      	add	r1, sp, #72	; 0x48
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000cc2:	931a      	str	r3, [sp, #104]	; 0x68
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000cc4:	f003 fc70 	bl	80045a8 <HAL_TIMEx_ConfigBreakDeadTime>
 8000cc8:	4604      	mov	r4, r0
 8000cca:	b108      	cbz	r0, 8000cd0 <main+0x374>
 8000ccc:	b672      	cpsid	i
 8000cce:	e7fe      	b.n	8000cce <main+0x372>
  HAL_TIM_MspPostInit(&htim1);
 8000cd0:	483e      	ldr	r0, [pc, #248]	; (8000dcc <main+0x470>)
 8000cd2:	f000 f977 	bl	8000fc4 <HAL_TIM_MspPostInit>
  huart2.Instance = USART2;
 8000cd6:	4b3e      	ldr	r3, [pc, #248]	; (8000dd0 <main+0x474>)
 8000cd8:	4a3e      	ldr	r2, [pc, #248]	; (8000dd4 <main+0x478>)
 8000cda:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000cdc:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ce0:	220c      	movs	r2, #12
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ce2:	4618      	mov	r0, r3
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ce4:	e9c3 4402 	strd	r4, r4, [r3, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ce8:	611c      	str	r4, [r3, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cea:	e9c3 4406 	strd	r4, r4, [r3, #24]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cee:	e9c3 4408 	strd	r4, r4, [r3, #32]
  huart2.Init.BaudRate = 115200;
 8000cf2:	6059      	str	r1, [r3, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cf4:	615a      	str	r2, [r3, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000cf6:	f003 fcfb 	bl	80046f0 <HAL_UART_Init>
 8000cfa:	b108      	cbz	r0, 8000d00 <main+0x3a4>
 8000cfc:	b672      	cpsid	i
 8000cfe:	e7fe      	b.n	8000cfe <main+0x3a2>
  htim2.Instance = TIM2;
 8000d00:	4c35      	ldr	r4, [pc, #212]	; (8000dd8 <main+0x47c>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d02:	9012      	str	r0, [sp, #72]	; 0x48
  htim2.Instance = TIM2;
 8000d04:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d08:	e9cd 0013 	strd	r0, r0, [sp, #76]	; 0x4c
 8000d0c:	9015      	str	r0, [sp, #84]	; 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d0e:	e9cd 000b 	strd	r0, r0, [sp, #44]	; 0x2c
 8000d12:	900d      	str	r0, [sp, #52]	; 0x34
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d14:	60a0      	str	r0, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d16:	6120      	str	r0, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d18:	61a0      	str	r0, [r4, #24]
  htim2.Init.Prescaler = 8;
 8000d1a:	2208      	movs	r2, #8
  htim2.Instance = TIM2;
 8000d1c:	6023      	str	r3, [r4, #0]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d1e:	4620      	mov	r0, r4
  htim2.Init.Period = 10000;
 8000d20:	f242 7310 	movw	r3, #10000	; 0x2710
  htim2.Init.Prescaler = 8;
 8000d24:	6062      	str	r2, [r4, #4]
  htim2.Init.Period = 10000;
 8000d26:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d28:	f002 fde0 	bl	80038ec <HAL_TIM_Base_Init>
 8000d2c:	b108      	cbz	r0, 8000d32 <main+0x3d6>
 8000d2e:	b672      	cpsid	i
 8000d30:	e7fe      	b.n	8000d30 <main+0x3d4>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d36:	a912      	add	r1, sp, #72	; 0x48
 8000d38:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d3a:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d3c:	f003 fa0e 	bl	800415c <HAL_TIM_ConfigClockSource>
 8000d40:	4603      	mov	r3, r0
 8000d42:	b108      	cbz	r0, 8000d48 <main+0x3ec>
 8000d44:	b672      	cpsid	i
 8000d46:	e7fe      	b.n	8000d46 <main+0x3ea>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d48:	a90b      	add	r1, sp, #44	; 0x2c
 8000d4a:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d4c:	930b      	str	r3, [sp, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d4e:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d50:	f003 fbd8 	bl	8004504 <HAL_TIMEx_MasterConfigSynchronization>
 8000d54:	b108      	cbz	r0, 8000d5a <main+0x3fe>
 8000d56:	b672      	cpsid	i
 8000d58:	e7fe      	b.n	8000d58 <main+0x3fc>
  __HAL_SPI_ENABLE(&hspi3);
 8000d5a:	682a      	ldr	r2, [r5, #0]
  if(HAL_OK != HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED))
 8000d5c:	481f      	ldr	r0, [pc, #124]	; (8000ddc <main+0x480>)
  __HAL_SPI_ENABLE(&hspi3);
 8000d5e:	6813      	ldr	r3, [r2, #0]
 8000d60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d64:	6013      	str	r3, [r2, #0]
  if(HAL_OK != HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED))
 8000d66:	217f      	movs	r1, #127	; 0x7f
 8000d68:	f000 ff14 	bl	8001b94 <HAL_ADCEx_Calibration_Start>
 8000d6c:	b108      	cbz	r0, 8000d72 <main+0x416>
 8000d6e:	b672      	cpsid	i
 8000d70:	e7fe      	b.n	8000d70 <main+0x414>
  if(HAL_OK != HAL_ADCEx_InjectedStart_IT(&hadc1))
 8000d72:	481a      	ldr	r0, [pc, #104]	; (8000ddc <main+0x480>)
 8000d74:	f000 ff5e 	bl	8001c34 <HAL_ADCEx_InjectedStart_IT>
 8000d78:	b108      	cbz	r0, 8000d7e <main+0x422>
 8000d7a:	b672      	cpsid	i
 8000d7c:	e7fe      	b.n	8000d7c <main+0x420>
  if(HAL_OK != HAL_TIM_Base_Start(&htim1))
 8000d7e:	4813      	ldr	r0, [pc, #76]	; (8000dcc <main+0x470>)
 8000d80:	f002 fe56 	bl	8003a30 <HAL_TIM_Base_Start>
 8000d84:	b108      	cbz	r0, 8000d8a <main+0x42e>
 8000d86:	b672      	cpsid	i
 8000d88:	e7fe      	b.n	8000d88 <main+0x42c>
  if(HAL_OK != HAL_TIM_Base_Start_IT(&htim2))
 8000d8a:	4813      	ldr	r0, [pc, #76]	; (8000dd8 <main+0x47c>)
 8000d8c:	f002 fe88 	bl	8003aa0 <HAL_TIM_Base_Start_IT>
 8000d90:	4604      	mov	r4, r0
 8000d92:	b108      	cbz	r0, 8000d98 <main+0x43c>
 8000d94:	b672      	cpsid	i
 8000d96:	e7fe      	b.n	8000d96 <main+0x43a>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000d98:	4601      	mov	r1, r0
 8000d9a:	480c      	ldr	r0, [pc, #48]	; (8000dcc <main+0x470>)
 8000d9c:	f003 fb46 	bl	800442c <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8000da0:	2104      	movs	r1, #4
 8000da2:	480a      	ldr	r0, [pc, #40]	; (8000dcc <main+0x470>)
 8000da4:	f003 fb42 	bl	800442c <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8000da8:	2108      	movs	r1, #8
 8000daa:	4808      	ldr	r0, [pc, #32]	; (8000dcc <main+0x470>)
 8000dac:	f003 fb3e 	bl	800442c <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000db0:	4621      	mov	r1, r4
 8000db2:	4806      	ldr	r0, [pc, #24]	; (8000dcc <main+0x470>)
 8000db4:	f002 ff56 	bl	8003c64 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000db8:	2104      	movs	r1, #4
 8000dba:	4804      	ldr	r0, [pc, #16]	; (8000dcc <main+0x470>)
 8000dbc:	f002 ff52 	bl	8003c64 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000dc0:	2108      	movs	r1, #8
 8000dc2:	4802      	ldr	r0, [pc, #8]	; (8000dcc <main+0x470>)
 8000dc4:	f002 ff4e 	bl	8003c64 <HAL_TIM_PWM_Start>
 8000dc8:	e7fe      	b.n	8000dc8 <main+0x46c>
 8000dca:	bf00      	nop
 8000dcc:	2000015c 	.word	0x2000015c
 8000dd0:	200001f8 	.word	0x200001f8
 8000dd4:	40004400 	.word	0x40004400
 8000dd8:	200001ac 	.word	0x200001ac
 8000ddc:	200000f0 	.word	0x200000f0

08000de0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000de0:	4b0a      	ldr	r3, [pc, #40]	; (8000e0c <HAL_MspInit+0x2c>)
 8000de2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000de4:	f042 0201 	orr.w	r2, r2, #1
 8000de8:	661a      	str	r2, [r3, #96]	; 0x60
 8000dea:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8000dec:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dee:	f002 0201 	and.w	r2, r2, #1
 8000df2:	9200      	str	r2, [sp, #0]
 8000df4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000df6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000df8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000dfc:	659a      	str	r2, [r3, #88]	; 0x58
 8000dfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e04:	9301      	str	r3, [sp, #4]
 8000e06:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e08:	b002      	add	sp, #8
 8000e0a:	4770      	bx	lr
 8000e0c:	40021000 	.word	0x40021000

08000e10 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e10:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8000e12:	6802      	ldr	r2, [r0, #0]
 8000e14:	4b2b      	ldr	r3, [pc, #172]	; (8000ec4 <HAL_ADC_MspInit+0xb4>)
{
 8000e16:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e18:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 8000e1a:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e1c:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000e20:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8000e24:	9409      	str	r4, [sp, #36]	; 0x24
  if(hadc->Instance==ADC1)
 8000e26:	d001      	beq.n	8000e2c <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000e28:	b00b      	add	sp, #44	; 0x2c
 8000e2a:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_ADC_CLK_ENABLE();
 8000e2c:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8000e30:	f5a3 33f8 	sub.w	r3, r3, #126976	; 0x1f000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e34:	250b      	movs	r5, #11
    __HAL_RCC_ADC_CLK_ENABLE();
 8000e36:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e38:	4823      	ldr	r0, [pc, #140]	; (8000ec8 <HAL_ADC_MspInit+0xb8>)
    __HAL_RCC_ADC_CLK_ENABLE();
 8000e3a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000e3e:	64da      	str	r2, [r3, #76]	; 0x4c
 8000e40:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e42:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8000e46:	9201      	str	r2, [sp, #4]
 8000e48:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e4c:	f042 0204 	orr.w	r2, r2, #4
 8000e50:	64da      	str	r2, [r3, #76]	; 0x4c
 8000e52:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e54:	f002 0204 	and.w	r2, r2, #4
 8000e58:	9202      	str	r2, [sp, #8]
 8000e5a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e5c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e5e:	f042 0201 	orr.w	r2, r2, #1
 8000e62:	64da      	str	r2, [r3, #76]	; 0x4c
 8000e64:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e66:	f002 0201 	and.w	r2, r2, #1
 8000e6a:	9203      	str	r2, [sp, #12]
 8000e6c:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e6e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e70:	f042 0202 	orr.w	r2, r2, #2
 8000e74:	64da      	str	r2, [r3, #76]	; 0x4c
 8000e76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e78:	f003 0302 	and.w	r3, r3, #2
 8000e7c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e7e:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e80:	2301      	movs	r3, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e82:	9a04      	ldr	r2, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e84:	e9cd 3505 	strd	r3, r5, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e88:	f001 fb14 	bl	80024b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000e8c:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e8e:	a905      	add	r1, sp, #20
 8000e90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000e94:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e96:	e9cd 5406 	strd	r5, r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e9a:	f001 fb0b 	bl	80024b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000e9e:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ea0:	a905      	add	r1, sp, #20
 8000ea2:	480a      	ldr	r0, [pc, #40]	; (8000ecc <HAL_ADC_MspInit+0xbc>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ea4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea6:	e9cd 5406 	strd	r5, r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eaa:	f001 fb03 	bl	80024b4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000eae:	4622      	mov	r2, r4
 8000eb0:	4621      	mov	r1, r4
 8000eb2:	2012      	movs	r0, #18
 8000eb4:	f001 fa7a 	bl	80023ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000eb8:	2012      	movs	r0, #18
 8000eba:	f001 faad 	bl	8002418 <HAL_NVIC_EnableIRQ>
}
 8000ebe:	b00b      	add	sp, #44	; 0x2c
 8000ec0:	bd30      	pop	{r4, r5, pc}
 8000ec2:	bf00      	nop
 8000ec4:	50040000 	.word	0x50040000
 8000ec8:	48000800 	.word	0x48000800
 8000ecc:	48000400 	.word	0x48000400

08000ed0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ed0:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI3)
 8000ed2:	6802      	ldr	r2, [r0, #0]
 8000ed4:	4b1b      	ldr	r3, [pc, #108]	; (8000f44 <HAL_SPI_MspInit+0x74>)
{
 8000ed6:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed8:	2400      	movs	r4, #0
  if(hspi->Instance==SPI3)
 8000eda:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000edc:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8000ee0:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000ee4:	9407      	str	r4, [sp, #28]
  if(hspi->Instance==SPI3)
 8000ee6:	d001      	beq.n	8000eec <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000ee8:	b008      	add	sp, #32
 8000eea:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000eec:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ef0:	a903      	add	r1, sp, #12
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000ef2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ef4:	4814      	ldr	r0, [pc, #80]	; (8000f48 <HAL_SPI_MspInit+0x78>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000ef6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000efa:	659a      	str	r2, [r3, #88]	; 0x58
 8000efc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000efe:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8000f02:	9201      	str	r2, [sp, #4]
 8000f04:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f06:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000f08:	f042 0204 	orr.w	r2, r2, #4
 8000f0c:	64da      	str	r2, [r3, #76]	; 0x4c
 8000f0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f10:	f003 0304 	and.w	r3, r3, #4
 8000f14:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000f16:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f1a:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000f1c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1e:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000f20:	2306      	movs	r3, #6
 8000f22:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f26:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f28:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f2a:	f001 fac3 	bl	80024b4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8000f2e:	4622      	mov	r2, r4
 8000f30:	4621      	mov	r1, r4
 8000f32:	2033      	movs	r0, #51	; 0x33
 8000f34:	f001 fa3a 	bl	80023ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8000f38:	2033      	movs	r0, #51	; 0x33
 8000f3a:	f001 fa6d 	bl	8002418 <HAL_NVIC_EnableIRQ>
}
 8000f3e:	b008      	add	sp, #32
 8000f40:	bd70      	pop	{r4, r5, r6, pc}
 8000f42:	bf00      	nop
 8000f44:	40003c00 	.word	0x40003c00
 8000f48:	48000800 	.word	0x48000800

08000f4c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f4c:	b500      	push	{lr}
  if(htim_base->Instance==TIM1)
 8000f4e:	6803      	ldr	r3, [r0, #0]
 8000f50:	4a1a      	ldr	r2, [pc, #104]	; (8000fbc <HAL_TIM_Base_MspInit+0x70>)
 8000f52:	4293      	cmp	r3, r2
{
 8000f54:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM1)
 8000f56:	d01b      	beq.n	8000f90 <HAL_TIM_Base_MspInit+0x44>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8000f58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f5c:	d002      	beq.n	8000f64 <HAL_TIM_Base_MspInit+0x18>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000f5e:	b003      	add	sp, #12
 8000f60:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f64:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f68:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f6a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000f6c:	f042 0201 	orr.w	r2, r2, #1
 8000f70:	659a      	str	r2, [r3, #88]	; 0x58
 8000f72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f74:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f76:	f003 0301 	and.w	r3, r3, #1
 8000f7a:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f7c:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f7e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f80:	f001 fa14 	bl	80023ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f84:	201c      	movs	r0, #28
}
 8000f86:	b003      	add	sp, #12
 8000f88:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f8c:	f001 ba44 	b.w	8002418 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f90:	4b0b      	ldr	r3, [pc, #44]	; (8000fc0 <HAL_TIM_Base_MspInit+0x74>)
 8000f92:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000f94:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000f98:	661a      	str	r2, [r3, #96]	; 0x60
 8000f9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8000f9c:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000fa2:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8000fa4:	4611      	mov	r1, r2
 8000fa6:	2019      	movs	r0, #25
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000fa8:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8000faa:	f001 f9ff 	bl	80023ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000fae:	2019      	movs	r0, #25
}
 8000fb0:	b003      	add	sp, #12
 8000fb2:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000fb6:	f001 ba2f 	b.w	8002418 <HAL_NVIC_EnableIRQ>
 8000fba:	bf00      	nop
 8000fbc:	40012c00 	.word	0x40012c00
 8000fc0:	40021000 	.word	0x40021000

08000fc4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000fc4:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 8000fc6:	6802      	ldr	r2, [r0, #0]
 8000fc8:	4b1c      	ldr	r3, [pc, #112]	; (800103c <HAL_TIM_MspPostInit+0x78>)
{
 8000fca:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fcc:	2400      	movs	r4, #0
  if(htim->Instance==TIM1)
 8000fce:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd0:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8000fd4:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8000fd8:	9407      	str	r4, [sp, #28]
  if(htim->Instance==TIM1)
 8000fda:	d001      	beq.n	8000fe0 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000fdc:	b008      	add	sp, #32
 8000fde:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe0:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe4:	2602      	movs	r6, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fe8:	4815      	ldr	r0, [pc, #84]	; (8001040 <HAL_TIM_MspPostInit+0x7c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fea:	f042 0202 	orr.w	r2, r2, #2
 8000fee:	64da      	str	r2, [r3, #76]	; 0x4c
 8000ff0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000ff2:	f002 0202 	and.w	r2, r2, #2
 8000ff6:	9201      	str	r2, [sp, #4]
 8000ff8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000ffc:	f042 0201 	orr.w	r2, r2, #1
 8001000:	64da      	str	r2, [r3, #76]	; 0x4c
 8001002:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001004:	f003 0301 	and.w	r3, r3, #1
 8001008:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800100a:	2501      	movs	r5, #1
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800100c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001010:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001012:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001014:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001016:	e9cd 3603 	strd	r3, r6, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800101a:	f001 fa4b 	bl	80024b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800101e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001022:	a903      	add	r1, sp, #12
 8001024:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001028:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800102a:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102c:	e9cd 4405 	strd	r4, r4, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001030:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001032:	f001 fa3f 	bl	80024b4 <HAL_GPIO_Init>
}
 8001036:	b008      	add	sp, #32
 8001038:	bd70      	pop	{r4, r5, r6, pc}
 800103a:	bf00      	nop
 800103c:	40012c00 	.word	0x40012c00
 8001040:	48000400 	.word	0x48000400

08001044 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001044:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART2)
 8001046:	6801      	ldr	r1, [r0, #0]
 8001048:	4a18      	ldr	r2, [pc, #96]	; (80010ac <HAL_UART_MspInit+0x68>)
{
 800104a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104c:	2300      	movs	r3, #0
  if(huart->Instance==USART2)
 800104e:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001050:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001054:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8001058:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART2)
 800105a:	d001      	beq.n	8001060 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800105c:	b008      	add	sp, #32
 800105e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8001060:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001064:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001068:	a903      	add	r1, sp, #12
    __HAL_RCC_USART2_CLK_ENABLE();
 800106a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800106c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001070:	659a      	str	r2, [r3, #88]	; 0x58
 8001072:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001074:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001078:	9201      	str	r2, [sp, #4]
 800107a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800107c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800107e:	f042 0201 	orr.w	r2, r2, #1
 8001082:	64da      	str	r2, [r3, #76]	; 0x4c
 8001084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001086:	f003 0301 	and.w	r3, r3, #1
 800108a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800108c:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800108e:	2307      	movs	r3, #7
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001090:	250c      	movs	r5, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001092:	2402      	movs	r4, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001094:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001098:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800109a:	e9cd 5403 	strd	r5, r4, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800109e:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a2:	f001 fa07 	bl	80024b4 <HAL_GPIO_Init>
}
 80010a6:	b008      	add	sp, #32
 80010a8:	bd70      	pop	{r4, r5, r6, pc}
 80010aa:	bf00      	nop
 80010ac:	40004400 	.word	0x40004400

080010b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010b0:	e7fe      	b.n	80010b0 <NMI_Handler>
 80010b2:	bf00      	nop

080010b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010b4:	e7fe      	b.n	80010b4 <HardFault_Handler>
 80010b6:	bf00      	nop

080010b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010b8:	e7fe      	b.n	80010b8 <MemManage_Handler>
 80010ba:	bf00      	nop

080010bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010bc:	e7fe      	b.n	80010bc <BusFault_Handler>
 80010be:	bf00      	nop

080010c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c0:	e7fe      	b.n	80010c0 <UsageFault_Handler>
 80010c2:	bf00      	nop

080010c4 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop

080010c8 <DebugMon_Handler>:
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop

080010cc <PendSV_Handler>:
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop

080010d0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010d0:	f000 b882 	b.w	80011d8 <HAL_IncTick>

080010d4 <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80010d4:	4801      	ldr	r0, [pc, #4]	; (80010dc <ADC1_2_IRQHandler+0x8>)
 80010d6:	f000 b987 	b.w	80013e8 <HAL_ADC_IRQHandler>
 80010da:	bf00      	nop
 80010dc:	200000f0 	.word	0x200000f0

080010e0 <TIM1_UP_TIM16_IRQHandler>:
void TIM1_UP_TIM16_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80010e0:	4801      	ldr	r0, [pc, #4]	; (80010e8 <TIM1_UP_TIM16_IRQHandler+0x8>)
 80010e2:	f003 b8eb 	b.w	80042bc <HAL_TIM_IRQHandler>
 80010e6:	bf00      	nop
 80010e8:	2000015c 	.word	0x2000015c

080010ec <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010ec:	4801      	ldr	r0, [pc, #4]	; (80010f4 <TIM2_IRQHandler+0x8>)
 80010ee:	f003 b8e5 	b.w	80042bc <HAL_TIM_IRQHandler>
 80010f2:	bf00      	nop
 80010f4:	200001ac 	.word	0x200001ac

080010f8 <SPI3_IRQHandler>:
void SPI3_IRQHandler(void)
{
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 80010f8:	4801      	ldr	r0, [pc, #4]	; (8001100 <SPI3_IRQHandler+0x8>)
 80010fa:	f002 bb4b 	b.w	8003794 <HAL_SPI_IRQHandler>
 80010fe:	bf00      	nop
 8001100:	20000088 	.word	0x20000088

08001104 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001104:	4911      	ldr	r1, [pc, #68]	; (800114c <SystemInit+0x48>)
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001106:	4b12      	ldr	r3, [pc, #72]	; (8001150 <SystemInit+0x4c>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001108:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800110c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
{
 8001110:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001112:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  RCC->CR |= RCC_CR_MSION;
 8001116:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001118:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 800111a:	f042 0201 	orr.w	r2, r2, #1
 800111e:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8001120:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8001128:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800112c:	f44f 5480 	mov.w	r4, #4096	; 0x1000
  RCC->CR &= 0xEAF6FFFFU;
 8001130:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x00001000U;
 8001132:	60dc      	str	r4, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001134:	681a      	ldr	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001136:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
  RCC->CR &= 0xFFFBFFFFU;
 800113a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800113e:	601a      	str	r2, [r3, #0]
  RCC->CIER = 0x00000000U;
 8001140:	6198      	str	r0, [r3, #24]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001142:	608c      	str	r4, [r1, #8]
#endif
}
 8001144:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	e000ed00 	.word	0xe000ed00
 8001150:	40021000 	.word	0x40021000

08001154 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001154:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001156:	4b0f      	ldr	r3, [pc, #60]	; (8001194 <HAL_InitTick+0x40>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	b90b      	cbnz	r3, 8001160 <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800115c:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800115e:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001160:	490d      	ldr	r1, [pc, #52]	; (8001198 <HAL_InitTick+0x44>)
 8001162:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001166:	4605      	mov	r5, r0
 8001168:	fbb2 f3f3 	udiv	r3, r2, r3
 800116c:	6808      	ldr	r0, [r1, #0]
 800116e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001172:	f001 f95f 	bl	8002434 <HAL_SYSTICK_Config>
 8001176:	4604      	mov	r4, r0
 8001178:	2800      	cmp	r0, #0
 800117a:	d1ef      	bne.n	800115c <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800117c:	2d0f      	cmp	r5, #15
 800117e:	d8ed      	bhi.n	800115c <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001180:	4602      	mov	r2, r0
 8001182:	4629      	mov	r1, r5
 8001184:	f04f 30ff 	mov.w	r0, #4294967295
 8001188:	f001 f910 	bl	80023ac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800118c:	4b03      	ldr	r3, [pc, #12]	; (800119c <HAL_InitTick+0x48>)
 800118e:	4620      	mov	r0, r4
 8001190:	601d      	str	r5, [r3, #0]
}
 8001192:	bd38      	pop	{r3, r4, r5, pc}
 8001194:	20000014 	.word	0x20000014
 8001198:	20000010 	.word	0x20000010
 800119c:	20000018 	.word	0x20000018

080011a0 <HAL_Init>:
{
 80011a0:	b500      	push	{lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011a2:	4a0c      	ldr	r2, [pc, #48]	; (80011d4 <HAL_Init+0x34>)
 80011a4:	6813      	ldr	r3, [r2, #0]
 80011a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 80011aa:	b083      	sub	sp, #12
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011ac:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011ae:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011b0:	f001 f8ea 	bl	8002388 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011b4:	2000      	movs	r0, #0
 80011b6:	f7ff ffcd 	bl	8001154 <HAL_InitTick>
 80011ba:	b118      	cbz	r0, 80011c4 <HAL_Init+0x24>
    status = HAL_ERROR;
 80011bc:	2001      	movs	r0, #1
}
 80011be:	b003      	add	sp, #12
 80011c0:	f85d fb04 	ldr.w	pc, [sp], #4
 80011c4:	9001      	str	r0, [sp, #4]
    HAL_MspInit();
 80011c6:	f7ff fe0b 	bl	8000de0 <HAL_MspInit>
 80011ca:	9801      	ldr	r0, [sp, #4]
}
 80011cc:	b003      	add	sp, #12
 80011ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80011d2:	bf00      	nop
 80011d4:	40022000 	.word	0x40022000

080011d8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80011d8:	4a03      	ldr	r2, [pc, #12]	; (80011e8 <HAL_IncTick+0x10>)
 80011da:	4b04      	ldr	r3, [pc, #16]	; (80011ec <HAL_IncTick+0x14>)
 80011dc:	6811      	ldr	r1, [r2, #0]
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	440b      	add	r3, r1
 80011e2:	6013      	str	r3, [r2, #0]
}
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	20000880 	.word	0x20000880
 80011ec:	20000014 	.word	0x20000014

080011f0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80011f0:	4b01      	ldr	r3, [pc, #4]	; (80011f8 <HAL_GetTick+0x8>)
 80011f2:	6818      	ldr	r0, [r3, #0]
}
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	20000880 	.word	0x20000880

080011fc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80011fc:	b570      	push	{r4, r5, r6, lr}
 80011fe:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001200:	2300      	movs	r3, #0
 8001202:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001204:	2800      	cmp	r0, #0
 8001206:	f000 809c 	beq.w	8001342 <HAL_ADC_Init+0x146>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800120a:	6d45      	ldr	r5, [r0, #84]	; 0x54
 800120c:	4604      	mov	r4, r0
 800120e:	2d00      	cmp	r5, #0
 8001210:	f000 808c 	beq.w	800132c <HAL_ADC_Init+0x130>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001214:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001216:	6893      	ldr	r3, [r2, #8]
 8001218:	009d      	lsls	r5, r3, #2
 800121a:	d505      	bpl.n	8001228 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800121c:	6893      	ldr	r3, [r2, #8]
 800121e:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001222:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001226:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001228:	6893      	ldr	r3, [r2, #8]
 800122a:	00d8      	lsls	r0, r3, #3
 800122c:	d417      	bmi.n	800125e <HAL_ADC_Init+0x62>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800122e:	4b64      	ldr	r3, [pc, #400]	; (80013c0 <HAL_ADC_Init+0x1c4>)
  MODIFY_REG(ADCx->CR,
 8001230:	6891      	ldr	r1, [r2, #8]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4863      	ldr	r0, [pc, #396]	; (80013c4 <HAL_ADC_Init+0x1c8>)
 8001236:	099b      	lsrs	r3, r3, #6
 8001238:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 800123c:	fba0 0303 	umull	r0, r3, r0, r3
 8001240:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8001244:	099b      	lsrs	r3, r3, #6
 8001246:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800124a:	6091      	str	r1, [r2, #8]
 800124c:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800124e:	9b01      	ldr	r3, [sp, #4]
 8001250:	b12b      	cbz	r3, 800125e <HAL_ADC_Init+0x62>
    {
      wait_loop_index--;
 8001252:	9b01      	ldr	r3, [sp, #4]
 8001254:	3b01      	subs	r3, #1
 8001256:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001258:	9b01      	ldr	r3, [sp, #4]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d1f9      	bne.n	8001252 <HAL_ADC_Init+0x56>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800125e:	6893      	ldr	r3, [r2, #8]
 8001260:	00d9      	lsls	r1, r3, #3
 8001262:	d455      	bmi.n	8001310 <HAL_ADC_Init+0x114>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001264:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001266:	f043 0310 	orr.w	r3, r3, #16
 800126a:	6563      	str	r3, [r4, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800126c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800126e:	f043 0301 	orr.w	r3, r3, #1
 8001272:	65a3      	str	r3, [r4, #88]	; 0x58
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001274:	6893      	ldr	r3, [r2, #8]
 8001276:	f013 0f04 	tst.w	r3, #4

    tmp_hal_status = HAL_ERROR;
 800127a:	f04f 0001 	mov.w	r0, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800127e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001280:	d14d      	bne.n	800131e <HAL_ADC_Init+0x122>
 8001282:	06db      	lsls	r3, r3, #27
 8001284:	d44b      	bmi.n	800131e <HAL_ADC_Init+0x122>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001286:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001288:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800128c:	f043 0302 	orr.w	r3, r3, #2
 8001290:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001292:	6893      	ldr	r3, [r2, #8]
 8001294:	07de      	lsls	r6, r3, #31
 8001296:	d40a      	bmi.n	80012ae <HAL_ADC_Init+0xb2>
 8001298:	4d4b      	ldr	r5, [pc, #300]	; (80013c8 <HAL_ADC_Init+0x1cc>)
 800129a:	4b4c      	ldr	r3, [pc, #304]	; (80013cc <HAL_ADC_Init+0x1d0>)
 800129c:	494c      	ldr	r1, [pc, #304]	; (80013d0 <HAL_ADC_Init+0x1d4>)
 800129e:	68ad      	ldr	r5, [r5, #8]
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	6889      	ldr	r1, [r1, #8]
 80012a4:	432b      	orrs	r3, r5
 80012a6:	07cd      	lsls	r5, r1, #31
 80012a8:	f003 0301 	and.w	r3, r3, #1
 80012ac:	d56d      	bpl.n	800138a <HAL_ADC_Init+0x18e>
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 80012ae:	e9d4 1502 	ldrd	r1, r5, [r4, #8]
 80012b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80012b4:	432b      	orrs	r3, r5
 80012b6:	430b      	orrs	r3, r1
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80012b8:	7e65      	ldrb	r5, [r4, #25]
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80012ba:	f894 1020 	ldrb.w	r1, [r4, #32]
                hadc->Init.DataAlign                                                   |
 80012be:	ea43 3345 	orr.w	r3, r3, r5, lsl #13

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80012c2:	2901      	cmp	r1, #1
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80012c4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80012c8:	d103      	bne.n	80012d2 <HAL_ADC_Init+0xd6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80012ca:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80012cc:	3901      	subs	r1, #1
 80012ce:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80012d2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80012d4:	b121      	cbz	r1, 80012e0 <HAL_ADC_Init+0xe4>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 80012d6:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80012d8:	f401 7170 	and.w	r1, r1, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80012dc:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80012de:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80012e0:	68d5      	ldr	r5, [r2, #12]
 80012e2:	493c      	ldr	r1, [pc, #240]	; (80013d4 <HAL_ADC_Init+0x1d8>)
 80012e4:	4029      	ands	r1, r5
 80012e6:	430b      	orrs	r3, r1
 80012e8:	60d3      	str	r3, [r2, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80012ea:	6893      	ldr	r3, [r2, #8]
 80012ec:	0759      	lsls	r1, r3, #29
 80012ee:	d52b      	bpl.n	8001348 <HAL_ADC_Init+0x14c>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80012f0:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80012f2:	6923      	ldr	r3, [r4, #16]
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d040      	beq.n	800137a <HAL_ADC_Init+0x17e>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80012f8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80012fa:	f023 030f 	bic.w	r3, r3, #15
 80012fe:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001300:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001302:	f023 0303 	bic.w	r3, r3, #3
 8001306:	f043 0301 	orr.w	r3, r3, #1
 800130a:	6563      	str	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 800130c:	b002      	add	sp, #8
 800130e:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001310:	6893      	ldr	r3, [r2, #8]
 8001312:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001316:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800131a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800131c:	d0b1      	beq.n	8001282 <HAL_ADC_Init+0x86>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800131e:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8001320:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001322:	f043 0310 	orr.w	r3, r3, #16
 8001326:	6563      	str	r3, [r4, #84]	; 0x54
}
 8001328:	b002      	add	sp, #8
 800132a:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 800132c:	f7ff fd70 	bl	8000e10 <HAL_ADC_MspInit>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001330:	6822      	ldr	r2, [r4, #0]
    ADC_CLEAR_ERRORCODE(hadc);
 8001332:	65a5      	str	r5, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001334:	6893      	ldr	r3, [r2, #8]
    hadc->Lock = HAL_UNLOCKED;
 8001336:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 800133a:	009d      	lsls	r5, r3, #2
 800133c:	f57f af74 	bpl.w	8001228 <HAL_ADC_Init+0x2c>
 8001340:	e76c      	b.n	800121c <HAL_ADC_Init+0x20>
    return HAL_ERROR;
 8001342:	2001      	movs	r0, #1
}
 8001344:	b002      	add	sp, #8
 8001346:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001348:	6893      	ldr	r3, [r2, #8]
 800134a:	071b      	lsls	r3, r3, #28
 800134c:	d4d1      	bmi.n	80012f2 <HAL_ADC_Init+0xf6>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800134e:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001350:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001354:	7e26      	ldrb	r6, [r4, #24]
      if (hadc->Init.OversamplingMode == ENABLE)
 8001356:	f894 5038 	ldrb.w	r5, [r4, #56]	; 0x38
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800135a:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800135e:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001360:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001364:	ea43 3386 	orr.w	r3, r3, r6, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001368:	430b      	orrs	r3, r1
      if (hadc->Init.OversamplingMode == ENABLE)
 800136a:	2d01      	cmp	r5, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800136c:	60d3      	str	r3, [r2, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 800136e:	d016      	beq.n	800139e <HAL_ADC_Init+0x1a2>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001370:	6913      	ldr	r3, [r2, #16]
 8001372:	f023 0301 	bic.w	r3, r3, #1
 8001376:	6113      	str	r3, [r2, #16]
 8001378:	e7bb      	b.n	80012f2 <HAL_ADC_Init+0xf6>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800137a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800137c:	69e3      	ldr	r3, [r4, #28]
 800137e:	f021 010f 	bic.w	r1, r1, #15
 8001382:	3b01      	subs	r3, #1
 8001384:	430b      	orrs	r3, r1
 8001386:	6313      	str	r3, [r2, #48]	; 0x30
 8001388:	e7ba      	b.n	8001300 <HAL_ADC_Init+0x104>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800138a:	2b00      	cmp	r3, #0
 800138c:	d18f      	bne.n	80012ae <HAL_ADC_Init+0xb2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800138e:	4912      	ldr	r1, [pc, #72]	; (80013d8 <HAL_ADC_Init+0x1dc>)
 8001390:	6865      	ldr	r5, [r4, #4]
 8001392:	688b      	ldr	r3, [r1, #8]
 8001394:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001398:	432b      	orrs	r3, r5
 800139a:	608b      	str	r3, [r1, #8]
 800139c:	e787      	b.n	80012ae <HAL_ADC_Init+0xb2>
        MODIFY_REG(hadc->Instance->CFGR2,
 800139e:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	; 0x3c
 80013a2:	6c66      	ldr	r6, [r4, #68]	; 0x44
 80013a4:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80013a6:	430b      	orrs	r3, r1
 80013a8:	6911      	ldr	r1, [r2, #16]
 80013aa:	f043 0301 	orr.w	r3, r3, #1
 80013ae:	4333      	orrs	r3, r6
 80013b0:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 80013b4:	432b      	orrs	r3, r5
 80013b6:	f021 0104 	bic.w	r1, r1, #4
 80013ba:	430b      	orrs	r3, r1
 80013bc:	6113      	str	r3, [r2, #16]
 80013be:	e798      	b.n	80012f2 <HAL_ADC_Init+0xf6>
 80013c0:	20000010 	.word	0x20000010
 80013c4:	053e2d63 	.word	0x053e2d63
 80013c8:	50040000 	.word	0x50040000
 80013cc:	50040100 	.word	0x50040100
 80013d0:	50040200 	.word	0x50040200
 80013d4:	fff0c007 	.word	0xfff0c007
 80013d8:	50040300 	.word	0x50040300

080013dc <HAL_ADC_ConvCpltCallback>:
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop

080013e0 <HAL_ADC_LevelOutOfWindowCallback>:
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop

080013e4 <HAL_ADC_ErrorCallback>:
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop

080013e8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80013e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
  uint32_t tmp_isr = hadc->Instance->ISR;
 80013ea:	6803      	ldr	r3, [r0, #0]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80013ec:	4a8d      	ldr	r2, [pc, #564]	; (8001624 <HAL_ADC_IRQHandler+0x23c>)
 80013ee:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 80013f0:	685e      	ldr	r6, [r3, #4]
 80013f2:	6897      	ldr	r7, [r2, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80013f4:	07a9      	lsls	r1, r5, #30
{
 80013f6:	4604      	mov	r4, r0
 80013f8:	f007 071f 	and.w	r7, r7, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80013fc:	d502      	bpl.n	8001404 <HAL_ADC_IRQHandler+0x1c>
 80013fe:	07b2      	lsls	r2, r6, #30
 8001400:	f100 80a4 	bmi.w	800154c <HAL_ADC_IRQHandler+0x164>
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001404:	0769      	lsls	r1, r5, #29
 8001406:	d57d      	bpl.n	8001504 <HAL_ADC_IRQHandler+0x11c>
 8001408:	0772      	lsls	r2, r6, #29
 800140a:	d57b      	bpl.n	8001504 <HAL_ADC_IRQHandler+0x11c>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800140c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800140e:	06d2      	lsls	r2, r2, #27
 8001410:	d403      	bmi.n	800141a <HAL_ADC_IRQHandler+0x32>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001412:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001414:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001418:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800141a:	68da      	ldr	r2, [r3, #12]
 800141c:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8001420:	d11c      	bne.n	800145c <HAL_ADC_IRQHandler+0x74>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001422:	4a81      	ldr	r2, [pc, #516]	; (8001628 <HAL_ADC_IRQHandler+0x240>)
 8001424:	4293      	cmp	r3, r2
 8001426:	f000 80da 	beq.w	80015de <HAL_ADC_IRQHandler+0x1f6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800142a:	68da      	ldr	r2, [r3, #12]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800142c:	0490      	lsls	r0, r2, #18
 800142e:	d415      	bmi.n	800145c <HAL_ADC_IRQHandler+0x74>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	0711      	lsls	r1, r2, #28
 8001434:	d512      	bpl.n	800145c <HAL_ADC_IRQHandler+0x74>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001436:	689a      	ldr	r2, [r3, #8]
 8001438:	0752      	lsls	r2, r2, #29
 800143a:	f100 80e9 	bmi.w	8001610 <HAL_ADC_IRQHandler+0x228>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800143e:	685a      	ldr	r2, [r3, #4]
 8001440:	f022 020c 	bic.w	r2, r2, #12
 8001444:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001446:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001448:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800144c:	6563      	str	r3, [r4, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800144e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001450:	04db      	lsls	r3, r3, #19
 8001452:	d403      	bmi.n	800145c <HAL_ADC_IRQHandler+0x74>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001454:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001456:	f043 0301 	orr.w	r3, r3, #1
 800145a:	6563      	str	r3, [r4, #84]	; 0x54
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800145c:	4620      	mov	r0, r4
 800145e:	f7ff ffbd 	bl	80013dc <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001462:	6823      	ldr	r3, [r4, #0]
 8001464:	220c      	movs	r2, #12
 8001466:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001468:	06a8      	lsls	r0, r5, #26
 800146a:	d552      	bpl.n	8001512 <HAL_ADC_IRQHandler+0x12a>
 800146c:	06b1      	lsls	r1, r6, #26
 800146e:	d550      	bpl.n	8001512 <HAL_ADC_IRQHandler+0x12a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001470:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001472:	06d1      	lsls	r1, r2, #27
 8001474:	d403      	bmi.n	800147e <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001476:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001478:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800147c:	6562      	str	r2, [r4, #84]	; 0x54
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800147e:	486a      	ldr	r0, [pc, #424]	; (8001628 <HAL_ADC_IRQHandler+0x240>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001480:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001482:	68d9      	ldr	r1, [r3, #12]
 8001484:	4283      	cmp	r3, r0
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001486:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800148a:	f401 6140 	and.w	r1, r1, #3072	; 0xc00
 800148e:	d06b      	beq.n	8001568 <HAL_ADC_IRQHandler+0x180>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001490:	68d8      	ldr	r0, [r3, #12]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8001492:	b122      	cbz	r2, 800149e <HAL_ADC_IRQHandler+0xb6>
 8001494:	0182      	lsls	r2, r0, #6
 8001496:	d41a      	bmi.n	80014ce <HAL_ADC_IRQHandler+0xe6>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8001498:	b9c9      	cbnz	r1, 80014ce <HAL_ADC_IRQHandler+0xe6>
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 800149a:	0481      	lsls	r1, r0, #18
 800149c:	d417      	bmi.n	80014ce <HAL_ADC_IRQHandler+0xe6>
          (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL))))
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	0652      	lsls	r2, r2, #25
 80014a2:	d514      	bpl.n	80014ce <HAL_ADC_IRQHandler+0xe6>
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80014a4:	0281      	lsls	r1, r0, #10
 80014a6:	d412      	bmi.n	80014ce <HAL_ADC_IRQHandler+0xe6>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80014a8:	689a      	ldr	r2, [r3, #8]
 80014aa:	0712      	lsls	r2, r2, #28
 80014ac:	f100 80a7 	bmi.w	80015fe <HAL_ADC_IRQHandler+0x216>
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80014b0:	685a      	ldr	r2, [r3, #4]
 80014b2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80014b6:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80014b8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80014ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80014be:	6563      	str	r3, [r4, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80014c0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80014c2:	05d8      	lsls	r0, r3, #23
 80014c4:	d403      	bmi.n	80014ce <HAL_ADC_IRQHandler+0xe6>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80014c6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80014c8:	f043 0301 	orr.w	r3, r3, #1
 80014cc:	6563      	str	r3, [r4, #84]	; 0x54
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80014ce:	4620      	mov	r0, r4
 80014d0:	f7fe fffc 	bl	80004cc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80014d4:	6823      	ldr	r3, [r4, #0]
 80014d6:	2260      	movs	r2, #96	; 0x60
 80014d8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80014da:	0629      	lsls	r1, r5, #24
 80014dc:	d501      	bpl.n	80014e2 <HAL_ADC_IRQHandler+0xfa>
 80014de:	0632      	lsls	r2, r6, #24
 80014e0:	d466      	bmi.n	80015b0 <HAL_ADC_IRQHandler+0x1c8>
    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80014e2:	05e8      	lsls	r0, r5, #23
 80014e4:	d501      	bpl.n	80014ea <HAL_ADC_IRQHandler+0x102>
 80014e6:	05f1      	lsls	r1, r6, #23
 80014e8:	d46d      	bmi.n	80015c6 <HAL_ADC_IRQHandler+0x1de>
    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80014ea:	05aa      	lsls	r2, r5, #22
 80014ec:	d501      	bpl.n	80014f2 <HAL_ADC_IRQHandler+0x10a>
 80014ee:	05b0      	lsls	r0, r6, #22
 80014f0:	d452      	bmi.n	8001598 <HAL_ADC_IRQHandler+0x1b0>
    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80014f2:	06e9      	lsls	r1, r5, #27
 80014f4:	d501      	bpl.n	80014fa <HAL_ADC_IRQHandler+0x112>
 80014f6:	06f2      	lsls	r2, r6, #27
 80014f8:	d410      	bmi.n	800151c <HAL_ADC_IRQHandler+0x134>
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80014fa:	0568      	lsls	r0, r5, #21
 80014fc:	d501      	bpl.n	8001502 <HAL_ADC_IRQHandler+0x11a>
 80014fe:	0571      	lsls	r1, r6, #21
 8001500:	d43a      	bmi.n	8001578 <HAL_ADC_IRQHandler+0x190>
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8001502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001504:	0728      	lsls	r0, r5, #28
 8001506:	d5af      	bpl.n	8001468 <HAL_ADC_IRQHandler+0x80>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001508:	0731      	lsls	r1, r6, #28
 800150a:	f53f af7f 	bmi.w	800140c <HAL_ADC_IRQHandler+0x24>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800150e:	06a8      	lsls	r0, r5, #26
 8001510:	d4ac      	bmi.n	800146c <HAL_ADC_IRQHandler+0x84>
 8001512:	066a      	lsls	r2, r5, #25
 8001514:	d5e1      	bpl.n	80014da <HAL_ADC_IRQHandler+0xf2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001516:	0670      	lsls	r0, r6, #25
 8001518:	d5df      	bpl.n	80014da <HAL_ADC_IRQHandler+0xf2>
 800151a:	e7a9      	b.n	8001470 <HAL_ADC_IRQHandler+0x88>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800151c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800151e:	b132      	cbz	r2, 800152e <HAL_ADC_IRQHandler+0x146>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001520:	2f00      	cmp	r7, #0
 8001522:	d068      	beq.n	80015f6 <HAL_ADC_IRQHandler+0x20e>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001524:	4a3f      	ldr	r2, [pc, #252]	; (8001624 <HAL_ADC_IRQHandler+0x23c>)
 8001526:	6892      	ldr	r2, [r2, #8]
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001528:	f412 4f60 	tst.w	r2, #57344	; 0xe000
 800152c:	d00b      	beq.n	8001546 <HAL_ADC_IRQHandler+0x15e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800152e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001530:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001534:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001536:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001538:	f043 0302 	orr.w	r3, r3, #2
 800153c:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 800153e:	4620      	mov	r0, r4
 8001540:	f7ff ff50 	bl	80013e4 <HAL_ADC_ErrorCallback>
 8001544:	6823      	ldr	r3, [r4, #0]
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001546:	2210      	movs	r2, #16
 8001548:	601a      	str	r2, [r3, #0]
 800154a:	e7d6      	b.n	80014fa <HAL_ADC_IRQHandler+0x112>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800154c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800154e:	06d8      	lsls	r0, r3, #27
 8001550:	d403      	bmi.n	800155a <HAL_ADC_IRQHandler+0x172>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001552:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001554:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001558:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800155a:	4620      	mov	r0, r4
 800155c:	f000 fbf0 	bl	8001d40 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001560:	6823      	ldr	r3, [r4, #0]
 8001562:	2202      	movs	r2, #2
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	e74d      	b.n	8001404 <HAL_ADC_IRQHandler+0x1c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001568:	2f00      	cmp	r7, #0
 800156a:	d091      	beq.n	8001490 <HAL_ADC_IRQHandler+0xa8>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800156c:	1fb8      	subs	r0, r7, #6
 800156e:	2801      	cmp	r0, #1
 8001570:	d98e      	bls.n	8001490 <HAL_ADC_IRQHandler+0xa8>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001572:	482e      	ldr	r0, [pc, #184]	; (800162c <HAL_ADC_IRQHandler+0x244>)
 8001574:	68c0      	ldr	r0, [r0, #12]
 8001576:	e78c      	b.n	8001492 <HAL_ADC_IRQHandler+0xaa>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001578:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800157a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800157e:	6562      	str	r2, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001580:	6da2      	ldr	r2, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001582:	f44f 6180 	mov.w	r1, #1024	; 0x400
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001586:	f042 0208 	orr.w	r2, r2, #8
 800158a:	65a2      	str	r2, [r4, #88]	; 0x58
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800158c:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800158e:	6019      	str	r1, [r3, #0]
}
 8001590:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001594:	f000 bbce 	b.w	8001d34 <HAL_ADCEx_InjectedQueueOverflowCallback>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001598:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800159a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800159e:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80015a0:	4620      	mov	r0, r4
 80015a2:	f000 fbcb 	bl	8001d3c <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80015a6:	6823      	ldr	r3, [r4, #0]
 80015a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015ac:	601a      	str	r2, [r3, #0]
 80015ae:	e7a0      	b.n	80014f2 <HAL_ADC_IRQHandler+0x10a>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80015b0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80015b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015b6:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80015b8:	4620      	mov	r0, r4
 80015ba:	f7ff ff11 	bl	80013e0 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80015be:	6823      	ldr	r3, [r4, #0]
 80015c0:	2280      	movs	r2, #128	; 0x80
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	e78d      	b.n	80014e2 <HAL_ADC_IRQHandler+0xfa>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80015c6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80015c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015cc:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80015ce:	4620      	mov	r0, r4
 80015d0:	f000 fbb2 	bl	8001d38 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80015d4:	6823      	ldr	r3, [r4, #0]
 80015d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	e785      	b.n	80014ea <HAL_ADC_IRQHandler+0x102>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80015de:	2f09      	cmp	r7, #9
 80015e0:	d902      	bls.n	80015e8 <HAL_ADC_IRQHandler+0x200>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80015e2:	4a12      	ldr	r2, [pc, #72]	; (800162c <HAL_ADC_IRQHandler+0x244>)
 80015e4:	68d2      	ldr	r2, [r2, #12]
 80015e6:	e721      	b.n	800142c <HAL_ADC_IRQHandler+0x44>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80015e8:	f240 2221 	movw	r2, #545	; 0x221
 80015ec:	40fa      	lsrs	r2, r7
 80015ee:	07d2      	lsls	r2, r2, #31
 80015f0:	f53f af1b 	bmi.w	800142a <HAL_ADC_IRQHandler+0x42>
 80015f4:	e7f5      	b.n	80015e2 <HAL_ADC_IRQHandler+0x1fa>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80015f6:	68da      	ldr	r2, [r3, #12]
 80015f8:	07d7      	lsls	r7, r2, #31
 80015fa:	d5a4      	bpl.n	8001546 <HAL_ADC_IRQHandler+0x15e>
 80015fc:	e797      	b.n	800152e <HAL_ADC_IRQHandler+0x146>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015fe:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001600:	f043 0310 	orr.w	r3, r3, #16
 8001604:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001606:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001608:	f043 0301 	orr.w	r3, r3, #1
 800160c:	65a3      	str	r3, [r4, #88]	; 0x58
 800160e:	e75e      	b.n	80014ce <HAL_ADC_IRQHandler+0xe6>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001610:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001612:	f043 0310 	orr.w	r3, r3, #16
 8001616:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001618:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800161a:	f043 0301 	orr.w	r3, r3, #1
 800161e:	65a3      	str	r3, [r4, #88]	; 0x58
 8001620:	e71c      	b.n	800145c <HAL_ADC_IRQHandler+0x74>
 8001622:	bf00      	nop
 8001624:	50040300 	.word	0x50040300
 8001628:	50040100 	.word	0x50040100
 800162c:	50040000 	.word	0x50040000

08001630 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001630:	b4f0      	push	{r4, r5, r6, r7}
 8001632:	4603      	mov	r3, r0
 8001634:	b082      	sub	sp, #8
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001636:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
  __IO uint32_t wait_loop_index = 0UL;
 800163a:	2000      	movs	r0, #0
  __HAL_LOCK(hadc);
 800163c:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 800163e:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8001640:	f000 8126 	beq.w	8001890 <HAL_ADC_ConfigChannel+0x260>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001644:	681c      	ldr	r4, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001646:	68a5      	ldr	r5, [r4, #8]
  __HAL_LOCK(hadc);
 8001648:	2001      	movs	r0, #1
 800164a:	f015 0504 	ands.w	r5, r5, #4
 800164e:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
 8001652:	d151      	bne.n	80016f8 <HAL_ADC_ConfigChannel+0xc8>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001654:	6848      	ldr	r0, [r1, #4]
 8001656:	2805      	cmp	r0, #5
 8001658:	f240 809e 	bls.w	8001798 <HAL_ADC_ConfigChannel+0x168>
 800165c:	f000 0c1f 	and.w	ip, r0, #31
 8001660:	261f      	movs	r6, #31
 8001662:	0980      	lsrs	r0, r0, #6
 8001664:	fa06 f60c 	lsl.w	r6, r6, ip
 8001668:	f000 050c 	and.w	r5, r0, #12
 800166c:	43f7      	mvns	r7, r6
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800166e:	f104 0030 	add.w	r0, r4, #48	; 0x30
  MODIFY_REG(*preg,
 8001672:	680a      	ldr	r2, [r1, #0]
 8001674:	5946      	ldr	r6, [r0, r5]
 8001676:	f3c2 6284 	ubfx	r2, r2, #26, #5
 800167a:	403e      	ands	r6, r7
 800167c:	fa02 f20c 	lsl.w	r2, r2, ip
 8001680:	4332      	orrs	r2, r6
 8001682:	5142      	str	r2, [r0, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001684:	68a2      	ldr	r2, [r4, #8]
 8001686:	0755      	lsls	r5, r2, #29
 8001688:	d553      	bpl.n	8001732 <HAL_ADC_ConfigChannel+0x102>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800168a:	68a2      	ldr	r2, [r4, #8]
 800168c:	680a      	ldr	r2, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800168e:	68a0      	ldr	r0, [r4, #8]
 8001690:	07c0      	lsls	r0, r0, #31
 8001692:	d413      	bmi.n	80016bc <HAL_ADC_ConfigChannel+0x8c>
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001694:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8001696:	4899      	ldr	r0, [pc, #612]	; (80018fc <HAL_ADC_ConfigChannel+0x2cc>)
 8001698:	f8d4 50b0 	ldr.w	r5, [r4, #176]	; 0xb0

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800169c:	f8df c284 	ldr.w	ip, [pc, #644]	; 8001924 <HAL_ADC_ConfigChannel+0x2f4>
 80016a0:	f006 0718 	and.w	r7, r6, #24
 80016a4:	40f8      	lsrs	r0, r7
 80016a6:	f3c2 0712 	ubfx	r7, r2, #0, #19
 80016aa:	4010      	ands	r0, r2
 80016ac:	ea25 0507 	bic.w	r5, r5, r7
 80016b0:	4328      	orrs	r0, r5
 80016b2:	4566      	cmp	r6, ip
 80016b4:	f8c4 00b0 	str.w	r0, [r4, #176]	; 0xb0
 80016b8:	f000 809c 	beq.w	80017f4 <HAL_ADC_ConfigChannel+0x1c4>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80016bc:	4990      	ldr	r1, [pc, #576]	; (8001900 <HAL_ADC_ConfigChannel+0x2d0>)
 80016be:	420a      	tst	r2, r1
 80016c0:	d035      	beq.n	800172e <HAL_ADC_ConfigChannel+0xfe>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80016c2:	4990      	ldr	r1, [pc, #576]	; (8001904 <HAL_ADC_ConfigChannel+0x2d4>)
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80016c4:	4d90      	ldr	r5, [pc, #576]	; (8001908 <HAL_ADC_ConfigChannel+0x2d8>)
 80016c6:	6888      	ldr	r0, [r1, #8]
 80016c8:	42aa      	cmp	r2, r5
 80016ca:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 80016ce:	d06b      	beq.n	80017a8 <HAL_ADC_ConfigChannel+0x178>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80016d0:	4d8e      	ldr	r5, [pc, #568]	; (800190c <HAL_ADC_ConfigChannel+0x2dc>)
 80016d2:	42aa      	cmp	r2, r5
 80016d4:	d01a      	beq.n	800170c <HAL_ADC_ConfigChannel+0xdc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80016d6:	4d8e      	ldr	r5, [pc, #568]	; (8001910 <HAL_ADC_ConfigChannel+0x2e0>)
 80016d8:	42aa      	cmp	r2, r5
 80016da:	d128      	bne.n	800172e <HAL_ADC_ConfigChannel+0xfe>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80016dc:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 80016e0:	d125      	bne.n	800172e <HAL_ADC_ConfigChannel+0xfe>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80016e2:	4a8c      	ldr	r2, [pc, #560]	; (8001914 <HAL_ADC_ConfigChannel+0x2e4>)
 80016e4:	4294      	cmp	r4, r2
 80016e6:	d122      	bne.n	800172e <HAL_ADC_ConfigChannel+0xfe>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80016e8:	688a      	ldr	r2, [r1, #8]
 80016ea:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80016ee:	4332      	orrs	r2, r6
 80016f0:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80016f4:	608a      	str	r2, [r1, #8]
 80016f6:	e003      	b.n	8001700 <HAL_ADC_ConfigChannel+0xd0>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80016fa:	f042 0220 	orr.w	r2, r2, #32
 80016fe:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001700:	2200      	movs	r2, #0
 8001702:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8001706:	b002      	add	sp, #8
 8001708:	bcf0      	pop	{r4, r5, r6, r7}
 800170a:	4770      	bx	lr
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800170c:	01c5      	lsls	r5, r0, #7
 800170e:	d40e      	bmi.n	800172e <HAL_ADC_ConfigChannel+0xfe>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001710:	4a80      	ldr	r2, [pc, #512]	; (8001914 <HAL_ADC_ConfigChannel+0x2e4>)
 8001712:	4294      	cmp	r4, r2
 8001714:	d003      	beq.n	800171e <HAL_ADC_ConfigChannel+0xee>
 8001716:	f502 7200 	add.w	r2, r2, #512	; 0x200
 800171a:	4294      	cmp	r4, r2
 800171c:	d107      	bne.n	800172e <HAL_ADC_ConfigChannel+0xfe>
 800171e:	4979      	ldr	r1, [pc, #484]	; (8001904 <HAL_ADC_ConfigChannel+0x2d4>)
 8001720:	688a      	ldr	r2, [r1, #8]
 8001722:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8001726:	4332      	orrs	r2, r6
 8001728:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800172c:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800172e:	2000      	movs	r0, #0
 8001730:	e7e6      	b.n	8001700 <HAL_ADC_ConfigChannel+0xd0>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001732:	68a0      	ldr	r0, [r4, #8]
 8001734:	680a      	ldr	r2, [r1, #0]
 8001736:	0700      	lsls	r0, r0, #28
 8001738:	d4a9      	bmi.n	800168e <HAL_ADC_ConfigChannel+0x5e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800173a:	0dd6      	lsrs	r6, r2, #23
 800173c:	f104 0514 	add.w	r5, r4, #20
 8001740:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 8001744:	688f      	ldr	r7, [r1, #8]
 8001746:	5970      	ldr	r0, [r6, r5]
 8001748:	f3c2 5204 	ubfx	r2, r2, #20, #5
 800174c:	f04f 0c07 	mov.w	ip, #7
 8001750:	fa0c fc02 	lsl.w	ip, ip, r2
 8001754:	ea20 000c 	bic.w	r0, r0, ip
 8001758:	fa07 f202 	lsl.w	r2, r7, r2
 800175c:	4302      	orrs	r2, r0
 800175e:	5172      	str	r2, [r6, r5]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001760:	690f      	ldr	r7, [r1, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001762:	68e5      	ldr	r5, [r4, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001764:	2f04      	cmp	r7, #4
 8001766:	f104 0060 	add.w	r0, r4, #96	; 0x60
 800176a:	f000 80dd 	beq.w	8001928 <HAL_ADC_ConfigChannel+0x2f8>
  MODIFY_REG(*preg,
 800176e:	680e      	ldr	r6, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001770:	694a      	ldr	r2, [r1, #20]
 8001772:	f850 c027 	ldr.w	ip, [r0, r7, lsl #2]
 8001776:	f3c5 05c1 	ubfx	r5, r5, #3, #2
 800177a:	006d      	lsls	r5, r5, #1
 800177c:	40aa      	lsls	r2, r5
 800177e:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8001782:	4d65      	ldr	r5, [pc, #404]	; (8001918 <HAL_ADC_ConfigChannel+0x2e8>)
 8001784:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 8001788:	4332      	orrs	r2, r6
 800178a:	ea0c 0505 	and.w	r5, ip, r5
 800178e:	432a      	orrs	r2, r5
 8001790:	f840 2027 	str.w	r2, [r0, r7, lsl #2]
 8001794:	680a      	ldr	r2, [r1, #0]
 8001796:	e77a      	b.n	800168e <HAL_ADC_ConfigChannel+0x5e>
      switch (sConfig->Rank)
 8001798:	3802      	subs	r0, #2
 800179a:	2803      	cmp	r0, #3
 800179c:	f200 80a8 	bhi.w	80018f0 <HAL_ADC_ConfigChannel+0x2c0>
 80017a0:	e8df f000 	tbb	[pc, r0]
 80017a4:	7a8f8983 	.word	0x7a8f8983
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80017a8:	0207      	lsls	r7, r0, #8
 80017aa:	d4c0      	bmi.n	800172e <HAL_ADC_ConfigChannel+0xfe>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80017ac:	4a59      	ldr	r2, [pc, #356]	; (8001914 <HAL_ADC_ConfigChannel+0x2e4>)
 80017ae:	4294      	cmp	r4, r2
 80017b0:	d003      	beq.n	80017ba <HAL_ADC_ConfigChannel+0x18a>
 80017b2:	f502 7200 	add.w	r2, r2, #512	; 0x200
 80017b6:	4294      	cmp	r4, r2
 80017b8:	d1b9      	bne.n	800172e <HAL_ADC_ConfigChannel+0xfe>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80017ba:	4852      	ldr	r0, [pc, #328]	; (8001904 <HAL_ADC_ConfigChannel+0x2d4>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80017bc:	4a57      	ldr	r2, [pc, #348]	; (800191c <HAL_ADC_ConfigChannel+0x2ec>)
 80017be:	6881      	ldr	r1, [r0, #8]
 80017c0:	4c57      	ldr	r4, [pc, #348]	; (8001920 <HAL_ADC_ConfigChannel+0x2f0>)
 80017c2:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 80017c6:	430e      	orrs	r6, r1
 80017c8:	f446 0600 	orr.w	r6, r6, #8388608	; 0x800000
 80017cc:	6086      	str	r6, [r0, #8]
 80017ce:	6812      	ldr	r2, [r2, #0]
 80017d0:	0992      	lsrs	r2, r2, #6
 80017d2:	fba4 1202 	umull	r1, r2, r4, r2
 80017d6:	0992      	lsrs	r2, r2, #6
 80017d8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80017dc:	0092      	lsls	r2, r2, #2
 80017de:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80017e0:	9a01      	ldr	r2, [sp, #4]
 80017e2:	2a00      	cmp	r2, #0
 80017e4:	d0a3      	beq.n	800172e <HAL_ADC_ConfigChannel+0xfe>
            wait_loop_index--;
 80017e6:	9a01      	ldr	r2, [sp, #4]
 80017e8:	3a01      	subs	r2, #1
 80017ea:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80017ec:	9a01      	ldr	r2, [sp, #4]
 80017ee:	2a00      	cmp	r2, #0
 80017f0:	d1f9      	bne.n	80017e6 <HAL_ADC_ConfigChannel+0x1b6>
 80017f2:	e79c      	b.n	800172e <HAL_ADC_ConfigChannel+0xfe>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80017f4:	2f00      	cmp	r7, #0
 80017f6:	d06a      	beq.n	80018ce <HAL_ADC_ConfigChannel+0x29e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f8:	fa92 f0a2 	rbit	r0, r2
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80017fc:	2800      	cmp	r0, #0
 80017fe:	f000 8102 	beq.w	8001a06 <HAL_ADC_ConfigChannel+0x3d6>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8001802:	fab0 f080 	clz	r0, r0
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001806:	3001      	adds	r0, #1
 8001808:	f000 001f 	and.w	r0, r0, #31
 800180c:	2809      	cmp	r0, #9
 800180e:	f240 80fa 	bls.w	8001a06 <HAL_ADC_ConfigChannel+0x3d6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001812:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8001816:	2800      	cmp	r0, #0
 8001818:	f000 8120 	beq.w	8001a5c <HAL_ADC_ConfigChannel+0x42c>
  return __builtin_clz(value);
 800181c:	fab0 f080 	clz	r0, r0
 8001820:	3001      	adds	r0, #1
 8001822:	0680      	lsls	r0, r0, #26
 8001824:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001828:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 800182c:	2d00      	cmp	r5, #0
 800182e:	f000 811a 	beq.w	8001a66 <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 8001832:	fab5 f585 	clz	r5, r5
 8001836:	3501      	adds	r5, #1
 8001838:	f005 051f 	and.w	r5, r5, #31
 800183c:	2601      	movs	r6, #1
 800183e:	fa06 f505 	lsl.w	r5, r6, r5
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001842:	4328      	orrs	r0, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001844:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8001848:	2a00      	cmp	r2, #0
 800184a:	f000 810a 	beq.w	8001a62 <HAL_ADC_ConfigChannel+0x432>
  return __builtin_clz(value);
 800184e:	fab2 f282 	clz	r2, r2
 8001852:	3201      	adds	r2, #1
 8001854:	f002 021f 	and.w	r2, r2, #31
 8001858:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800185c:	3a1e      	subs	r2, #30
 800185e:	0512      	lsls	r2, r2, #20
 8001860:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001864:	4302      	orrs	r2, r0
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001866:	0dd7      	lsrs	r7, r2, #23
 8001868:	f007 0704 	and.w	r7, r7, #4
 800186c:	f104 0514 	add.w	r5, r4, #20
  MODIFY_REG(*preg,
 8001870:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8001874:	5978      	ldr	r0, [r7, r5]
 8001876:	688e      	ldr	r6, [r1, #8]
 8001878:	f04f 0c07 	mov.w	ip, #7
 800187c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001880:	ea20 000c 	bic.w	r0, r0, ip
 8001884:	fa06 f202 	lsl.w	r2, r6, r2
 8001888:	4302      	orrs	r2, r0
 800188a:	517a      	str	r2, [r7, r5]
 800188c:	680a      	ldr	r2, [r1, #0]
 800188e:	e715      	b.n	80016bc <HAL_ADC_ConfigChannel+0x8c>
  __HAL_LOCK(hadc);
 8001890:	2002      	movs	r0, #2
}
 8001892:	b002      	add	sp, #8
 8001894:	bcf0      	pop	{r4, r5, r6, r7}
 8001896:	4770      	bx	lr
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8001898:	f44f 7280 	mov.w	r2, #256	; 0x100
 800189c:	604a      	str	r2, [r1, #4]
          break;
 800189e:	f04f 0c00 	mov.w	ip, #0
 80018a2:	f06f 071f 	mvn.w	r7, #31
 80018a6:	2504      	movs	r5, #4
 80018a8:	e6e1      	b.n	800166e <HAL_ADC_ConfigChannel+0x3e>
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80018aa:	220c      	movs	r2, #12
 80018ac:	604a      	str	r2, [r1, #4]
          break;
 80018ae:	4694      	mov	ip, r2
 80018b0:	f46f 37f8 	mvn.w	r7, #126976	; 0x1f000
 80018b4:	e6db      	b.n	800166e <HAL_ADC_ConfigChannel+0x3e>
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80018b6:	2212      	movs	r2, #18
 80018b8:	604a      	str	r2, [r1, #4]
          break;
 80018ba:	4694      	mov	ip, r2
 80018bc:	f46f 07f8 	mvn.w	r7, #8126464	; 0x7c0000
 80018c0:	e6d5      	b.n	800166e <HAL_ADC_ConfigChannel+0x3e>
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80018c2:	2218      	movs	r2, #24
 80018c4:	604a      	str	r2, [r1, #4]
          break;
 80018c6:	4694      	mov	ip, r2
 80018c8:	f06f 57f8 	mvn.w	r7, #520093696	; 0x1f000000
 80018cc:	e6cf      	b.n	800166e <HAL_ADC_ConfigChannel+0x3e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80018ce:	0e92      	lsrs	r2, r2, #26
 80018d0:	3201      	adds	r2, #1
 80018d2:	f002 051f 	and.w	r5, r2, #31
 80018d6:	2001      	movs	r0, #1
 80018d8:	0692      	lsls	r2, r2, #26
 80018da:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80018de:	40a8      	lsls	r0, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80018e0:	2d09      	cmp	r5, #9
 80018e2:	ea40 0002 	orr.w	r0, r0, r2
 80018e6:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 80018ea:	d8b7      	bhi.n	800185c <HAL_ADC_ConfigChannel+0x22c>
 80018ec:	0512      	lsls	r2, r2, #20
 80018ee:	e7b9      	b.n	8001864 <HAL_ADC_ConfigChannel+0x234>
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80018f0:	2206      	movs	r2, #6
 80018f2:	604a      	str	r2, [r1, #4]
          break;
 80018f4:	4694      	mov	ip, r2
 80018f6:	f46f 67f8 	mvn.w	r7, #1984	; 0x7c0
 80018fa:	e6b8      	b.n	800166e <HAL_ADC_ConfigChannel+0x3e>
 80018fc:	0007ffff 	.word	0x0007ffff
 8001900:	80080000 	.word	0x80080000
 8001904:	50040300 	.word	0x50040300
 8001908:	c7520000 	.word	0xc7520000
 800190c:	cb840000 	.word	0xcb840000
 8001910:	80000001 	.word	0x80000001
 8001914:	50040000 	.word	0x50040000
 8001918:	03fff000 	.word	0x03fff000
 800191c:	20000010 	.word	0x20000010
 8001920:	053e2d63 	.word	0x053e2d63
 8001924:	407f0000 	.word	0x407f0000
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001928:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800192a:	6e25      	ldr	r5, [r4, #96]	; 0x60
 800192c:	6e25      	ldr	r5, [r4, #96]	; 0x60
 800192e:	f3c2 0712 	ubfx	r7, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001932:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001936:	2f00      	cmp	r7, #0
 8001938:	d13e      	bne.n	80019b8 <HAL_ADC_ConfigChannel+0x388>
 800193a:	f3c2 6684 	ubfx	r6, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800193e:	42b5      	cmp	r5, r6
 8001940:	d106      	bne.n	8001950 <HAL_ADC_ConfigChannel+0x320>
  MODIFY_REG(*preg,
 8001942:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8001944:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001948:	6622      	str	r2, [r4, #96]	; 0x60
 800194a:	680a      	ldr	r2, [r1, #0]
 800194c:	f3c2 0712 	ubfx	r7, r2, #0, #19
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001950:	6845      	ldr	r5, [r0, #4]
 8001952:	6846      	ldr	r6, [r0, #4]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001954:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001958:	2f00      	cmp	r7, #0
 800195a:	d134      	bne.n	80019c6 <HAL_ADC_ConfigChannel+0x396>
 800195c:	f3c2 6584 	ubfx	r5, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001960:	42ae      	cmp	r6, r5
 8001962:	f040 8082 	bne.w	8001a6a <HAL_ADC_ConfigChannel+0x43a>
  MODIFY_REG(*preg,
 8001966:	6842      	ldr	r2, [r0, #4]
 8001968:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800196c:	6042      	str	r2, [r0, #4]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800196e:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001970:	6885      	ldr	r5, [r0, #8]
 8001972:	6886      	ldr	r6, [r0, #8]
 8001974:	f3c2 0512 	ubfx	r5, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001978:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800197c:	bb75      	cbnz	r5, 80019dc <HAL_ADC_ConfigChannel+0x3ac>
 800197e:	f3c2 6584 	ubfx	r5, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001982:	42ae      	cmp	r6, r5
 8001984:	f100 070c 	add.w	r7, r0, #12
 8001988:	d174      	bne.n	8001a74 <HAL_ADC_ConfigChannel+0x444>
  MODIFY_REG(*preg,
 800198a:	6882      	ldr	r2, [r0, #8]
 800198c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001990:	6082      	str	r2, [r0, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001992:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001994:	6838      	ldr	r0, [r7, #0]
 8001996:	6838      	ldr	r0, [r7, #0]
 8001998:	f3c2 0512 	ubfx	r5, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800199c:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80019a0:	bb4d      	cbnz	r5, 80019f6 <HAL_ADC_ConfigChannel+0x3c6>
 80019a2:	f3c2 6584 	ubfx	r5, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80019a6:	4285      	cmp	r5, r0
 80019a8:	f47f ae71 	bne.w	800168e <HAL_ADC_ConfigChannel+0x5e>
  MODIFY_REG(*preg,
 80019ac:	683a      	ldr	r2, [r7, #0]
 80019ae:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80019b2:	603a      	str	r2, [r7, #0]
 80019b4:	680a      	ldr	r2, [r1, #0]
 80019b6:	e66a      	b.n	800168e <HAL_ADC_ConfigChannel+0x5e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019b8:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 80019bc:	2e00      	cmp	r6, #0
 80019be:	d0c7      	beq.n	8001950 <HAL_ADC_ConfigChannel+0x320>
  return __builtin_clz(value);
 80019c0:	fab6 f686 	clz	r6, r6
 80019c4:	e7bb      	b.n	800193e <HAL_ADC_ConfigChannel+0x30e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019c6:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 80019ca:	b11d      	cbz	r5, 80019d4 <HAL_ADC_ConfigChannel+0x3a4>
  return __builtin_clz(value);
 80019cc:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80019d0:	42ae      	cmp	r6, r5
 80019d2:	d0c8      	beq.n	8001966 <HAL_ADC_ConfigChannel+0x336>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80019d4:	6885      	ldr	r5, [r0, #8]
 80019d6:	6886      	ldr	r6, [r0, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80019d8:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019dc:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 80019e0:	b38d      	cbz	r5, 8001a46 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80019e2:	fab5 f585 	clz	r5, r5
 80019e6:	42ae      	cmp	r6, r5
 80019e8:	f100 070c 	add.w	r7, r0, #12
 80019ec:	d0cd      	beq.n	800198a <HAL_ADC_ConfigChannel+0x35a>
 80019ee:	6838      	ldr	r0, [r7, #0]
 80019f0:	6838      	ldr	r0, [r7, #0]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80019f2:	f3c0 6084 	ubfx	r0, r0, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f6:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 80019fa:	2d00      	cmp	r5, #0
 80019fc:	f43f ae47 	beq.w	800168e <HAL_ADC_ConfigChannel+0x5e>
  return __builtin_clz(value);
 8001a00:	fab5 f585 	clz	r5, r5
 8001a04:	e7cf      	b.n	80019a6 <HAL_ADC_ConfigChannel+0x376>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a06:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8001a0a:	b320      	cbz	r0, 8001a56 <HAL_ADC_ConfigChannel+0x426>
  return __builtin_clz(value);
 8001a0c:	fab0 f080 	clz	r0, r0
 8001a10:	3001      	adds	r0, #1
 8001a12:	0680      	lsls	r0, r0, #26
 8001a14:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a18:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8001a1c:	b1cd      	cbz	r5, 8001a52 <HAL_ADC_ConfigChannel+0x422>
  return __builtin_clz(value);
 8001a1e:	fab5 f585 	clz	r5, r5
 8001a22:	3501      	adds	r5, #1
 8001a24:	f005 051f 	and.w	r5, r5, #31
 8001a28:	2601      	movs	r6, #1
 8001a2a:	fa06 f505 	lsl.w	r5, r6, r5
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001a2e:	4328      	orrs	r0, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a30:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8001a34:	b152      	cbz	r2, 8001a4c <HAL_ADC_ConfigChannel+0x41c>
  return __builtin_clz(value);
 8001a36:	fab2 f282 	clz	r2, r2
 8001a3a:	3201      	adds	r2, #1
 8001a3c:	f002 021f 	and.w	r2, r2, #31
 8001a40:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001a44:	e752      	b.n	80018ec <HAL_ADC_ConfigChannel+0x2bc>
 8001a46:	f100 070c 	add.w	r7, r0, #12
 8001a4a:	e7d0      	b.n	80019ee <HAL_ADC_ConfigChannel+0x3be>
  if (value == 0U)
 8001a4c:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8001a50:	e708      	b.n	8001864 <HAL_ADC_ConfigChannel+0x234>
 8001a52:	2502      	movs	r5, #2
 8001a54:	e7eb      	b.n	8001a2e <HAL_ADC_ConfigChannel+0x3fe>
 8001a56:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8001a5a:	e7dd      	b.n	8001a18 <HAL_ADC_ConfigChannel+0x3e8>
 8001a5c:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8001a60:	e6e2      	b.n	8001828 <HAL_ADC_ConfigChannel+0x1f8>
 8001a62:	4a07      	ldr	r2, [pc, #28]	; (8001a80 <HAL_ADC_ConfigChannel+0x450>)
 8001a64:	e6fe      	b.n	8001864 <HAL_ADC_ConfigChannel+0x234>
 8001a66:	2502      	movs	r5, #2
 8001a68:	e6eb      	b.n	8001842 <HAL_ADC_ConfigChannel+0x212>
 8001a6a:	6886      	ldr	r6, [r0, #8]
 8001a6c:	6886      	ldr	r6, [r0, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001a6e:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8001a72:	e786      	b.n	8001982 <HAL_ADC_ConfigChannel+0x352>
 8001a74:	68c6      	ldr	r6, [r0, #12]
 8001a76:	68c0      	ldr	r0, [r0, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001a78:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8001a7c:	e793      	b.n	80019a6 <HAL_ADC_ConfigChannel+0x376>
 8001a7e:	bf00      	nop
 8001a80:	fe500000 	.word	0xfe500000

08001a84 <ADC_Enable>:

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a84:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001a86:	689a      	ldr	r2, [r3, #8]
 8001a88:	07d2      	lsls	r2, r2, #31
 8001a8a:	d40d      	bmi.n	8001aa8 <ADC_Enable+0x24>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001a8c:	6899      	ldr	r1, [r3, #8]
 8001a8e:	4a20      	ldr	r2, [pc, #128]	; (8001b10 <ADC_Enable+0x8c>)
 8001a90:	4211      	tst	r1, r2
 8001a92:	d00b      	beq.n	8001aac <ADC_Enable+0x28>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a94:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001a96:	f043 0310 	orr.w	r3, r3, #16
 8001a9a:	6543      	str	r3, [r0, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a9c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8001a9e:	f043 0301 	orr.w	r3, r3, #1
 8001aa2:	6583      	str	r3, [r0, #88]	; 0x58

      return HAL_ERROR;
 8001aa4:	2001      	movs	r0, #1
 8001aa6:	4770      	bx	lr
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001aa8:	2000      	movs	r0, #0
}
 8001aaa:	4770      	bx	lr
{
 8001aac:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG(ADCx->CR,
 8001aae:	689a      	ldr	r2, [r3, #8]
 8001ab0:	4e18      	ldr	r6, [pc, #96]	; (8001b14 <ADC_Enable+0x90>)
 8001ab2:	4032      	ands	r2, r6
 8001ab4:	f042 0201 	orr.w	r2, r2, #1
 8001ab8:	609a      	str	r2, [r3, #8]
 8001aba:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 8001abc:	f7ff fb98 	bl	80011f0 <HAL_GetTick>
 8001ac0:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001ac2:	6823      	ldr	r3, [r4, #0]
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	07d2      	lsls	r2, r2, #31
 8001ac8:	d41f      	bmi.n	8001b0a <ADC_Enable+0x86>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001aca:	689a      	ldr	r2, [r3, #8]
 8001acc:	07d1      	lsls	r1, r2, #31
 8001ace:	d413      	bmi.n	8001af8 <ADC_Enable+0x74>
  MODIFY_REG(ADCx->CR,
 8001ad0:	689a      	ldr	r2, [r3, #8]
 8001ad2:	4032      	ands	r2, r6
 8001ad4:	f042 0201 	orr.w	r2, r2, #1
 8001ad8:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001ada:	f7ff fb89 	bl	80011f0 <HAL_GetTick>
 8001ade:	1b40      	subs	r0, r0, r5
 8001ae0:	2802      	cmp	r0, #2
 8001ae2:	d9ee      	bls.n	8001ac2 <ADC_Enable+0x3e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ae4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001ae6:	f043 0310 	orr.w	r3, r3, #16
 8001aea:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001aec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001aee:	f043 0301 	orr.w	r3, r3, #1
 8001af2:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8001af4:	2001      	movs	r0, #1
}
 8001af6:	bd70      	pop	{r4, r5, r6, pc}
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001af8:	f7ff fb7a 	bl	80011f0 <HAL_GetTick>
 8001afc:	1b40      	subs	r0, r0, r5
 8001afe:	2802      	cmp	r0, #2
 8001b00:	d8f0      	bhi.n	8001ae4 <ADC_Enable+0x60>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001b02:	6823      	ldr	r3, [r4, #0]
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	07d2      	lsls	r2, r2, #31
 8001b08:	d5df      	bpl.n	8001aca <ADC_Enable+0x46>
  return HAL_OK;
 8001b0a:	2000      	movs	r0, #0
}
 8001b0c:	bd70      	pop	{r4, r5, r6, pc}
 8001b0e:	bf00      	nop
 8001b10:	8000003f 	.word	0x8000003f
 8001b14:	7fffffc0 	.word	0x7fffffc0

08001b18 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001b18:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001b1a:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001b1c:	689a      	ldr	r2, [r3, #8]
 8001b1e:	0791      	lsls	r1, r2, #30
 8001b20:	d502      	bpl.n	8001b28 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001b22:	689b      	ldr	r3, [r3, #8]
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001b24:	2000      	movs	r0, #0
}
 8001b26:	bd38      	pop	{r3, r4, r5, pc}
 8001b28:	689a      	ldr	r2, [r3, #8]
 8001b2a:	07d2      	lsls	r2, r2, #31
 8001b2c:	d526      	bpl.n	8001b7c <ADC_Disable+0x64>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001b2e:	689a      	ldr	r2, [r3, #8]
 8001b30:	f002 020d 	and.w	r2, r2, #13
 8001b34:	2a01      	cmp	r2, #1
 8001b36:	d009      	beq.n	8001b4c <ADC_Disable+0x34>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b38:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001b3a:	f043 0310 	orr.w	r3, r3, #16
 8001b3e:	6543      	str	r3, [r0, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b40:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8001b42:	f043 0301 	orr.w	r3, r3, #1
 8001b46:	6583      	str	r3, [r0, #88]	; 0x58
      return HAL_ERROR;
 8001b48:	2001      	movs	r0, #1
}
 8001b4a:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8001b4c:	689a      	ldr	r2, [r3, #8]
 8001b4e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001b52:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8001b56:	f042 0202 	orr.w	r2, r2, #2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001b5a:	2103      	movs	r1, #3
 8001b5c:	609a      	str	r2, [r3, #8]
 8001b5e:	6019      	str	r1, [r3, #0]
 8001b60:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 8001b62:	f7ff fb45 	bl	80011f0 <HAL_GetTick>
 8001b66:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001b68:	e004      	b.n	8001b74 <ADC_Disable+0x5c>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001b6a:	f7ff fb41 	bl	80011f0 <HAL_GetTick>
 8001b6e:	1b40      	subs	r0, r0, r5
 8001b70:	2802      	cmp	r0, #2
 8001b72:	d805      	bhi.n	8001b80 <ADC_Disable+0x68>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001b74:	6823      	ldr	r3, [r4, #0]
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	07db      	lsls	r3, r3, #31
 8001b7a:	d4f6      	bmi.n	8001b6a <ADC_Disable+0x52>
  return HAL_OK;
 8001b7c:	2000      	movs	r0, #0
}
 8001b7e:	bd38      	pop	{r3, r4, r5, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b80:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001b82:	f043 0310 	orr.w	r3, r3, #16
 8001b86:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b88:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001b8a:	f043 0301 	orr.w	r3, r3, #1
 8001b8e:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8001b90:	2001      	movs	r0, #1
}
 8001b92:	bd38      	pop	{r3, r4, r5, pc}

08001b94 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8001b94:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b96:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8001b9a:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8001b9c:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8001b9e:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0UL;
 8001ba0:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001ba2:	d035      	beq.n	8001c10 <HAL_ADCEx_Calibration_Start+0x7c>
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
 8001baa:	4604      	mov	r4, r0
 8001bac:	460d      	mov	r5, r1

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8001bae:	f7ff ffb3 	bl	8001b18 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bb2:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if (tmp_hal_status == HAL_OK)
 8001bb4:	bb20      	cbnz	r0, 8001c00 <HAL_ADCEx_Calibration_Start+0x6c>
    ADC_STATE_CLR_SET(hadc->State,
 8001bb6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001bba:	f023 0302 	bic.w	r3, r3, #2
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8001bbe:	6822      	ldr	r2, [r4, #0]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001bc0:	491b      	ldr	r1, [pc, #108]	; (8001c30 <HAL_ADCEx_Calibration_Start+0x9c>)
    ADC_STATE_CLR_SET(hadc->State,
 8001bc2:	f043 0302 	orr.w	r3, r3, #2
 8001bc6:	6563      	str	r3, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 8001bc8:	6893      	ldr	r3, [r2, #8]
 8001bca:	f005 4580 	and.w	r5, r5, #1073741824	; 0x40000000
 8001bce:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001bd2:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8001bd6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001bda:	431d      	orrs	r5, r3
 8001bdc:	6095      	str	r5, [r2, #8]
 8001bde:	e005      	b.n	8001bec <HAL_ADCEx_Calibration_Start+0x58>
      wait_loop_index++;
 8001be0:	9b01      	ldr	r3, [sp, #4]
 8001be2:	3301      	adds	r3, #1
 8001be4:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001be6:	9b01      	ldr	r3, [sp, #4]
 8001be8:	428b      	cmp	r3, r1
 8001bea:	d814      	bhi.n	8001c16 <HAL_ADCEx_Calibration_Start+0x82>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8001bec:	6893      	ldr	r3, [r2, #8]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	dbf6      	blt.n	8001be0 <HAL_ADCEx_Calibration_Start+0x4c>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bf2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001bf4:	f023 0303 	bic.w	r3, r3, #3
 8001bf8:	f043 0301 	orr.w	r3, r3, #1
 8001bfc:	6563      	str	r3, [r4, #84]	; 0x54
 8001bfe:	e002      	b.n	8001c06 <HAL_ADCEx_Calibration_Start+0x72>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c00:	f043 0310 	orr.w	r3, r3, #16
 8001c04:	6563      	str	r3, [r4, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c06:	2300      	movs	r3, #0
 8001c08:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8001c0c:	b003      	add	sp, #12
 8001c0e:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hadc);
 8001c10:	2002      	movs	r0, #2
}
 8001c12:	b003      	add	sp, #12
 8001c14:	bd30      	pop	{r4, r5, pc}
        ADC_STATE_CLR_SET(hadc->State,
 8001c16:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001c18:	f023 0312 	bic.w	r3, r3, #18
 8001c1c:	f043 0310 	orr.w	r3, r3, #16
        __HAL_UNLOCK(hadc);
 8001c20:	2200      	movs	r2, #0
        return HAL_ERROR;
 8001c22:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 8001c24:	6563      	str	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 8001c26:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
}
 8001c2a:	b003      	add	sp, #12
 8001c2c:	bd30      	pop	{r4, r5, pc}
 8001c2e:	bf00      	nop
 8001c30:	000487ff 	.word	0x000487ff

08001c34 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8001c34:	b538      	push	{r3, r4, r5, lr}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001c36:	4a3d      	ldr	r2, [pc, #244]	; (8001d2c <HAL_ADCEx_InjectedStart_IT+0xf8>)
#endif

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8001c38:	6803      	ldr	r3, [r0, #0]
 8001c3a:	6895      	ldr	r5, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001c3c:	689a      	ldr	r2, [r3, #8]
 8001c3e:	0712      	lsls	r2, r2, #28
 8001c40:	d458      	bmi.n	8001cf4 <HAL_ADCEx_InjectedStart_IT+0xc0>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8001c42:	68da      	ldr	r2, [r3, #12]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8001c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c46:	f013 0fc0 	tst.w	r3, #192	; 0xc0
 8001c4a:	d107      	bne.n	8001c5c <HAL_ADCEx_InjectedStart_IT+0x28>
        && (tmp_config_injected_queue == 0UL)
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	db05      	blt.n	8001c5c <HAL_ADCEx_InjectedStart_IT+0x28>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c50:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001c52:	f043 0320 	orr.w	r3, r3, #32
 8001c56:	6543      	str	r3, [r0, #84]	; 0x54
      return HAL_ERROR;
 8001c58:	2001      	movs	r0, #1
    }

    /* Return function status */
    return tmp_hal_status;
  }
}
 8001c5a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_LOCK(hadc);
 8001c5c:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d047      	beq.n	8001cf4 <HAL_ADCEx_InjectedStart_IT+0xc0>
 8001c64:	2301      	movs	r3, #1
 8001c66:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
 8001c6a:	4604      	mov	r4, r0
    tmp_hal_status = ADC_Enable(hadc);
 8001c6c:	f7ff ff0a 	bl	8001a84 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8001c70:	2800      	cmp	r0, #0
 8001c72:	d141      	bne.n	8001cf8 <HAL_ADCEx_InjectedStart_IT+0xc4>
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8001c74:	6d63      	ldr	r3, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001c76:	492e      	ldr	r1, [pc, #184]	; (8001d30 <HAL_ADCEx_InjectedStart_IT+0xfc>)
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8001c78:	05db      	lsls	r3, r3, #23
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001c7a:	bf49      	itett	mi
 8001c7c:	6da3      	ldrmi	r3, [r4, #88]	; 0x58
        ADC_CLEAR_ERRORCODE(hadc);
 8001c7e:	65a0      	strpl	r0, [r4, #88]	; 0x58
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001c80:	f023 0308 	bicmi.w	r3, r3, #8
 8001c84:	65a3      	strmi	r3, [r4, #88]	; 0x58
      ADC_STATE_CLR_SET(hadc->State,
 8001c86:	6d62      	ldr	r2, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001c88:	6823      	ldr	r3, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8001c8a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001c8e:	f022 0201 	bic.w	r2, r2, #1
 8001c92:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001c96:	428b      	cmp	r3, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001c98:	f005 051f 	and.w	r5, r5, #31
      ADC_STATE_CLR_SET(hadc->State,
 8001c9c:	6562      	str	r2, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001c9e:	d02f      	beq.n	8001d00 <HAL_ADCEx_InjectedStart_IT+0xcc>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ca0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001ca2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001ca6:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8001ca8:	2260      	movs	r2, #96	; 0x60
 8001caa:	601a      	str	r2, [r3, #0]
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 8001cac:	68da      	ldr	r2, [r3, #12]
      __HAL_UNLOCK(hadc);
 8001cae:	2100      	movs	r1, #0
 8001cb0:	f884 1050 	strb.w	r1, [r4, #80]	; 0x50
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 8001cb4:	0291      	lsls	r1, r2, #10
 8001cb6:	d503      	bpl.n	8001cc0 <HAL_ADCEx_InjectedStart_IT+0x8c>
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8001cb8:	685a      	ldr	r2, [r3, #4]
 8001cba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001cbe:	605a      	str	r2, [r3, #4]
      switch (hadc->Init.EOCSelection)
 8001cc0:	6962      	ldr	r2, [r4, #20]
 8001cc2:	2a08      	cmp	r2, #8
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001cc4:	685a      	ldr	r2, [r3, #4]
      switch (hadc->Init.EOCSelection)
 8001cc6:	d128      	bne.n	8001d1a <HAL_ADCEx_InjectedStart_IT+0xe6>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001cc8:	f022 0220 	bic.w	r2, r2, #32
 8001ccc:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8001cce:	685a      	ldr	r2, [r3, #4]
 8001cd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001cd4:	605a      	str	r2, [r3, #4]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001cd6:	4a16      	ldr	r2, [pc, #88]	; (8001d30 <HAL_ADCEx_InjectedStart_IT+0xfc>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d014      	beq.n	8001d06 <HAL_ADCEx_InjectedStart_IT+0xd2>
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8001cdc:	68da      	ldr	r2, [r3, #12]
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8001cde:	0192      	lsls	r2, r2, #6
 8001ce0:	d4bb      	bmi.n	8001c5a <HAL_ADCEx_InjectedStart_IT+0x26>
  MODIFY_REG(ADCx->CR,
 8001ce2:	689a      	ldr	r2, [r3, #8]
 8001ce4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001ce8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8001cec:	f042 0208 	orr.w	r2, r2, #8
 8001cf0:	609a      	str	r2, [r3, #8]
}
 8001cf2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8001cf4:	2002      	movs	r0, #2
}
 8001cf6:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_UNLOCK(hadc);
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8001cfe:	bd38      	pop	{r3, r4, r5, pc}
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001d00:	2d00      	cmp	r5, #0
 8001d02:	d0cd      	beq.n	8001ca0 <HAL_ADCEx_InjectedStart_IT+0x6c>
 8001d04:	e7d0      	b.n	8001ca8 <HAL_ADCEx_InjectedStart_IT+0x74>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001d06:	2d00      	cmp	r5, #0
 8001d08:	d0e8      	beq.n	8001cdc <HAL_ADCEx_InjectedStart_IT+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001d0a:	3d06      	subs	r5, #6
 8001d0c:	2d01      	cmp	r5, #1
 8001d0e:	d9e5      	bls.n	8001cdc <HAL_ADCEx_InjectedStart_IT+0xa8>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001d10:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001d12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001d16:	6563      	str	r3, [r4, #84]	; 0x54
}
 8001d18:	bd38      	pop	{r3, r4, r5, pc}
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8001d1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d1e:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8001d20:	685a      	ldr	r2, [r3, #4]
 8001d22:	f042 0220 	orr.w	r2, r2, #32
 8001d26:	605a      	str	r2, [r3, #4]
          break;
 8001d28:	e7d5      	b.n	8001cd6 <HAL_ADCEx_InjectedStart_IT+0xa2>
 8001d2a:	bf00      	nop
 8001d2c:	50040300 	.word	0x50040300
 8001d30:	50040100 	.word	0x50040100

08001d34 <HAL_ADCEx_InjectedQueueOverflowCallback>:
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop

08001d38 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop

08001d3c <HAL_ADCEx_LevelOutOfWindow3Callback>:
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop

08001d40 <HAL_ADCEx_EndOfSamplingCallback>:
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop

08001d44 <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 8001d44:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d46:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8001d4a:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8001d4c:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8001d4e:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0;
 8001d50:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001d52:	f000 8122 	beq.w	8001f9a <HAL_ADCEx_InjectedConfigChannel+0x256>
  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d56:	6903      	ldr	r3, [r0, #16]
  __HAL_LOCK(hadc);
 8001d58:	2201      	movs	r2, #1
 8001d5a:	4604      	mov	r4, r0
 8001d5c:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d06d      	beq.n	8001e40 <HAL_ADCEx_InjectedConfigChannel+0xfc>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 8001d64:	698b      	ldr	r3, [r1, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d06a      	beq.n	8001e40 <HAL_ADCEx_InjectedConfigChannel+0xfc>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8001d6a:	6e00      	ldr	r0, [r0, #96]	; 0x60
 8001d6c:	2800      	cmp	r0, #0
 8001d6e:	f040 80d9 	bne.w	8001f24 <HAL_ADCEx_InjectedConfigChannel+0x1e0>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8001d72:	6a08      	ldr	r0, [r1, #32]
 8001d74:	3b01      	subs	r3, #1
 8001d76:	2800      	cmp	r0, #0
 8001d78:	f000 820e 	beq.w	8002198 <HAL_ADCEx_InjectedConfigChannel+0x454>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8001d7c:	f000 003c 	and.w	r0, r0, #60	; 0x3c
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8001d80:	6a4a      	ldr	r2, [r1, #36]	; 0x24
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8001d82:	4318      	orrs	r0, r3
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8001d84:	4310      	orrs	r0, r2
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8001d86:	e9d1 2500 	ldrd	r2, r5, [r1]

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8001d8a:	6623      	str	r3, [r4, #96]	; 0x60
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8001d8c:	f005 051f 	and.w	r5, r5, #31
 8001d90:	f3c2 6384 	ubfx	r3, r2, #26, #5
 8001d94:	40ab      	lsls	r3, r5

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8001d96:	4318      	orrs	r0, r3
 8001d98:	6823      	ldr	r3, [r4, #0]
 8001d9a:	65e0      	str	r0, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001d9c:	6898      	ldr	r0, [r3, #8]
 8001d9e:	0707      	lsls	r7, r0, #28
 8001da0:	d40d      	bmi.n	8001dbe <HAL_ADCEx_InjectedConfigChannel+0x7a>
 8001da2:	7f88      	ldrb	r0, [r1, #30]
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8001da4:	7f4d      	ldrb	r5, [r1, #29]
 8001da6:	0540      	lsls	r0, r0, #21
 8001da8:	2d00      	cmp	r5, #0
 8001daa:	f040 80b0 	bne.w	8001f0e <HAL_ADCEx_InjectedConfigChannel+0x1ca>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8001dae:	68dd      	ldr	r5, [r3, #12]
 8001db0:	7f0e      	ldrb	r6, [r1, #28]
 8001db2:	f425 1540 	bic.w	r5, r5, #3145728	; 0x300000
 8001db6:	ea40 5006 	orr.w	r0, r0, r6, lsl #20
 8001dba:	4328      	orrs	r0, r5
 8001dbc:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001dbe:	6898      	ldr	r0, [r3, #8]
 8001dc0:	f010 0004 	ands.w	r0, r0, #4
 8001dc4:	d055      	beq.n	8001e72 <HAL_ADCEx_InjectedConfigChannel+0x12e>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001dc6:	6898      	ldr	r0, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001dc8:	2000      	movs	r0, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001dca:	689d      	ldr	r5, [r3, #8]
 8001dcc:	07ee      	lsls	r6, r5, #31
 8001dce:	d414      	bmi.n	8001dfa <HAL_ADCEx_InjectedConfigChannel+0xb6>
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8001dd0:	68cf      	ldr	r7, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8001dd2:	4db5      	ldr	r5, [pc, #724]	; (80020a8 <HAL_ADCEx_InjectedConfigChannel+0x364>)
 8001dd4:	f8d3 60b0 	ldr.w	r6, [r3, #176]	; 0xb0

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (sConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001dd8:	f8df e2f8 	ldr.w	lr, [pc, #760]	; 80020d4 <HAL_ADCEx_InjectedConfigChannel+0x390>
 8001ddc:	f007 0c18 	and.w	ip, r7, #24
 8001de0:	fa25 f50c 	lsr.w	r5, r5, ip
 8001de4:	f3c2 0c12 	ubfx	ip, r2, #0, #19
 8001de8:	4015      	ands	r5, r2
 8001dea:	ea26 060c 	bic.w	r6, r6, ip
 8001dee:	4335      	orrs	r5, r6
 8001df0:	4577      	cmp	r7, lr
 8001df2:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0
 8001df6:	f000 80d3 	beq.w	8001fa0 <HAL_ADCEx_InjectedConfigChannel+0x25c>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8001dfa:	49ac      	ldr	r1, [pc, #688]	; (80020ac <HAL_ADCEx_InjectedConfigChannel+0x368>)
 8001dfc:	420a      	tst	r2, r1
 8001dfe:	d01a      	beq.n	8001e36 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001e00:	4dab      	ldr	r5, [pc, #684]	; (80020b0 <HAL_ADCEx_InjectedConfigChannel+0x36c>)
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR)
 8001e02:	4eac      	ldr	r6, [pc, #688]	; (80020b4 <HAL_ADCEx_InjectedConfigChannel+0x370>)
 8001e04:	68a9      	ldr	r1, [r5, #8]
 8001e06:	42b2      	cmp	r2, r6
 8001e08:	f001 77e0 	and.w	r7, r1, #29360128	; 0x1c00000
 8001e0c:	f000 8123 	beq.w	8002056 <HAL_ADCEx_InjectedConfigChannel+0x312>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8001e10:	4ea9      	ldr	r6, [pc, #676]	; (80020b8 <HAL_ADCEx_InjectedConfigChannel+0x374>)
 8001e12:	42b2      	cmp	r2, r6
 8001e14:	f000 80a0 	beq.w	8001f58 <HAL_ADCEx_InjectedConfigChannel+0x214>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8001e18:	4ea8      	ldr	r6, [pc, #672]	; (80020bc <HAL_ADCEx_InjectedConfigChannel+0x378>)
 8001e1a:	42b2      	cmp	r2, r6
 8001e1c:	d10b      	bne.n	8001e36 <HAL_ADCEx_InjectedConfigChannel+0xf2>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001e1e:	024a      	lsls	r2, r1, #9
 8001e20:	d409      	bmi.n	8001e36 <HAL_ADCEx_InjectedConfigChannel+0xf2>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8001e22:	4aa7      	ldr	r2, [pc, #668]	; (80020c0 <HAL_ADCEx_InjectedConfigChannel+0x37c>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d106      	bne.n	8001e36 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001e28:	68ab      	ldr	r3, [r5, #8]
 8001e2a:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8001e2e:	433b      	orrs	r3, r7
 8001e30:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e34:	60ab      	str	r3, [r5, #8]
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e36:	2300      	movs	r3, #0
 8001e38:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8001e3c:	b003      	add	sp, #12
 8001e3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e40:	e9d1 2000 	ldrd	r2, r0, [r1]
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8001e44:	2808      	cmp	r0, #8
 8001e46:	6823      	ldr	r3, [r4, #0]
 8001e48:	d1a8      	bne.n	8001d9c <HAL_ADCEx_InjectedConfigChannel+0x58>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8001e4a:	6a08      	ldr	r0, [r1, #32]
 8001e4c:	0c95      	lsrs	r5, r2, #18
 8001e4e:	f405 55f8 	and.w	r5, r5, #7936	; 0x1f00
 8001e52:	b120      	cbz	r0, 8001e5e <HAL_ADCEx_InjectedConfigChannel+0x11a>
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8001e54:	6a4e      	ldr	r6, [r1, #36]	; 0x24
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8001e56:	f000 003c 	and.w	r0, r0, #60	; 0x3c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8001e5a:	4330      	orrs	r0, r6
 8001e5c:	4305      	orrs	r5, r0
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8001e5e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8001e60:	4e98      	ldr	r6, [pc, #608]	; (80020c4 <HAL_ADCEx_InjectedConfigChannel+0x380>)
 8001e62:	4030      	ands	r0, r6
 8001e64:	4328      	orrs	r0, r5
 8001e66:	64d8      	str	r0, [r3, #76]	; 0x4c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001e68:	6898      	ldr	r0, [r3, #8]
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8001e6a:	65e5      	str	r5, [r4, #92]	; 0x5c
 8001e6c:	0707      	lsls	r7, r0, #28
 8001e6e:	d4a6      	bmi.n	8001dbe <HAL_ADCEx_InjectedConfigChannel+0x7a>
 8001e70:	e797      	b.n	8001da2 <HAL_ADCEx_InjectedConfigChannel+0x5e>
 8001e72:	689d      	ldr	r5, [r3, #8]
 8001e74:	f015 0508 	ands.w	r5, r5, #8
 8001e78:	d1a7      	bne.n	8001dca <HAL_ADCEx_InjectedConfigChannel+0x86>
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8001e7a:	6a0e      	ldr	r6, [r1, #32]
 8001e7c:	7f48      	ldrb	r0, [r1, #29]
 8001e7e:	2e00      	cmp	r6, #0
 8001e80:	d17e      	bne.n	8001f80 <HAL_ADCEx_InjectedConfigChannel+0x23c>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8001e82:	2801      	cmp	r0, #1
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8001e84:	68d8      	ldr	r0, [r3, #12]
 8001e86:	bf0c      	ite	eq
 8001e88:	f040 7000 	orreq.w	r0, r0, #33554432	; 0x2000000
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8001e8c:	f020 7000 	bicne.w	r0, r0, #33554432	; 0x2000000
 8001e90:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e92:	2000      	movs	r0, #0
    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8001e94:	f891 5028 	ldrb.w	r5, [r1, #40]	; 0x28
 8001e98:	2d01      	cmp	r5, #1
 8001e9a:	f000 8172 	beq.w	8002182 <HAL_ADCEx_InjectedConfigChannel+0x43e>
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8001e9e:	691d      	ldr	r5, [r3, #16]
 8001ea0:	f025 0502 	bic.w	r5, r5, #2
 8001ea4:	611d      	str	r5, [r3, #16]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001ea6:	ea4f 5cd2 	mov.w	ip, r2, lsr #23
 8001eaa:	f00c 0c04 	and.w	ip, ip, #4
 8001eae:	f103 0614 	add.w	r6, r3, #20
  MODIFY_REG(*preg,
 8001eb2:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8001eb6:	f85c 5006 	ldr.w	r5, [ip, r6]
 8001eba:	688f      	ldr	r7, [r1, #8]
 8001ebc:	f04f 0e07 	mov.w	lr, #7
 8001ec0:	fa0e fe02 	lsl.w	lr, lr, r2
 8001ec4:	ea25 050e 	bic.w	r5, r5, lr
 8001ec8:	fa07 f202 	lsl.w	r2, r7, r2
 8001ecc:	432a      	orrs	r2, r5
 8001ece:	f84c 2006 	str.w	r2, [ip, r6]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8001ed2:	f8d1 c010 	ldr.w	ip, [r1, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8001ed6:	68de      	ldr	r6, [r3, #12]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8001ed8:	f1bc 0f04 	cmp.w	ip, #4
 8001edc:	f103 0560 	add.w	r5, r3, #96	; 0x60
 8001ee0:	f000 80fa 	beq.w	80020d8 <HAL_ADCEx_InjectedConfigChannel+0x394>
  MODIFY_REG(*preg,
 8001ee4:	680f      	ldr	r7, [r1, #0]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8001ee6:	694a      	ldr	r2, [r1, #20]
 8001ee8:	f855 e02c 	ldr.w	lr, [r5, ip, lsl #2]
 8001eec:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 8001ef0:	0076      	lsls	r6, r6, #1
 8001ef2:	40b2      	lsls	r2, r6
 8001ef4:	f007 47f8 	and.w	r7, r7, #2080374784	; 0x7c000000
 8001ef8:	4e73      	ldr	r6, [pc, #460]	; (80020c8 <HAL_ADCEx_InjectedConfigChannel+0x384>)
 8001efa:	f047 4700 	orr.w	r7, r7, #2147483648	; 0x80000000
 8001efe:	433a      	orrs	r2, r7
 8001f00:	ea0e 0606 	and.w	r6, lr, r6
 8001f04:	4332      	orrs	r2, r6
 8001f06:	f845 202c 	str.w	r2, [r5, ip, lsl #2]
 8001f0a:	680a      	ldr	r2, [r1, #0]
 8001f0c:	e75d      	b.n	8001dca <HAL_ADCEx_InjectedConfigChannel+0x86>
      MODIFY_REG(hadc->Instance->CFGR,
 8001f0e:	68dd      	ldr	r5, [r3, #12]
 8001f10:	f425 1540 	bic.w	r5, r5, #3145728	; 0x300000
 8001f14:	4328      	orrs	r0, r5
 8001f16:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f18:	6898      	ldr	r0, [r3, #8]
 8001f1a:	f010 0004 	ands.w	r0, r0, #4
 8001f1e:	f47f af52 	bne.w	8001dc6 <HAL_ADCEx_InjectedConfigChannel+0x82>
 8001f22:	e7a6      	b.n	8001e72 <HAL_ADCEx_InjectedConfigChannel+0x12e>
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8001f24:	e9d1 2600 	ldrd	r2, r6, [r1]
 8001f28:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001f2a:	f3c2 6584 	ubfx	r5, r2, #26, #5
 8001f2e:	f006 061f 	and.w	r6, r6, #31
 8001f32:	40b5      	lsls	r5, r6
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8001f34:	431d      	orrs	r5, r3
 8001f36:	3801      	subs	r0, #1
 8001f38:	e9c4 5017 	strd	r5, r0, [r4, #92]	; 0x5c
 8001f3c:	6823      	ldr	r3, [r4, #0]
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8001f3e:	2800      	cmp	r0, #0
 8001f40:	f47f af2c 	bne.w	8001d9c <HAL_ADCEx_InjectedConfigChannel+0x58>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8001f44:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8001f46:	4e5f      	ldr	r6, [pc, #380]	; (80020c4 <HAL_ADCEx_InjectedConfigChannel+0x380>)
 8001f48:	4030      	ands	r0, r6
 8001f4a:	4305      	orrs	r5, r0
 8001f4c:	64dd      	str	r5, [r3, #76]	; 0x4c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001f4e:	6898      	ldr	r0, [r3, #8]
 8001f50:	0707      	lsls	r7, r0, #28
 8001f52:	f53f af34 	bmi.w	8001dbe <HAL_ADCEx_InjectedConfigChannel+0x7a>
 8001f56:	e724      	b.n	8001da2 <HAL_ADCEx_InjectedConfigChannel+0x5e>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001f58:	01c9      	lsls	r1, r1, #7
 8001f5a:	f53f af6c 	bmi.w	8001e36 <HAL_ADCEx_InjectedConfigChannel+0xf2>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001f5e:	4a58      	ldr	r2, [pc, #352]	; (80020c0 <HAL_ADCEx_InjectedConfigChannel+0x37c>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d004      	beq.n	8001f6e <HAL_ADCEx_InjectedConfigChannel+0x22a>
 8001f64:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	f47f af64 	bne.w	8001e36 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001f6e:	4a50      	ldr	r2, [pc, #320]	; (80020b0 <HAL_ADCEx_InjectedConfigChannel+0x36c>)
 8001f70:	6893      	ldr	r3, [r2, #8]
 8001f72:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8001f76:	431f      	orrs	r7, r3
 8001f78:	f047 7780 	orr.w	r7, r7, #16777216	; 0x1000000
 8001f7c:	6097      	str	r7, [r2, #8]
 8001f7e:	e75a      	b.n	8001e36 <HAL_ADCEx_InjectedConfigChannel+0xf2>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8001f80:	6a4e      	ldr	r6, [r1, #36]	; 0x24
 8001f82:	2e00      	cmp	r6, #0
 8001f84:	f43f af7d 	beq.w	8001e82 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8001f88:	2801      	cmp	r0, #1
 8001f8a:	f000 8134 	beq.w	80021f6 <HAL_ADCEx_InjectedConfigChannel+0x4b2>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8001f8e:	68de      	ldr	r6, [r3, #12]
 8001f90:	f026 7600 	bic.w	r6, r6, #33554432	; 0x2000000
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f94:	4628      	mov	r0, r5
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8001f96:	60de      	str	r6, [r3, #12]
 8001f98:	e77c      	b.n	8001e94 <HAL_ADCEx_InjectedConfigChannel+0x150>
  __HAL_LOCK(hadc);
 8001f9a:	2002      	movs	r0, #2
}
 8001f9c:	b003      	add	sp, #12
 8001f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8001fa0:	f1bc 0f00 	cmp.w	ip, #0
 8001fa4:	d12b      	bne.n	8001ffe <HAL_ADCEx_InjectedConfigChannel+0x2ba>
 8001fa6:	0e92      	lsrs	r2, r2, #26
 8001fa8:	3201      	adds	r2, #1
 8001faa:	f002 061f 	and.w	r6, r2, #31
 8001fae:	2501      	movs	r5, #1
 8001fb0:	0692      	lsls	r2, r2, #26
 8001fb2:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8001fb6:	40b5      	lsls	r5, r6
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001fb8:	2e09      	cmp	r6, #9
 8001fba:	ea45 0502 	orr.w	r5, r5, r2
 8001fbe:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 8001fc2:	d946      	bls.n	8002052 <HAL_ADCEx_InjectedConfigChannel+0x30e>
 8001fc4:	3a1e      	subs	r2, #30
 8001fc6:	0512      	lsls	r2, r2, #20
 8001fc8:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001fcc:	432a      	orrs	r2, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001fce:	ea4f 5cd2 	mov.w	ip, r2, lsr #23
 8001fd2:	f00c 0c04 	and.w	ip, ip, #4
 8001fd6:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 8001fda:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8001fde:	f85c 5007 	ldr.w	r5, [ip, r7]
 8001fe2:	688e      	ldr	r6, [r1, #8]
 8001fe4:	f04f 0e07 	mov.w	lr, #7
 8001fe8:	fa0e fe02 	lsl.w	lr, lr, r2
 8001fec:	ea25 050e 	bic.w	r5, r5, lr
 8001ff0:	fa06 f202 	lsl.w	r2, r6, r2
 8001ff4:	432a      	orrs	r2, r5
 8001ff6:	f84c 2007 	str.w	r2, [ip, r7]
 8001ffa:	680a      	ldr	r2, [r1, #0]
 8001ffc:	e6fd      	b.n	8001dfa <HAL_ADCEx_InjectedConfigChannel+0xb6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ffe:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8002002:	2d00      	cmp	r5, #0
 8002004:	f040 80ca 	bne.w	800219c <HAL_ADCEx_InjectedConfigChannel+0x458>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002008:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 800200c:	2d00      	cmp	r5, #0
 800200e:	f000 8120 	beq.w	8002252 <HAL_ADCEx_InjectedConfigChannel+0x50e>
  return __builtin_clz(value);
 8002012:	fab5 f585 	clz	r5, r5
 8002016:	3501      	adds	r5, #1
 8002018:	06ad      	lsls	r5, r5, #26
 800201a:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201e:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8002022:	2e00      	cmp	r6, #0
 8002024:	f000 8113 	beq.w	800224e <HAL_ADCEx_InjectedConfigChannel+0x50a>
  return __builtin_clz(value);
 8002028:	fab6 f686 	clz	r6, r6
 800202c:	3601      	adds	r6, #1
 800202e:	f006 061f 	and.w	r6, r6, #31
 8002032:	2701      	movs	r7, #1
 8002034:	fa07 f606 	lsl.w	r6, r7, r6
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8002038:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800203a:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800203e:	2a00      	cmp	r2, #0
 8002040:	f000 8102 	beq.w	8002248 <HAL_ADCEx_InjectedConfigChannel+0x504>
  return __builtin_clz(value);
 8002044:	fab2 f282 	clz	r2, r2
 8002048:	3201      	adds	r2, #1
 800204a:	f002 021f 	and.w	r2, r2, #31
 800204e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002052:	0512      	lsls	r2, r2, #20
 8002054:	e7ba      	b.n	8001fcc <HAL_ADCEx_InjectedConfigChannel+0x288>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002056:	020d      	lsls	r5, r1, #8
 8002058:	f53f aeed 	bmi.w	8001e36 <HAL_ADCEx_InjectedConfigChannel+0xf2>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800205c:	4a18      	ldr	r2, [pc, #96]	; (80020c0 <HAL_ADCEx_InjectedConfigChannel+0x37c>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d004      	beq.n	800206c <HAL_ADCEx_InjectedConfigChannel+0x328>
 8002062:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8002066:	4293      	cmp	r3, r2
 8002068:	f47f aee5 	bne.w	8001e36 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800206c:	4a10      	ldr	r2, [pc, #64]	; (80020b0 <HAL_ADCEx_InjectedConfigChannel+0x36c>)
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800206e:	4917      	ldr	r1, [pc, #92]	; (80020cc <HAL_ADCEx_InjectedConfigChannel+0x388>)
 8002070:	6893      	ldr	r3, [r2, #8]
 8002072:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8002076:	431f      	orrs	r7, r3
 8002078:	f447 0700 	orr.w	r7, r7, #8388608	; 0x800000
 800207c:	6097      	str	r7, [r2, #8]
 800207e:	680b      	ldr	r3, [r1, #0]
 8002080:	4a13      	ldr	r2, [pc, #76]	; (80020d0 <HAL_ADCEx_InjectedConfigChannel+0x38c>)
 8002082:	099b      	lsrs	r3, r3, #6
 8002084:	fba2 2303 	umull	r2, r3, r2, r3
 8002088:	099b      	lsrs	r3, r3, #6
 800208a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8002092:	9b01      	ldr	r3, [sp, #4]
 8002094:	2b00      	cmp	r3, #0
 8002096:	f43f aece 	beq.w	8001e36 <HAL_ADCEx_InjectedConfigChannel+0xf2>
          wait_loop_index--;
 800209a:	9b01      	ldr	r3, [sp, #4]
 800209c:	3b01      	subs	r3, #1
 800209e:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 80020a0:	9b01      	ldr	r3, [sp, #4]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d1f9      	bne.n	800209a <HAL_ADCEx_InjectedConfigChannel+0x356>
 80020a6:	e6c6      	b.n	8001e36 <HAL_ADCEx_InjectedConfigChannel+0xf2>
 80020a8:	0007ffff 	.word	0x0007ffff
 80020ac:	80080000 	.word	0x80080000
 80020b0:	50040300 	.word	0x50040300
 80020b4:	c7520000 	.word	0xc7520000
 80020b8:	cb840000 	.word	0xcb840000
 80020bc:	80000001 	.word	0x80000001
 80020c0:	50040000 	.word	0x50040000
 80020c4:	82082000 	.word	0x82082000
 80020c8:	03fff000 	.word	0x03fff000
 80020cc:	20000010 	.word	0x20000010
 80020d0:	053e2d63 	.word	0x053e2d63
 80020d4:	407f0000 	.word	0x407f0000
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80020d8:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80020da:	6e1e      	ldr	r6, [r3, #96]	; 0x60
 80020dc:	6e1e      	ldr	r6, [r3, #96]	; 0x60
 80020de:	f3c2 0c12 	ubfx	ip, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80020e2:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80020e6:	f1bc 0f00 	cmp.w	ip, #0
 80020ea:	f000 8081 	beq.w	80021f0 <HAL_ADCEx_InjectedConfigChannel+0x4ac>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ee:	fa92 f7a2 	rbit	r7, r2
  if (value == 0U)
 80020f2:	b157      	cbz	r7, 800210a <HAL_ADCEx_InjectedConfigChannel+0x3c6>
  return __builtin_clz(value);
 80020f4:	fab7 f787 	clz	r7, r7
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80020f8:	42be      	cmp	r6, r7
 80020fa:	d106      	bne.n	800210a <HAL_ADCEx_InjectedConfigChannel+0x3c6>
  MODIFY_REG(*preg,
 80020fc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80020fe:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002102:	661a      	str	r2, [r3, #96]	; 0x60
 8002104:	680a      	ldr	r2, [r1, #0]
 8002106:	f3c2 0c12 	ubfx	ip, r2, #0, #19
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800210a:	686e      	ldr	r6, [r5, #4]
 800210c:	686f      	ldr	r7, [r5, #4]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800210e:	f3c7 6784 	ubfx	r7, r7, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8002112:	f1bc 0f00 	cmp.w	ip, #0
 8002116:	d173      	bne.n	8002200 <HAL_ADCEx_InjectedConfigChannel+0x4bc>
 8002118:	f3c2 6684 	ubfx	r6, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800211c:	42b7      	cmp	r7, r6
 800211e:	f040 80a8 	bne.w	8002272 <HAL_ADCEx_InjectedConfigChannel+0x52e>
  MODIFY_REG(*preg,
 8002122:	686a      	ldr	r2, [r5, #4]
 8002124:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002128:	606a      	str	r2, [r5, #4]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 800212a:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800212c:	68ae      	ldr	r6, [r5, #8]
 800212e:	68af      	ldr	r7, [r5, #8]
 8002130:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002134:	f3c7 6784 	ubfx	r7, r7, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8002138:	2e00      	cmp	r6, #0
 800213a:	d16c      	bne.n	8002216 <HAL_ADCEx_InjectedConfigChannel+0x4d2>
 800213c:	f3c2 6684 	ubfx	r6, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002140:	42b7      	cmp	r7, r6
 8002142:	f105 0c0c 	add.w	ip, r5, #12
 8002146:	f040 808f 	bne.w	8002268 <HAL_ADCEx_InjectedConfigChannel+0x524>
  MODIFY_REG(*preg,
 800214a:	68aa      	ldr	r2, [r5, #8]
 800214c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002150:	60aa      	str	r2, [r5, #8]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8002152:	680a      	ldr	r2, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002154:	f8dc 5000 	ldr.w	r5, [ip]
 8002158:	f8dc 5000 	ldr.w	r5, [ip]
 800215c:	f3c2 0612 	ubfx	r6, r2, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002160:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8002164:	2e00      	cmp	r6, #0
 8002166:	d165      	bne.n	8002234 <HAL_ADCEx_InjectedConfigChannel+0x4f0>
 8002168:	f3c2 6684 	ubfx	r6, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800216c:	42ae      	cmp	r6, r5
 800216e:	f47f ae2c 	bne.w	8001dca <HAL_ADCEx_InjectedConfigChannel+0x86>
  MODIFY_REG(*preg,
 8002172:	f8dc 2000 	ldr.w	r2, [ip]
 8002176:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800217a:	f8cc 2000 	str.w	r2, [ip]
 800217e:	680a      	ldr	r2, [r1, #0]
 8002180:	e623      	b.n	8001dca <HAL_ADCEx_InjectedConfigChannel+0x86>
      MODIFY_REG(hadc->Instance->CFGR2,
 8002182:	e9d1 570b 	ldrd	r5, r7, [r1, #44]	; 0x2c
 8002186:	691e      	ldr	r6, [r3, #16]
 8002188:	433d      	orrs	r5, r7
 800218a:	f045 0502 	orr.w	r5, r5, #2
 800218e:	f426 76ff 	bic.w	r6, r6, #510	; 0x1fe
 8002192:	4335      	orrs	r5, r6
 8002194:	611d      	str	r5, [r3, #16]
 8002196:	e686      	b.n	8001ea6 <HAL_ADCEx_InjectedConfigChannel+0x162>
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 8002198:	4618      	mov	r0, r3
 800219a:	e5f4      	b.n	8001d86 <HAL_ADCEx_InjectedConfigChannel+0x42>
 800219c:	fab5 f585 	clz	r5, r5
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021a0:	3501      	adds	r5, #1
 80021a2:	f005 051f 	and.w	r5, r5, #31
 80021a6:	2d09      	cmp	r5, #9
 80021a8:	f67f af2e 	bls.w	8002008 <HAL_ADCEx_InjectedConfigChannel+0x2c4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ac:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 80021b0:	2d00      	cmp	r5, #0
 80021b2:	d053      	beq.n	800225c <HAL_ADCEx_InjectedConfigChannel+0x518>
  return __builtin_clz(value);
 80021b4:	fab5 f585 	clz	r5, r5
 80021b8:	3501      	adds	r5, #1
 80021ba:	06ad      	lsls	r5, r5, #26
 80021bc:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021c0:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 80021c4:	2e00      	cmp	r6, #0
 80021c6:	d047      	beq.n	8002258 <HAL_ADCEx_InjectedConfigChannel+0x514>
  return __builtin_clz(value);
 80021c8:	fab6 f686 	clz	r6, r6
 80021cc:	3601      	adds	r6, #1
 80021ce:	f006 061f 	and.w	r6, r6, #31
 80021d2:	2701      	movs	r7, #1
 80021d4:	fa07 f606 	lsl.w	r6, r7, r6
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80021d8:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021da:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80021de:	b38a      	cbz	r2, 8002244 <HAL_ADCEx_InjectedConfigChannel+0x500>
  return __builtin_clz(value);
 80021e0:	fab2 f282 	clz	r2, r2
 80021e4:	3201      	adds	r2, #1
 80021e6:	f002 021f 	and.w	r2, r2, #31
 80021ea:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80021ee:	e6e9      	b.n	8001fc4 <HAL_ADCEx_InjectedConfigChannel+0x280>
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80021f0:	f3c2 6784 	ubfx	r7, r2, #26, #5
 80021f4:	e780      	b.n	80020f8 <HAL_ADCEx_InjectedConfigChannel+0x3b4>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021f6:	6d65      	ldr	r5, [r4, #84]	; 0x54
 80021f8:	f045 0520 	orr.w	r5, r5, #32
 80021fc:	6565      	str	r5, [r4, #84]	; 0x54
 80021fe:	e649      	b.n	8001e94 <HAL_ADCEx_InjectedConfigChannel+0x150>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002200:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8002204:	b11e      	cbz	r6, 800220e <HAL_ADCEx_InjectedConfigChannel+0x4ca>
  return __builtin_clz(value);
 8002206:	fab6 f686 	clz	r6, r6
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800220a:	42b7      	cmp	r7, r6
 800220c:	d089      	beq.n	8002122 <HAL_ADCEx_InjectedConfigChannel+0x3de>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800220e:	68ae      	ldr	r6, [r5, #8]
 8002210:	68af      	ldr	r7, [r5, #8]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002212:	f3c7 6784 	ubfx	r7, r7, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002216:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 800221a:	b316      	cbz	r6, 8002262 <HAL_ADCEx_InjectedConfigChannel+0x51e>
  return __builtin_clz(value);
 800221c:	fab6 f686 	clz	r6, r6
 8002220:	42b7      	cmp	r7, r6
 8002222:	f105 0c0c 	add.w	ip, r5, #12
 8002226:	d090      	beq.n	800214a <HAL_ADCEx_InjectedConfigChannel+0x406>
 8002228:	f8dc 5000 	ldr.w	r5, [ip]
 800222c:	f8dc 5000 	ldr.w	r5, [ip]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002230:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002234:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8002238:	2e00      	cmp	r6, #0
 800223a:	f43f adc6 	beq.w	8001dca <HAL_ADCEx_InjectedConfigChannel+0x86>
  return __builtin_clz(value);
 800223e:	fab6 f686 	clz	r6, r6
 8002242:	e793      	b.n	800216c <HAL_ADCEx_InjectedConfigChannel+0x428>
  if (value == 0U)
 8002244:	4a0d      	ldr	r2, [pc, #52]	; (800227c <HAL_ADCEx_InjectedConfigChannel+0x538>)
 8002246:	e6c1      	b.n	8001fcc <HAL_ADCEx_InjectedConfigChannel+0x288>
 8002248:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 800224c:	e6be      	b.n	8001fcc <HAL_ADCEx_InjectedConfigChannel+0x288>
 800224e:	2602      	movs	r6, #2
 8002250:	e6f2      	b.n	8002038 <HAL_ADCEx_InjectedConfigChannel+0x2f4>
 8002252:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8002256:	e6e2      	b.n	800201e <HAL_ADCEx_InjectedConfigChannel+0x2da>
 8002258:	2602      	movs	r6, #2
 800225a:	e7bd      	b.n	80021d8 <HAL_ADCEx_InjectedConfigChannel+0x494>
 800225c:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8002260:	e7ae      	b.n	80021c0 <HAL_ADCEx_InjectedConfigChannel+0x47c>
 8002262:	f105 0c0c 	add.w	ip, r5, #12
 8002266:	e7df      	b.n	8002228 <HAL_ADCEx_InjectedConfigChannel+0x4e4>
 8002268:	68ef      	ldr	r7, [r5, #12]
 800226a:	68ed      	ldr	r5, [r5, #12]
 800226c:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8002270:	e77c      	b.n	800216c <HAL_ADCEx_InjectedConfigChannel+0x428>
 8002272:	68af      	ldr	r7, [r5, #8]
 8002274:	68af      	ldr	r7, [r5, #8]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002276:	f3c7 6784 	ubfx	r7, r7, #26, #5
 800227a:	e761      	b.n	8002140 <HAL_ADCEx_InjectedConfigChannel+0x3fc>
 800227c:	fe500000 	.word	0xfe500000

08002280 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002280:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8002284:	2a01      	cmp	r2, #1
 8002286:	d057      	beq.n	8002338 <HAL_ADCEx_MultiModeConfigChannel+0xb8>
{
 8002288:	b4f0      	push	{r4, r5, r6, r7}

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800228a:	6802      	ldr	r2, [r0, #0]
 800228c:	4c30      	ldr	r4, [pc, #192]	; (8002350 <HAL_ADCEx_MultiModeConfigChannel+0xd0>)
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800228e:	680d      	ldr	r5, [r1, #0]
 8002290:	4603      	mov	r3, r0
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002292:	42a2      	cmp	r2, r4
  __HAL_LOCK(hadc);
 8002294:	f04f 0001 	mov.w	r0, #1
 8002298:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800229c:	d008      	beq.n	80022b0 <HAL_ADCEx_MultiModeConfigChannel+0x30>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800229e:	6d5a      	ldr	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80022a0:	2100      	movs	r1, #0
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022a2:	f042 0220 	orr.w	r2, r2, #32
 80022a6:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 80022a8:	f883 1050 	strb.w	r1, [r3, #80]	; 0x50
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80022ac:	bcf0      	pop	{r4, r5, r6, r7}
 80022ae:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80022b0:	4c28      	ldr	r4, [pc, #160]	; (8002354 <HAL_ADCEx_MultiModeConfigChannel+0xd4>)
 80022b2:	68a0      	ldr	r0, [r4, #8]
 80022b4:	0740      	lsls	r0, r0, #29
 80022b6:	d50a      	bpl.n	80022ce <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80022b8:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022ba:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80022bc:	f042 0220 	orr.w	r2, r2, #32
 80022c0:	655a      	str	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80022c2:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 80022c4:	2200      	movs	r2, #0
 80022c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80022ca:	bcf0      	pop	{r4, r5, r6, r7}
 80022cc:	4770      	bx	lr
 80022ce:	6890      	ldr	r0, [r2, #8]
 80022d0:	0747      	lsls	r7, r0, #29
 80022d2:	d4f2      	bmi.n	80022ba <HAL_ADCEx_MultiModeConfigChannel+0x3a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80022d4:	b305      	cbz	r5, 8002318 <HAL_ADCEx_MultiModeConfigChannel+0x98>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80022d6:	4f20      	ldr	r7, [pc, #128]	; (8002358 <HAL_ADCEx_MultiModeConfigChannel+0xd8>)
 80022d8:	684e      	ldr	r6, [r1, #4]
 80022da:	68b8      	ldr	r0, [r7, #8]
 80022dc:	f893 c030 	ldrb.w	ip, [r3, #48]	; 0x30
 80022e0:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 80022e4:	4330      	orrs	r0, r6
 80022e6:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 80022ea:	60b8      	str	r0, [r7, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80022ec:	6890      	ldr	r0, [r2, #8]
 80022ee:	68a2      	ldr	r2, [r4, #8]
 80022f0:	f012 0f01 	tst.w	r2, #1
 80022f4:	4a19      	ldr	r2, [pc, #100]	; (800235c <HAL_ADCEx_MultiModeConfigChannel+0xdc>)
 80022f6:	6892      	ldr	r2, [r2, #8]
 80022f8:	d11c      	bne.n	8002334 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
 80022fa:	07d6      	lsls	r6, r2, #31
 80022fc:	d41a      	bmi.n	8002334 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80022fe:	f010 0001 	ands.w	r0, r0, #1
 8002302:	d117      	bne.n	8002334 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
        MODIFY_REG(tmpADC_Common->CCR,
 8002304:	68bc      	ldr	r4, [r7, #8]
 8002306:	688a      	ldr	r2, [r1, #8]
 8002308:	f424 6171 	bic.w	r1, r4, #3856	; 0xf10
 800230c:	4315      	orrs	r5, r2
 800230e:	f021 010f 	bic.w	r1, r1, #15
 8002312:	430d      	orrs	r5, r1
 8002314:	60bd      	str	r5, [r7, #8]
 8002316:	e7d5      	b.n	80022c4 <HAL_ADCEx_MultiModeConfigChannel+0x44>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002318:	490f      	ldr	r1, [pc, #60]	; (8002358 <HAL_ADCEx_MultiModeConfigChannel+0xd8>)
 800231a:	4e10      	ldr	r6, [pc, #64]	; (800235c <HAL_ADCEx_MultiModeConfigChannel+0xdc>)
 800231c:	6888      	ldr	r0, [r1, #8]
 800231e:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 8002322:	6088      	str	r0, [r1, #8]
 8002324:	6895      	ldr	r5, [r2, #8]
 8002326:	68a0      	ldr	r0, [r4, #8]
 8002328:	68b2      	ldr	r2, [r6, #8]
 800232a:	4328      	orrs	r0, r5
 800232c:	07d4      	lsls	r4, r2, #31
 800232e:	f000 0001 	and.w	r0, r0, #1
 8002332:	d503      	bpl.n	800233c <HAL_ADCEx_MultiModeConfigChannel+0xbc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002334:	2000      	movs	r0, #0
 8002336:	e7c5      	b.n	80022c4 <HAL_ADCEx_MultiModeConfigChannel+0x44>
  __HAL_LOCK(hadc);
 8002338:	2002      	movs	r0, #2
}
 800233a:	4770      	bx	lr
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800233c:	2800      	cmp	r0, #0
 800233e:	d1f9      	bne.n	8002334 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002340:	688a      	ldr	r2, [r1, #8]
 8002342:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8002346:	f022 020f 	bic.w	r2, r2, #15
 800234a:	608a      	str	r2, [r1, #8]
 800234c:	e7ba      	b.n	80022c4 <HAL_ADCEx_MultiModeConfigChannel+0x44>
 800234e:	bf00      	nop
 8002350:	50040000 	.word	0x50040000
 8002354:	50040100 	.word	0x50040100
 8002358:	50040300 	.word	0x50040300
 800235c:	50040200 	.word	0x50040200

08002360 <HAL_ADCEx_DisableInjectedQueue>:
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002360:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002362:	689a      	ldr	r2, [r3, #8]
 8002364:	0752      	lsls	r2, r2, #29
 8002366:	d502      	bpl.n	800236e <HAL_ADCEx_DisableInjectedQueue+0xe>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002368:	689b      	ldr	r3, [r3, #8]
    LL_ADC_INJ_SetQueueMode(hadc->Instance, LL_ADC_INJ_QUEUE_DISABLE);
    tmp_hal_status = HAL_OK;
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800236a:	2001      	movs	r0, #1
  }

  return tmp_hal_status;
}
 800236c:	4770      	bx	lr
 800236e:	6898      	ldr	r0, [r3, #8]
 8002370:	f010 0008 	ands.w	r0, r0, #8
 8002374:	d1f9      	bne.n	800236a <HAL_ADCEx_DisableInjectedQueue+0xa>
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 8002376:	68da      	ldr	r2, [r3, #12]
 8002378:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800237c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8002380:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002384:	60da      	str	r2, [r3, #12]
    tmp_hal_status = HAL_OK;
 8002386:	4770      	bx	lr

08002388 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002388:	4a07      	ldr	r2, [pc, #28]	; (80023a8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800238a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800238c:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 8002390:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002392:	0200      	lsls	r0, r0, #8
 8002394:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002398:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 800239c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80023a0:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80023a2:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	e000ed00 	.word	0xe000ed00

080023ac <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023ac:	4b18      	ldr	r3, [pc, #96]	; (8002410 <HAL_NVIC_SetPriority+0x64>)
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023b4:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023b6:	f1c3 0507 	rsb	r5, r3, #7
 80023ba:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023bc:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023c0:	bf28      	it	cs
 80023c2:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023c4:	2c06      	cmp	r4, #6
 80023c6:	d919      	bls.n	80023fc <HAL_NVIC_SetPriority+0x50>
 80023c8:	3b03      	subs	r3, #3
 80023ca:	f04f 34ff 	mov.w	r4, #4294967295
 80023ce:	409c      	lsls	r4, r3
 80023d0:	ea22 0404 	bic.w	r4, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023d4:	f04f 32ff 	mov.w	r2, #4294967295
 80023d8:	40aa      	lsls	r2, r5
 80023da:	ea21 0102 	bic.w	r1, r1, r2
 80023de:	fa01 f203 	lsl.w	r2, r1, r3
 80023e2:	4322      	orrs	r2, r4
 80023e4:	0112      	lsls	r2, r2, #4
  if ((int32_t)(IRQn) >= 0)
 80023e6:	2800      	cmp	r0, #0
 80023e8:	b2d2      	uxtb	r2, r2
 80023ea:	db0a      	blt.n	8002402 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ec:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80023f0:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80023f4:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80023f8:	bc30      	pop	{r4, r5}
 80023fa:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023fc:	2400      	movs	r4, #0
 80023fe:	4623      	mov	r3, r4
 8002400:	e7e8      	b.n	80023d4 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002402:	4b04      	ldr	r3, [pc, #16]	; (8002414 <HAL_NVIC_SetPriority+0x68>)
 8002404:	f000 000f 	and.w	r0, r0, #15
 8002408:	4403      	add	r3, r0
 800240a:	761a      	strb	r2, [r3, #24]
 800240c:	bc30      	pop	{r4, r5}
 800240e:	4770      	bx	lr
 8002410:	e000ed00 	.word	0xe000ed00
 8002414:	e000ecfc 	.word	0xe000ecfc

08002418 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002418:	2800      	cmp	r0, #0
 800241a:	db07      	blt.n	800242c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800241c:	4a04      	ldr	r2, [pc, #16]	; (8002430 <HAL_NVIC_EnableIRQ+0x18>)
 800241e:	f000 011f 	and.w	r1, r0, #31
 8002422:	2301      	movs	r3, #1
 8002424:	0940      	lsrs	r0, r0, #5
 8002426:	408b      	lsls	r3, r1
 8002428:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	e000e100 	.word	0xe000e100

08002434 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002434:	3801      	subs	r0, #1
 8002436:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800243a:	d20e      	bcs.n	800245a <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800243c:	4b08      	ldr	r3, [pc, #32]	; (8002460 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800243e:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002440:	4c08      	ldr	r4, [pc, #32]	; (8002464 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002442:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002444:	20f0      	movs	r0, #240	; 0xf0
 8002446:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800244a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800244c:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800244e:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002450:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002452:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8002454:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002458:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800245a:	2001      	movs	r0, #1
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	e000e010 	.word	0xe000e010
 8002464:	e000ed00 	.word	0xe000ed00

08002468 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002468:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 800246c:	2a02      	cmp	r2, #2
 800246e:	d003      	beq.n	8002478 <HAL_DMA_Abort_IT+0x10>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002470:	2204      	movs	r2, #4
 8002472:	63c2      	str	r2, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 8002474:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 8002476:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002478:	6801      	ldr	r1, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800247a:	6c42      	ldr	r2, [r0, #68]	; 0x44
{
 800247c:	b570      	push	{r4, r5, r6, lr}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800247e:	680c      	ldr	r4, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002480:	6c06      	ldr	r6, [r0, #64]	; 0x40
    if(hdma->XferAbortCallback != NULL)
 8002482:	6b85      	ldr	r5, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002484:	f024 040e 	bic.w	r4, r4, #14
 8002488:	600c      	str	r4, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 800248a:	680c      	ldr	r4, [r1, #0]
 800248c:	f024 0401 	bic.w	r4, r4, #1
 8002490:	600c      	str	r4, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002492:	f002 021c 	and.w	r2, r2, #28
 8002496:	2101      	movs	r1, #1
 8002498:	fa01 f202 	lsl.w	r2, r1, r2
    __HAL_UNLOCK(hdma);
 800249c:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800249e:	6072      	str	r2, [r6, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80024a0:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80024a4:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if(hdma->XferAbortCallback != NULL)
 80024a8:	b115      	cbz	r5, 80024b0 <HAL_DMA_Abort_IT+0x48>
      hdma->XferAbortCallback(hdma);
 80024aa:	47a8      	blx	r5
  HAL_StatusTypeDef status = HAL_OK;
 80024ac:	4620      	mov	r0, r4
}
 80024ae:	bd70      	pop	{r4, r5, r6, pc}
  HAL_StatusTypeDef status = HAL_OK;
 80024b0:	4628      	mov	r0, r5
}
 80024b2:	bd70      	pop	{r4, r5, r6, pc}

080024b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024b8:	f8d1 9000 	ldr.w	r9, [r1]
{
 80024bc:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024be:	f1b9 0f00 	cmp.w	r9, #0
 80024c2:	f000 80b1 	beq.w	8002628 <HAL_GPIO_Init+0x174>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80024c6:	f8df b1d8 	ldr.w	fp, [pc, #472]	; 80026a0 <HAL_GPIO_Init+0x1ec>
 80024ca:	4688      	mov	r8, r1
  uint32_t position = 0x00u;
 80024cc:	2500      	movs	r5, #0
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80024ce:	2301      	movs	r3, #1
 80024d0:	fa03 f705 	lsl.w	r7, r3, r5
    if (iocurrent != 0x00u)
 80024d4:	ea17 0a09 	ands.w	sl, r7, r9
 80024d8:	f000 80a1 	beq.w	800261e <HAL_GPIO_Init+0x16a>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80024dc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80024e0:	f023 0110 	bic.w	r1, r3, #16
 80024e4:	006c      	lsls	r4, r5, #1
 80024e6:	2203      	movs	r2, #3
 80024e8:	3901      	subs	r1, #1
 80024ea:	40a2      	lsls	r2, r4
 80024ec:	2901      	cmp	r1, #1
 80024ee:	ea6f 0202 	mvn.w	r2, r2
 80024f2:	d80e      	bhi.n	8002512 <HAL_GPIO_Init+0x5e>
        temp = GPIOx->OSPEEDR;
 80024f4:	6886      	ldr	r6, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80024f6:	f8d8 100c 	ldr.w	r1, [r8, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80024fa:	4016      	ands	r6, r2
        temp |= (GPIO_Init->Speed << (position * 2u));
 80024fc:	40a1      	lsls	r1, r4
 80024fe:	4331      	orrs	r1, r6
        GPIOx->OSPEEDR = temp;
 8002500:	6081      	str	r1, [r0, #8]
        temp = GPIOx->OTYPER;
 8002502:	6846      	ldr	r6, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002504:	f3c3 1100 	ubfx	r1, r3, #4, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002508:	ea26 0607 	bic.w	r6, r6, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800250c:	40a9      	lsls	r1, r5
 800250e:	4331      	orrs	r1, r6
        GPIOx->OTYPER = temp;
 8002510:	6041      	str	r1, [r0, #4]
 8002512:	f8d8 6008 	ldr.w	r6, [r8, #8]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002516:	f003 0103 	and.w	r1, r3, #3
 800251a:	2903      	cmp	r1, #3
 800251c:	fa06 f604 	lsl.w	r6, r6, r4
 8002520:	f000 8085 	beq.w	800262e <HAL_GPIO_Init+0x17a>
      temp = GPIOx->PUPDR;
 8002524:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002526:	4017      	ands	r7, r2
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002528:	433e      	orrs	r6, r7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800252a:	2b02      	cmp	r3, #2
      GPIOx->PUPDR = temp;
 800252c:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800252e:	f040 808d 	bne.w	800264c <HAL_GPIO_Init+0x198>
        temp = GPIOx->AFR[position >> 3u];
 8002532:	ea4f 0ed5 	mov.w	lr, r5, lsr #3
 8002536:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800253a:	f005 0707 	and.w	r7, r5, #7
        temp = GPIOx->AFR[position >> 3u];
 800253e:	f8de 6020 	ldr.w	r6, [lr, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002542:	00bf      	lsls	r7, r7, #2
 8002544:	f04f 0c0f 	mov.w	ip, #15
 8002548:	fa0c fc07 	lsl.w	ip, ip, r7
 800254c:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002550:	f8d8 6010 	ldr.w	r6, [r8, #16]
 8002554:	40be      	lsls	r6, r7
 8002556:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3u] = temp;
 800255a:	f8ce 6020 	str.w	r6, [lr, #32]
      temp = GPIOx->MODER;
 800255e:	6806      	ldr	r6, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002560:	40a1      	lsls	r1, r4
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002562:	4032      	ands	r2, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002564:	4311      	orrs	r1, r2
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002566:	00da      	lsls	r2, r3, #3
      GPIOx->MODER = temp;
 8002568:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800256a:	d558      	bpl.n	800261e <HAL_GPIO_Init+0x16a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800256c:	4945      	ldr	r1, [pc, #276]	; (8002684 <HAL_GPIO_Init+0x1d0>)
 800256e:	6e0a      	ldr	r2, [r1, #96]	; 0x60
 8002570:	f042 0201 	orr.w	r2, r2, #1
 8002574:	660a      	str	r2, [r1, #96]	; 0x60
 8002576:	6e0a      	ldr	r2, [r1, #96]	; 0x60
 8002578:	f025 0403 	bic.w	r4, r5, #3
 800257c:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8002580:	f002 0201 	and.w	r2, r2, #1
 8002584:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
 8002588:	9201      	str	r2, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800258a:	f005 0203 	and.w	r2, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800258e:	9901      	ldr	r1, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8002590:	68a6      	ldr	r6, [r4, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002592:	0092      	lsls	r2, r2, #2
 8002594:	210f      	movs	r1, #15
 8002596:	4091      	lsls	r1, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002598:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800259c:	ea26 0101 	bic.w	r1, r6, r1
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80025a0:	d016      	beq.n	80025d0 <HAL_GPIO_Init+0x11c>
 80025a2:	4e39      	ldr	r6, [pc, #228]	; (8002688 <HAL_GPIO_Init+0x1d4>)
 80025a4:	42b0      	cmp	r0, r6
 80025a6:	d059      	beq.n	800265c <HAL_GPIO_Init+0x1a8>
 80025a8:	4e38      	ldr	r6, [pc, #224]	; (800268c <HAL_GPIO_Init+0x1d8>)
 80025aa:	42b0      	cmp	r0, r6
 80025ac:	d051      	beq.n	8002652 <HAL_GPIO_Init+0x19e>
 80025ae:	4e38      	ldr	r6, [pc, #224]	; (8002690 <HAL_GPIO_Init+0x1dc>)
 80025b0:	42b0      	cmp	r0, r6
 80025b2:	d05d      	beq.n	8002670 <HAL_GPIO_Init+0x1bc>
 80025b4:	4e37      	ldr	r6, [pc, #220]	; (8002694 <HAL_GPIO_Init+0x1e0>)
 80025b6:	42b0      	cmp	r0, r6
 80025b8:	d05f      	beq.n	800267a <HAL_GPIO_Init+0x1c6>
 80025ba:	4e37      	ldr	r6, [pc, #220]	; (8002698 <HAL_GPIO_Init+0x1e4>)
 80025bc:	42b0      	cmp	r0, r6
 80025be:	d052      	beq.n	8002666 <HAL_GPIO_Init+0x1b2>
 80025c0:	4e36      	ldr	r6, [pc, #216]	; (800269c <HAL_GPIO_Init+0x1e8>)
 80025c2:	42b0      	cmp	r0, r6
 80025c4:	bf0c      	ite	eq
 80025c6:	2606      	moveq	r6, #6
 80025c8:	2607      	movne	r6, #7
 80025ca:	fa06 f202 	lsl.w	r2, r6, r2
 80025ce:	4311      	orrs	r1, r2
        SYSCFG->EXTICR[position >> 2u] = temp;
 80025d0:	60a1      	str	r1, [r4, #8]
        temp = EXTI->IMR1;
 80025d2:	f8db 2000 	ldr.w	r2, [fp]
        temp &= ~(iocurrent);
 80025d6:	ea6f 010a 	mvn.w	r1, sl
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80025da:	03df      	lsls	r7, r3, #15
        temp &= ~(iocurrent);
 80025dc:	bf54      	ite	pl
 80025de:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 80025e0:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->IMR1 = temp;
 80025e4:	f8cb 2000 	str.w	r2, [fp]

        temp = EXTI->EMR1;
 80025e8:	f8db 2004 	ldr.w	r2, [fp, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025ec:	039e      	lsls	r6, r3, #14
        temp &= ~(iocurrent);
 80025ee:	bf54      	ite	pl
 80025f0:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 80025f2:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->EMR1 = temp;
 80025f6:	f8cb 2004 	str.w	r2, [fp, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80025fa:	f8db 2008 	ldr.w	r2, [fp, #8]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025fe:	02dc      	lsls	r4, r3, #11
        temp &= ~(iocurrent);
 8002600:	bf54      	ite	pl
 8002602:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 8002604:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->RTSR1 = temp;
 8002608:	f8cb 2008 	str.w	r2, [fp, #8]

        temp = EXTI->FTSR1;
 800260c:	f8db 200c 	ldr.w	r2, [fp, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002610:	029b      	lsls	r3, r3, #10
        temp &= ~(iocurrent);
 8002612:	bf54      	ite	pl
 8002614:	400a      	andpl	r2, r1
        {
          temp |= iocurrent;
 8002616:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->FTSR1 = temp;
 800261a:	f8cb 200c 	str.w	r2, [fp, #12]
      }
    }

    position++;
 800261e:	3501      	adds	r5, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002620:	fa39 f305 	lsrs.w	r3, r9, r5
 8002624:	f47f af53 	bne.w	80024ce <HAL_GPIO_Init+0x1a>
  }
}
 8002628:	b003      	add	sp, #12
 800262a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->ASCR;
 800262e:	f8d0 c02c 	ldr.w	ip, [r0, #44]	; 0x2c
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002632:	f3c3 0ec0 	ubfx	lr, r3, #3, #1
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002636:	ea2c 0c07 	bic.w	ip, ip, r7
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800263a:	4677      	mov	r7, lr
 800263c:	40af      	lsls	r7, r5
 800263e:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->ASCR = temp;
 8002642:	62c7      	str	r7, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8002644:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002646:	4017      	ands	r7, r2
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002648:	433e      	orrs	r6, r7
      GPIOx->PUPDR = temp;
 800264a:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800264c:	2b12      	cmp	r3, #18
 800264e:	d186      	bne.n	800255e <HAL_GPIO_Init+0xaa>
 8002650:	e76f      	b.n	8002532 <HAL_GPIO_Init+0x7e>
 8002652:	2602      	movs	r6, #2
 8002654:	fa06 f202 	lsl.w	r2, r6, r2
 8002658:	4311      	orrs	r1, r2
 800265a:	e7b9      	b.n	80025d0 <HAL_GPIO_Init+0x11c>
 800265c:	2601      	movs	r6, #1
 800265e:	fa06 f202 	lsl.w	r2, r6, r2
 8002662:	4311      	orrs	r1, r2
 8002664:	e7b4      	b.n	80025d0 <HAL_GPIO_Init+0x11c>
 8002666:	2605      	movs	r6, #5
 8002668:	fa06 f202 	lsl.w	r2, r6, r2
 800266c:	4311      	orrs	r1, r2
 800266e:	e7af      	b.n	80025d0 <HAL_GPIO_Init+0x11c>
 8002670:	2603      	movs	r6, #3
 8002672:	fa06 f202 	lsl.w	r2, r6, r2
 8002676:	4311      	orrs	r1, r2
 8002678:	e7aa      	b.n	80025d0 <HAL_GPIO_Init+0x11c>
 800267a:	2604      	movs	r6, #4
 800267c:	fa06 f202 	lsl.w	r2, r6, r2
 8002680:	4311      	orrs	r1, r2
 8002682:	e7a5      	b.n	80025d0 <HAL_GPIO_Init+0x11c>
 8002684:	40021000 	.word	0x40021000
 8002688:	48000400 	.word	0x48000400
 800268c:	48000800 	.word	0x48000800
 8002690:	48000c00 	.word	0x48000c00
 8002694:	48001000 	.word	0x48001000
 8002698:	48001400 	.word	0x48001400
 800269c:	48001800 	.word	0x48001800
 80026a0:	40010400 	.word	0x40010400

080026a4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026a4:	b90a      	cbnz	r2, 80026aa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80026a6:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80026a8:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80026aa:	6181      	str	r1, [r0, #24]
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop

080026b0 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80026b0:	4b02      	ldr	r3, [pc, #8]	; (80026bc <HAL_PWREx_GetVoltageRange+0xc>)
 80026b2:	6818      	ldr	r0, [r3, #0]
#endif
}
 80026b4:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	40007000 	.word	0x40007000

080026c0 <HAL_PWREx_ControlVoltageScaling>:
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80026c0:	4a1e      	ldr	r2, [pc, #120]	; (800273c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80026c2:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026c4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80026c8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026cc:	d00a      	beq.n	80026e4 <HAL_PWREx_ControlVoltageScaling+0x24>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80026ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026d2:	d02e      	beq.n	8002732 <HAL_PWREx_ControlVoltageScaling+0x72>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80026d4:	6813      	ldr	r3, [r2, #0]
 80026d6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80026da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026de:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80026e0:	2000      	movs	r0, #0
 80026e2:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80026e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026e8:	d023      	beq.n	8002732 <HAL_PWREx_ControlVoltageScaling+0x72>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80026ea:	6811      	ldr	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80026ec:	4b14      	ldr	r3, [pc, #80]	; (8002740 <HAL_PWREx_ControlVoltageScaling+0x80>)
 80026ee:	4815      	ldr	r0, [pc, #84]	; (8002744 <HAL_PWREx_ControlVoltageScaling+0x84>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80026f0:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 80026f4:	f441 7100 	orr.w	r1, r1, #512	; 0x200
{
 80026f8:	b410      	push	{r4}
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80026fa:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80026fc:	681c      	ldr	r4, [r3, #0]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026fe:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002700:	2332      	movs	r3, #50	; 0x32
 8002702:	fb03 f304 	mul.w	r3, r3, r4
 8002706:	fba0 0303 	umull	r0, r3, r0, r3
 800270a:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800270c:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800270e:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002712:	d506      	bpl.n	8002722 <HAL_PWREx_ControlVoltageScaling+0x62>
 8002714:	e000      	b.n	8002718 <HAL_PWREx_ControlVoltageScaling+0x58>
 8002716:	b123      	cbz	r3, 8002722 <HAL_PWREx_ControlVoltageScaling+0x62>
 8002718:	6951      	ldr	r1, [r2, #20]
 800271a:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 800271c:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002720:	d4f9      	bmi.n	8002716 <HAL_PWREx_ControlVoltageScaling+0x56>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002722:	4b06      	ldr	r3, [pc, #24]	; (800273c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002724:	695b      	ldr	r3, [r3, #20]
 8002726:	055b      	lsls	r3, r3, #21
 8002728:	d405      	bmi.n	8002736 <HAL_PWREx_ControlVoltageScaling+0x76>
  return HAL_OK;
 800272a:	2000      	movs	r0, #0
}
 800272c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002730:	4770      	bx	lr
  return HAL_OK;
 8002732:	2000      	movs	r0, #0
}
 8002734:	4770      	bx	lr
        return HAL_TIMEOUT;
 8002736:	2003      	movs	r0, #3
 8002738:	e7f8      	b.n	800272c <HAL_PWREx_ControlVoltageScaling+0x6c>
 800273a:	bf00      	nop
 800273c:	40007000 	.word	0x40007000
 8002740:	20000010 	.word	0x20000010
 8002744:	431bde83 	.word	0x431bde83

08002748 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t msirange = 0U, sysclockfreq = 0U;
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002748:	4a28      	ldr	r2, [pc, #160]	; (80027ec <HAL_RCC_GetSysClockFreq+0xa4>)
 800274a:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800274c:	68d2      	ldr	r2, [r2, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800274e:	f013 030c 	ands.w	r3, r3, #12
 8002752:	d008      	beq.n	8002766 <HAL_RCC_GetSysClockFreq+0x1e>
 8002754:	2b0c      	cmp	r3, #12
 8002756:	d038      	beq.n	80027ca <HAL_RCC_GetSysClockFreq+0x82>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002758:	2b04      	cmp	r3, #4
 800275a:	d034      	beq.n	80027c6 <HAL_RCC_GetSysClockFreq+0x7e>
 800275c:	2b08      	cmp	r3, #8
 800275e:	4824      	ldr	r0, [pc, #144]	; (80027f0 <HAL_RCC_GetSysClockFreq+0xa8>)
 8002760:	bf18      	it	ne
 8002762:	2000      	movne	r0, #0
 8002764:	4770      	bx	lr
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002766:	4a21      	ldr	r2, [pc, #132]	; (80027ec <HAL_RCC_GetSysClockFreq+0xa4>)
 8002768:	6811      	ldr	r1, [r2, #0]
 800276a:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800276c:	bf54      	ite	pl
 800276e:	f8d2 2094 	ldrpl.w	r2, [r2, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002772:	6812      	ldrmi	r2, [r2, #0]
    msirange = MSIRangeTable[msirange];
 8002774:	491f      	ldr	r1, [pc, #124]	; (80027f4 <HAL_RCC_GetSysClockFreq+0xac>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002776:	bf54      	ite	pl
 8002778:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800277c:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 8002780:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002784:	b303      	cbz	r3, 80027c8 <HAL_RCC_GetSysClockFreq+0x80>
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002786:	2b0c      	cmp	r3, #12
 8002788:	d12d      	bne.n	80027e6 <HAL_RCC_GetSysClockFreq+0x9e>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800278a:	4b18      	ldr	r3, [pc, #96]	; (80027ec <HAL_RCC_GetSysClockFreq+0xa4>)
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	f003 0303 	and.w	r3, r3, #3

    switch (pllsource)
 8002792:	2b02      	cmp	r3, #2
 8002794:	d025      	beq.n	80027e2 <HAL_RCC_GetSysClockFreq+0x9a>
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
      break;

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002796:	4a16      	ldr	r2, [pc, #88]	; (80027f0 <HAL_RCC_GetSysClockFreq+0xa8>)
 8002798:	2b03      	cmp	r3, #3
 800279a:	bf08      	it	eq
 800279c:	4610      	moveq	r0, r2
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
      break;
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800279e:	4b13      	ldr	r3, [pc, #76]	; (80027ec <HAL_RCC_GetSysClockFreq+0xa4>)
 80027a0:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80027a2:	68da      	ldr	r2, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80027a4:	68db      	ldr	r3, [r3, #12]
 80027a6:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80027aa:	3301      	adds	r3, #1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80027ac:	f3c1 1102 	ubfx	r1, r1, #4, #3
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80027b0:	f3c2 2206 	ubfx	r2, r2, #8, #7
 80027b4:	fb00 f202 	mul.w	r2, r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80027b8:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80027ba:	0058      	lsls	r0, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80027bc:	fbb2 f3f1 	udiv	r3, r2, r1
    sysclockfreq = pllvco / pllr;
 80027c0:	fbb3 f0f0 	udiv	r0, r3, r0
 80027c4:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 80027c6:	480c      	ldr	r0, [pc, #48]	; (80027f8 <HAL_RCC_GetSysClockFreq+0xb0>)
  }

  return sysclockfreq;
}
 80027c8:	4770      	bx	lr
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027ca:	f002 0203 	and.w	r2, r2, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80027ce:	2a01      	cmp	r2, #1
 80027d0:	d0c9      	beq.n	8002766 <HAL_RCC_GetSysClockFreq+0x1e>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80027d2:	4b06      	ldr	r3, [pc, #24]	; (80027ec <HAL_RCC_GetSysClockFreq+0xa4>)
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 80027da:	2b02      	cmp	r3, #2
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80027dc:	f04f 0000 	mov.w	r0, #0
    switch (pllsource)
 80027e0:	d1d9      	bne.n	8002796 <HAL_RCC_GetSysClockFreq+0x4e>
      pllvco = HSI_VALUE;
 80027e2:	4805      	ldr	r0, [pc, #20]	; (80027f8 <HAL_RCC_GetSysClockFreq+0xb0>)
 80027e4:	e7db      	b.n	800279e <HAL_RCC_GetSysClockFreq+0x56>
 80027e6:	2000      	movs	r0, #0
  return sysclockfreq;
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	40021000 	.word	0x40021000
 80027f0:	007a1200 	.word	0x007a1200
 80027f4:	08004ca0 	.word	0x08004ca0
 80027f8:	00f42400 	.word	0x00f42400

080027fc <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 80027fc:	2800      	cmp	r0, #0
 80027fe:	f000 81a4 	beq.w	8002b4a <HAL_RCC_OscConfig+0x34e>
{
 8002802:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002806:	4ab2      	ldr	r2, [pc, #712]	; (8002ad0 <HAL_RCC_OscConfig+0x2d4>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002808:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800280a:	6895      	ldr	r5, [r2, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800280c:	68d6      	ldr	r6, [r2, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800280e:	06da      	lsls	r2, r3, #27
{
 8002810:	b085      	sub	sp, #20
 8002812:	4604      	mov	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002814:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002818:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800281c:	d52e      	bpl.n	800287c <HAL_RCC_OscConfig+0x80>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800281e:	2d00      	cmp	r5, #0
 8002820:	f000 810e 	beq.w	8002a40 <HAL_RCC_OscConfig+0x244>
 8002824:	2d0c      	cmp	r5, #12
 8002826:	f000 8108 	beq.w	8002a3a <HAL_RCC_OscConfig+0x23e>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800282a:	69a3      	ldr	r3, [r4, #24]
        __HAL_RCC_MSI_ENABLE();
 800282c:	4fa8      	ldr	r7, [pc, #672]	; (8002ad0 <HAL_RCC_OscConfig+0x2d4>)
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800282e:	2b00      	cmp	r3, #0
 8002830:	f000 8177 	beq.w	8002b22 <HAL_RCC_OscConfig+0x326>
        __HAL_RCC_MSI_ENABLE();
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	f043 0301 	orr.w	r3, r3, #1
 800283a:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 800283c:	f7fe fcd8 	bl	80011f0 <HAL_GetTick>
 8002840:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002842:	e006      	b.n	8002852 <HAL_RCC_OscConfig+0x56>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002844:	f7fe fcd4 	bl	80011f0 <HAL_GetTick>
 8002848:	eba0 0008 	sub.w	r0, r0, r8
 800284c:	2802      	cmp	r0, #2
 800284e:	f200 8178 	bhi.w	8002b42 <HAL_RCC_OscConfig+0x346>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	079b      	lsls	r3, r3, #30
 8002856:	d5f5      	bpl.n	8002844 <HAL_RCC_OscConfig+0x48>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	f043 0308 	orr.w	r3, r3, #8
 800285e:	603b      	str	r3, [r7, #0]
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	6a22      	ldr	r2, [r4, #32]
 8002864:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002868:	4313      	orrs	r3, r2
 800286a:	603b      	str	r3, [r7, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	69e2      	ldr	r2, [r4, #28]
 8002870:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002874:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002878:	607b      	str	r3, [r7, #4]
 800287a:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800287c:	07d9      	lsls	r1, r3, #31
 800287e:	f100 80b3 	bmi.w	80029e8 <HAL_RCC_OscConfig+0x1ec>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002882:	0799      	lsls	r1, r3, #30
 8002884:	d523      	bpl.n	80028ce <HAL_RCC_OscConfig+0xd2>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002886:	2d04      	cmp	r5, #4
 8002888:	f000 813b 	beq.w	8002b02 <HAL_RCC_OscConfig+0x306>
 800288c:	2d0c      	cmp	r5, #12
 800288e:	f000 8135 	beq.w	8002afc <HAL_RCC_OscConfig+0x300>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002892:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 8002894:	4e8e      	ldr	r6, [pc, #568]	; (8002ad0 <HAL_RCC_OscConfig+0x2d4>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002896:	2b00      	cmp	r3, #0
 8002898:	f000 8183 	beq.w	8002ba2 <HAL_RCC_OscConfig+0x3a6>
        __HAL_RCC_HSI_ENABLE();
 800289c:	6833      	ldr	r3, [r6, #0]
 800289e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028a2:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80028a4:	f7fe fca4 	bl	80011f0 <HAL_GetTick>
 80028a8:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028aa:	e005      	b.n	80028b8 <HAL_RCC_OscConfig+0xbc>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028ac:	f7fe fca0 	bl	80011f0 <HAL_GetTick>
 80028b0:	1bc0      	subs	r0, r0, r7
 80028b2:	2802      	cmp	r0, #2
 80028b4:	f200 8145 	bhi.w	8002b42 <HAL_RCC_OscConfig+0x346>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028b8:	6833      	ldr	r3, [r6, #0]
 80028ba:	055b      	lsls	r3, r3, #21
 80028bc:	d5f6      	bpl.n	80028ac <HAL_RCC_OscConfig+0xb0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028be:	6873      	ldr	r3, [r6, #4]
 80028c0:	6922      	ldr	r2, [r4, #16]
 80028c2:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 80028c6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80028ca:	6073      	str	r3, [r6, #4]
 80028cc:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028ce:	0719      	lsls	r1, r3, #28
 80028d0:	d519      	bpl.n	8002906 <HAL_RCC_OscConfig+0x10a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028d2:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 80028d4:	4e7e      	ldr	r6, [pc, #504]	; (8002ad0 <HAL_RCC_OscConfig+0x2d4>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	f000 814d 	beq.w	8002b76 <HAL_RCC_OscConfig+0x37a>
      __HAL_RCC_LSI_ENABLE();
 80028dc:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 80028e0:	f043 0301 	orr.w	r3, r3, #1
 80028e4:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
      tickstart = HAL_GetTick();
 80028e8:	f7fe fc82 	bl	80011f0 <HAL_GetTick>
 80028ec:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028ee:	e005      	b.n	80028fc <HAL_RCC_OscConfig+0x100>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028f0:	f7fe fc7e 	bl	80011f0 <HAL_GetTick>
 80028f4:	1bc0      	subs	r0, r0, r7
 80028f6:	2802      	cmp	r0, #2
 80028f8:	f200 8123 	bhi.w	8002b42 <HAL_RCC_OscConfig+0x346>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028fc:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8002900:	079a      	lsls	r2, r3, #30
 8002902:	d5f5      	bpl.n	80028f0 <HAL_RCC_OscConfig+0xf4>
 8002904:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002906:	0758      	lsls	r0, r3, #29
 8002908:	d541      	bpl.n	800298e <HAL_RCC_OscConfig+0x192>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800290a:	4b71      	ldr	r3, [pc, #452]	; (8002ad0 <HAL_RCC_OscConfig+0x2d4>)
 800290c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800290e:	00d1      	lsls	r1, r2, #3
 8002910:	f100 8145 	bmi.w	8002b9e <HAL_RCC_OscConfig+0x3a2>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002914:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002916:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800291a:	659a      	str	r2, [r3, #88]	; 0x58
 800291c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800291e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002922:	9301      	str	r3, [sp, #4]
 8002924:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002926:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002928:	4e6a      	ldr	r6, [pc, #424]	; (8002ad4 <HAL_RCC_OscConfig+0x2d8>)
 800292a:	6832      	ldr	r2, [r6, #0]
 800292c:	05d2      	lsls	r2, r2, #23
 800292e:	f140 81af 	bpl.w	8002c90 <HAL_RCC_OscConfig+0x494>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002932:	68a3      	ldr	r3, [r4, #8]
 8002934:	2b01      	cmp	r3, #1
 8002936:	f000 81bd 	beq.w	8002cb4 <HAL_RCC_OscConfig+0x4b8>
 800293a:	2b05      	cmp	r3, #5
 800293c:	f000 8188 	beq.w	8002c50 <HAL_RCC_OscConfig+0x454>
 8002940:	4e63      	ldr	r6, [pc, #396]	; (8002ad0 <HAL_RCC_OscConfig+0x2d4>)
 8002942:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8002946:	f022 0201 	bic.w	r2, r2, #1
 800294a:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 800294e:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8002952:	f022 0204 	bic.w	r2, r2, #4
 8002956:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800295a:	2b00      	cmp	r3, #0
 800295c:	f040 8185 	bne.w	8002c6a <HAL_RCC_OscConfig+0x46e>
      tickstart = HAL_GetTick();
 8002960:	f7fe fc46 	bl	80011f0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002964:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002968:	4681      	mov	r9, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800296a:	e006      	b.n	800297a <HAL_RCC_OscConfig+0x17e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800296c:	f7fe fc40 	bl	80011f0 <HAL_GetTick>
 8002970:	eba0 0009 	sub.w	r0, r0, r9
 8002974:	4540      	cmp	r0, r8
 8002976:	f200 80e4 	bhi.w	8002b42 <HAL_RCC_OscConfig+0x346>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800297a:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 800297e:	0799      	lsls	r1, r3, #30
 8002980:	d4f4      	bmi.n	800296c <HAL_RCC_OscConfig+0x170>
    if(pwrclkchanged == SET)
 8002982:	b127      	cbz	r7, 800298e <HAL_RCC_OscConfig+0x192>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002984:	4a52      	ldr	r2, [pc, #328]	; (8002ad0 <HAL_RCC_OscConfig+0x2d4>)
 8002986:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002988:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800298c:	6593      	str	r3, [r2, #88]	; 0x58
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800298e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002990:	b333      	cbz	r3, 80029e0 <HAL_RCC_OscConfig+0x1e4>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002992:	2b02      	cmp	r3, #2
 8002994:	f000 81ba 	beq.w	8002d0c <HAL_RCC_OscConfig+0x510>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002998:	2d0c      	cmp	r5, #12
 800299a:	f000 8094 	beq.w	8002ac6 <HAL_RCC_OscConfig+0x2ca>
        __HAL_RCC_PLL_DISABLE();
 800299e:	4b4c      	ldr	r3, [pc, #304]	; (8002ad0 <HAL_RCC_OscConfig+0x2d4>)
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80029a6:	601a      	str	r2, [r3, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	f012 5f20 	tst.w	r2, #671088640	; 0x28000000
 80029ae:	d103      	bne.n	80029b8 <HAL_RCC_OscConfig+0x1bc>
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80029b0:	68da      	ldr	r2, [r3, #12]
 80029b2:	f022 0203 	bic.w	r2, r2, #3
 80029b6:	60da      	str	r2, [r3, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80029b8:	4c45      	ldr	r4, [pc, #276]	; (8002ad0 <HAL_RCC_OscConfig+0x2d4>)
 80029ba:	68e3      	ldr	r3, [r4, #12]
 80029bc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80029c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029c4:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 80029c6:	f7fe fc13 	bl	80011f0 <HAL_GetTick>
 80029ca:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029cc:	e005      	b.n	80029da <HAL_RCC_OscConfig+0x1de>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029ce:	f7fe fc0f 	bl	80011f0 <HAL_GetTick>
 80029d2:	1b40      	subs	r0, r0, r5
 80029d4:	2802      	cmp	r0, #2
 80029d6:	f200 80b4 	bhi.w	8002b42 <HAL_RCC_OscConfig+0x346>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029da:	6823      	ldr	r3, [r4, #0]
 80029dc:	019b      	lsls	r3, r3, #6
 80029de:	d4f6      	bmi.n	80029ce <HAL_RCC_OscConfig+0x1d2>
  return HAL_OK;
 80029e0:	2000      	movs	r0, #0
}
 80029e2:	b005      	add	sp, #20
 80029e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80029e8:	2d08      	cmp	r5, #8
 80029ea:	d07d      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x2ec>
 80029ec:	2d0c      	cmp	r5, #12
 80029ee:	d079      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x2e8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029f0:	6863      	ldr	r3, [r4, #4]
 80029f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029f6:	f000 80aa 	beq.w	8002b4e <HAL_RCC_OscConfig+0x352>
 80029fa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029fe:	f000 81dc 	beq.w	8002dba <HAL_RCC_OscConfig+0x5be>
 8002a02:	4f33      	ldr	r7, [pc, #204]	; (8002ad0 <HAL_RCC_OscConfig+0x2d4>)
 8002a04:	683a      	ldr	r2, [r7, #0]
 8002a06:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002a0a:	603a      	str	r2, [r7, #0]
 8002a0c:	683a      	ldr	r2, [r7, #0]
 8002a0e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002a12:	603a      	str	r2, [r7, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	f040 809f 	bne.w	8002b58 <HAL_RCC_OscConfig+0x35c>
        tickstart = HAL_GetTick();
 8002a1a:	f7fe fbe9 	bl	80011f0 <HAL_GetTick>
 8002a1e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a20:	e006      	b.n	8002a30 <HAL_RCC_OscConfig+0x234>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a22:	f7fe fbe5 	bl	80011f0 <HAL_GetTick>
 8002a26:	eba0 0008 	sub.w	r0, r0, r8
 8002a2a:	2864      	cmp	r0, #100	; 0x64
 8002a2c:	f200 8089 	bhi.w	8002b42 <HAL_RCC_OscConfig+0x346>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	0398      	lsls	r0, r3, #14
 8002a34:	d4f5      	bmi.n	8002a22 <HAL_RCC_OscConfig+0x226>
 8002a36:	6823      	ldr	r3, [r4, #0]
 8002a38:	e723      	b.n	8002882 <HAL_RCC_OscConfig+0x86>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002a3a:	2e01      	cmp	r6, #1
 8002a3c:	f47f aef5 	bne.w	800282a <HAL_RCC_OscConfig+0x2e>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a40:	4b23      	ldr	r3, [pc, #140]	; (8002ad0 <HAL_RCC_OscConfig+0x2d4>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	079f      	lsls	r7, r3, #30
 8002a46:	d43b      	bmi.n	8002ac0 <HAL_RCC_OscConfig+0x2c4>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002a48:	4b21      	ldr	r3, [pc, #132]	; (8002ad0 <HAL_RCC_OscConfig+0x2d4>)
 8002a4a:	f8d4 8020 	ldr.w	r8, [r4, #32]
 8002a4e:	681a      	ldr	r2, [r3, #0]
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002a50:	4f1f      	ldr	r7, [pc, #124]	; (8002ad0 <HAL_RCC_OscConfig+0x2d4>)
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002a52:	0710      	lsls	r0, r2, #28
 8002a54:	bf56      	itet	pl
 8002a56:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	; 0x94
 8002a5a:	681b      	ldrmi	r3, [r3, #0]
 8002a5c:	091b      	lsrpl	r3, r3, #4
 8002a5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a62:	4598      	cmp	r8, r3
 8002a64:	f200 80af 	bhi.w	8002bc6 <HAL_RCC_OscConfig+0x3ca>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	f043 0308 	orr.w	r3, r3, #8
 8002a6e:	603b      	str	r3, [r7, #0]
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a76:	ea43 0308 	orr.w	r3, r3, r8
 8002a7a:	603b      	str	r3, [r7, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	69e2      	ldr	r2, [r4, #28]
 8002a80:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a84:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002a88:	607b      	str	r3, [r7, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a8a:	2d00      	cmp	r5, #0
 8002a8c:	f000 811a 	beq.w	8002cc4 <HAL_RCC_OscConfig+0x4c8>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a90:	f7ff fe5a 	bl	8002748 <HAL_RCC_GetSysClockFreq>
 8002a94:	4b0e      	ldr	r3, [pc, #56]	; (8002ad0 <HAL_RCC_OscConfig+0x2d4>)
 8002a96:	4a10      	ldr	r2, [pc, #64]	; (8002ad8 <HAL_RCC_OscConfig+0x2dc>)
 8002a98:	689b      	ldr	r3, [r3, #8]
        status = HAL_InitTick(uwTickPrio);
 8002a9a:	4910      	ldr	r1, [pc, #64]	; (8002adc <HAL_RCC_OscConfig+0x2e0>)
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a9c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002aa0:	5cd3      	ldrb	r3, [r2, r3]
 8002aa2:	4a0f      	ldr	r2, [pc, #60]	; (8002ae0 <HAL_RCC_OscConfig+0x2e4>)
 8002aa4:	f003 031f 	and.w	r3, r3, #31
 8002aa8:	fa20 f303 	lsr.w	r3, r0, r3
        status = HAL_InitTick(uwTickPrio);
 8002aac:	6808      	ldr	r0, [r1, #0]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002aae:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick(uwTickPrio);
 8002ab0:	f7fe fb50 	bl	8001154 <HAL_InitTick>
        if(status != HAL_OK)
 8002ab4:	b940      	cbnz	r0, 8002ac8 <HAL_RCC_OscConfig+0x2cc>
 8002ab6:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ab8:	07d9      	lsls	r1, r3, #31
 8002aba:	f57f aee2 	bpl.w	8002882 <HAL_RCC_OscConfig+0x86>
 8002abe:	e793      	b.n	80029e8 <HAL_RCC_OscConfig+0x1ec>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ac0:	69a3      	ldr	r3, [r4, #24]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d1c0      	bne.n	8002a48 <HAL_RCC_OscConfig+0x24c>
    return HAL_ERROR;
 8002ac6:	2001      	movs	r0, #1
}
 8002ac8:	b005      	add	sp, #20
 8002aca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002ace:	bf00      	nop
 8002ad0:	40021000 	.word	0x40021000
 8002ad4:	40007000 	.word	0x40007000
 8002ad8:	08004c88 	.word	0x08004c88
 8002adc:	20000018 	.word	0x20000018
 8002ae0:	20000010 	.word	0x20000010
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002ae4:	2e03      	cmp	r6, #3
 8002ae6:	d183      	bne.n	80029f0 <HAL_RCC_OscConfig+0x1f4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ae8:	4aba      	ldr	r2, [pc, #744]	; (8002dd4 <HAL_RCC_OscConfig+0x5d8>)
 8002aea:	6812      	ldr	r2, [r2, #0]
 8002aec:	0392      	lsls	r2, r2, #14
 8002aee:	f57f aec8 	bpl.w	8002882 <HAL_RCC_OscConfig+0x86>
 8002af2:	6862      	ldr	r2, [r4, #4]
 8002af4:	2a00      	cmp	r2, #0
 8002af6:	f47f aec4 	bne.w	8002882 <HAL_RCC_OscConfig+0x86>
 8002afa:	e7e4      	b.n	8002ac6 <HAL_RCC_OscConfig+0x2ca>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002afc:	2e02      	cmp	r6, #2
 8002afe:	f47f aec8 	bne.w	8002892 <HAL_RCC_OscConfig+0x96>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b02:	4ab4      	ldr	r2, [pc, #720]	; (8002dd4 <HAL_RCC_OscConfig+0x5d8>)
 8002b04:	6812      	ldr	r2, [r2, #0]
 8002b06:	0552      	lsls	r2, r2, #21
 8002b08:	d502      	bpl.n	8002b10 <HAL_RCC_OscConfig+0x314>
 8002b0a:	68e2      	ldr	r2, [r4, #12]
 8002b0c:	2a00      	cmp	r2, #0
 8002b0e:	d0da      	beq.n	8002ac6 <HAL_RCC_OscConfig+0x2ca>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b10:	49b0      	ldr	r1, [pc, #704]	; (8002dd4 <HAL_RCC_OscConfig+0x5d8>)
 8002b12:	6920      	ldr	r0, [r4, #16]
 8002b14:	684a      	ldr	r2, [r1, #4]
 8002b16:	f022 52f8 	bic.w	r2, r2, #520093696	; 0x1f000000
 8002b1a:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 8002b1e:	604a      	str	r2, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b20:	e6d5      	b.n	80028ce <HAL_RCC_OscConfig+0xd2>
        __HAL_RCC_MSI_DISABLE();
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	f023 0301 	bic.w	r3, r3, #1
 8002b28:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8002b2a:	f7fe fb61 	bl	80011f0 <HAL_GetTick>
 8002b2e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	0798      	lsls	r0, r3, #30
 8002b34:	d5bf      	bpl.n	8002ab6 <HAL_RCC_OscConfig+0x2ba>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b36:	f7fe fb5b 	bl	80011f0 <HAL_GetTick>
 8002b3a:	eba0 0008 	sub.w	r0, r0, r8
 8002b3e:	2802      	cmp	r0, #2
 8002b40:	d9f6      	bls.n	8002b30 <HAL_RCC_OscConfig+0x334>
            return HAL_TIMEOUT;
 8002b42:	2003      	movs	r0, #3
}
 8002b44:	b005      	add	sp, #20
 8002b46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_ERROR;
 8002b4a:	2001      	movs	r0, #1
}
 8002b4c:	4770      	bx	lr
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b4e:	4aa1      	ldr	r2, [pc, #644]	; (8002dd4 <HAL_RCC_OscConfig+0x5d8>)
 8002b50:	6813      	ldr	r3, [r2, #0]
 8002b52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b56:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002b58:	f7fe fb4a 	bl	80011f0 <HAL_GetTick>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b5c:	4f9d      	ldr	r7, [pc, #628]	; (8002dd4 <HAL_RCC_OscConfig+0x5d8>)
        tickstart = HAL_GetTick();
 8002b5e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b60:	e005      	b.n	8002b6e <HAL_RCC_OscConfig+0x372>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b62:	f7fe fb45 	bl	80011f0 <HAL_GetTick>
 8002b66:	eba0 0008 	sub.w	r0, r0, r8
 8002b6a:	2864      	cmp	r0, #100	; 0x64
 8002b6c:	d8e9      	bhi.n	8002b42 <HAL_RCC_OscConfig+0x346>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	039b      	lsls	r3, r3, #14
 8002b72:	d5f6      	bpl.n	8002b62 <HAL_RCC_OscConfig+0x366>
 8002b74:	e75f      	b.n	8002a36 <HAL_RCC_OscConfig+0x23a>
      __HAL_RCC_LSI_DISABLE();
 8002b76:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8002b7a:	f023 0301 	bic.w	r3, r3, #1
 8002b7e:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002b82:	f7fe fb35 	bl	80011f0 <HAL_GetTick>
 8002b86:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b88:	e004      	b.n	8002b94 <HAL_RCC_OscConfig+0x398>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b8a:	f7fe fb31 	bl	80011f0 <HAL_GetTick>
 8002b8e:	1bc0      	subs	r0, r0, r7
 8002b90:	2802      	cmp	r0, #2
 8002b92:	d8d6      	bhi.n	8002b42 <HAL_RCC_OscConfig+0x346>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b94:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8002b98:	079b      	lsls	r3, r3, #30
 8002b9a:	d4f6      	bmi.n	8002b8a <HAL_RCC_OscConfig+0x38e>
 8002b9c:	e6b2      	b.n	8002904 <HAL_RCC_OscConfig+0x108>
    FlagStatus       pwrclkchanged = RESET;
 8002b9e:	2700      	movs	r7, #0
 8002ba0:	e6c2      	b.n	8002928 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_DISABLE();
 8002ba2:	6833      	ldr	r3, [r6, #0]
 8002ba4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ba8:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002baa:	f7fe fb21 	bl	80011f0 <HAL_GetTick>
 8002bae:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bb0:	e004      	b.n	8002bbc <HAL_RCC_OscConfig+0x3c0>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bb2:	f7fe fb1d 	bl	80011f0 <HAL_GetTick>
 8002bb6:	1bc0      	subs	r0, r0, r7
 8002bb8:	2802      	cmp	r0, #2
 8002bba:	d8c2      	bhi.n	8002b42 <HAL_RCC_OscConfig+0x346>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bbc:	6833      	ldr	r3, [r6, #0]
 8002bbe:	0558      	lsls	r0, r3, #21
 8002bc0:	d4f7      	bmi.n	8002bb2 <HAL_RCC_OscConfig+0x3b6>
 8002bc2:	6823      	ldr	r3, [r4, #0]
 8002bc4:	e683      	b.n	80028ce <HAL_RCC_OscConfig+0xd2>
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002bc6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002bc8:	00d9      	lsls	r1, r3, #3
 8002bca:	d531      	bpl.n	8002c30 <HAL_RCC_OscConfig+0x434>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002bcc:	f7ff fd70 	bl	80026b0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002bd0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002bd4:	f000 8104 	beq.w	8002de0 <HAL_RCC_OscConfig+0x5e4>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002bd8:	f1b8 0f80 	cmp.w	r8, #128	; 0x80
 8002bdc:	f200 811b 	bhi.w	8002e16 <HAL_RCC_OscConfig+0x61a>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002be0:	f000 8175 	beq.w	8002ece <HAL_RCC_OscConfig+0x6d2>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002be4:	f1a8 0870 	sub.w	r8, r8, #112	; 0x70
 8002be8:	fab8 f888 	clz	r8, r8
 8002bec:	ea4f 1858 	mov.w	r8, r8, lsr #5
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002bf0:	4a79      	ldr	r2, [pc, #484]	; (8002dd8 <HAL_RCC_OscConfig+0x5dc>)
 8002bf2:	6813      	ldr	r3, [r2, #0]
 8002bf4:	f023 0307 	bic.w	r3, r3, #7
 8002bf8:	ea43 0308 	orr.w	r3, r3, r8
 8002bfc:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002bfe:	6813      	ldr	r3, [r2, #0]
 8002c00:	f003 0307 	and.w	r3, r3, #7
 8002c04:	4598      	cmp	r8, r3
 8002c06:	f47f af5e 	bne.w	8002ac6 <HAL_RCC_OscConfig+0x2ca>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c0a:	4b72      	ldr	r3, [pc, #456]	; (8002dd4 <HAL_RCC_OscConfig+0x5d8>)
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	f042 0208 	orr.w	r2, r2, #8
 8002c12:	601a      	str	r2, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	6a21      	ldr	r1, [r4, #32]
 8002c18:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002c1c:	430a      	orrs	r2, r1
 8002c1e:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c20:	685a      	ldr	r2, [r3, #4]
 8002c22:	69e1      	ldr	r1, [r4, #28]
 8002c24:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002c28:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002c2c:	605a      	str	r2, [r3, #4]
 8002c2e:	e72f      	b.n	8002a90 <HAL_RCC_OscConfig+0x294>
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c30:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c36:	65bb      	str	r3, [r7, #88]	; 0x58
 8002c38:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c3e:	9302      	str	r3, [sp, #8]
 8002c40:	9b02      	ldr	r3, [sp, #8]
    vos = HAL_PWREx_GetVoltageRange();
 8002c42:	f7ff fd35 	bl	80026b0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8002c46:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c4c:	65bb      	str	r3, [r7, #88]	; 0x58
 8002c4e:	e7bf      	b.n	8002bd0 <HAL_RCC_OscConfig+0x3d4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c50:	4b60      	ldr	r3, [pc, #384]	; (8002dd4 <HAL_RCC_OscConfig+0x5d8>)
 8002c52:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002c56:	f042 0204 	orr.w	r2, r2, #4
 8002c5a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8002c5e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002c62:	f042 0201 	orr.w	r2, r2, #1
 8002c66:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      tickstart = HAL_GetTick();
 8002c6a:	f7fe fac1 	bl	80011f0 <HAL_GetTick>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c6e:	4e59      	ldr	r6, [pc, #356]	; (8002dd4 <HAL_RCC_OscConfig+0x5d8>)
      tickstart = HAL_GetTick();
 8002c70:	4681      	mov	r9, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c72:	f241 3888 	movw	r8, #5000	; 0x1388
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c76:	e006      	b.n	8002c86 <HAL_RCC_OscConfig+0x48a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c78:	f7fe faba 	bl	80011f0 <HAL_GetTick>
 8002c7c:	eba0 0009 	sub.w	r0, r0, r9
 8002c80:	4540      	cmp	r0, r8
 8002c82:	f63f af5e 	bhi.w	8002b42 <HAL_RCC_OscConfig+0x346>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c86:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8002c8a:	0798      	lsls	r0, r3, #30
 8002c8c:	d5f4      	bpl.n	8002c78 <HAL_RCC_OscConfig+0x47c>
 8002c8e:	e678      	b.n	8002982 <HAL_RCC_OscConfig+0x186>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c90:	6832      	ldr	r2, [r6, #0]
 8002c92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c96:	6032      	str	r2, [r6, #0]
      tickstart = HAL_GetTick();
 8002c98:	f7fe faaa 	bl	80011f0 <HAL_GetTick>
 8002c9c:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c9e:	6833      	ldr	r3, [r6, #0]
 8002ca0:	05db      	lsls	r3, r3, #23
 8002ca2:	f53f ae46 	bmi.w	8002932 <HAL_RCC_OscConfig+0x136>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ca6:	f7fe faa3 	bl	80011f0 <HAL_GetTick>
 8002caa:	eba0 0008 	sub.w	r0, r0, r8
 8002cae:	2802      	cmp	r0, #2
 8002cb0:	d9f5      	bls.n	8002c9e <HAL_RCC_OscConfig+0x4a2>
 8002cb2:	e746      	b.n	8002b42 <HAL_RCC_OscConfig+0x346>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cb4:	4a47      	ldr	r2, [pc, #284]	; (8002dd4 <HAL_RCC_OscConfig+0x5d8>)
 8002cb6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002cba:	f043 0301 	orr.w	r3, r3, #1
 8002cbe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002cc2:	e7d2      	b.n	8002c6a <HAL_RCC_OscConfig+0x46e>
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002cc4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002cc6:	00da      	lsls	r2, r3, #3
 8002cc8:	f140 8095 	bpl.w	8002df6 <HAL_RCC_OscConfig+0x5fa>
    vos = HAL_PWREx_GetVoltageRange();
 8002ccc:	f7ff fcf0 	bl	80026b0 <HAL_PWREx_GetVoltageRange>
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002cd0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002cd4:	f000 80a2 	beq.w	8002e1c <HAL_RCC_OscConfig+0x620>
    if(msirange > RCC_MSIRANGE_8)
 8002cd8:	f1b8 0f80 	cmp.w	r8, #128	; 0x80
 8002cdc:	f200 80ee 	bhi.w	8002ebc <HAL_RCC_OscConfig+0x6c0>
      if(msirange == RCC_MSIRANGE_8)
 8002ce0:	f000 80f8 	beq.w	8002ed4 <HAL_RCC_OscConfig+0x6d8>
      else if(msirange == RCC_MSIRANGE_7)
 8002ce4:	f1a8 0870 	sub.w	r8, r8, #112	; 0x70
 8002ce8:	fab8 f888 	clz	r8, r8
 8002cec:	ea4f 1858 	mov.w	r8, r8, lsr #5
  __HAL_FLASH_SET_LATENCY(latency);
 8002cf0:	4a39      	ldr	r2, [pc, #228]	; (8002dd8 <HAL_RCC_OscConfig+0x5dc>)
 8002cf2:	6813      	ldr	r3, [r2, #0]
 8002cf4:	f023 0307 	bic.w	r3, r3, #7
 8002cf8:	ea43 0308 	orr.w	r3, r3, r8
 8002cfc:	6013      	str	r3, [r2, #0]
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002cfe:	6813      	ldr	r3, [r2, #0]
 8002d00:	f003 0307 	and.w	r3, r3, #7
 8002d04:	4598      	cmp	r8, r3
 8002d06:	f47f aede 	bne.w	8002ac6 <HAL_RCC_OscConfig+0x2ca>
 8002d0a:	e6c1      	b.n	8002a90 <HAL_RCC_OscConfig+0x294>
      pll_config = RCC->PLLCFGR;
 8002d0c:	4a31      	ldr	r2, [pc, #196]	; (8002dd4 <HAL_RCC_OscConfig+0x5d8>)
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d0e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
      pll_config = RCC->PLLCFGR;
 8002d10:	68d3      	ldr	r3, [r2, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d12:	f003 0003 	and.w	r0, r3, #3
 8002d16:	4288      	cmp	r0, r1
 8002d18:	f000 808b 	beq.w	8002e32 <HAL_RCC_OscConfig+0x636>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d1c:	2d0c      	cmp	r5, #12
 8002d1e:	f43f aed2 	beq.w	8002ac6 <HAL_RCC_OscConfig+0x2ca>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002d22:	4d2c      	ldr	r5, [pc, #176]	; (8002dd4 <HAL_RCC_OscConfig+0x5d8>)
 8002d24:	682a      	ldr	r2, [r5, #0]
 8002d26:	0152      	lsls	r2, r2, #5
 8002d28:	f53f aecd 	bmi.w	8002ac6 <HAL_RCC_OscConfig+0x2ca>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002d2c:	682a      	ldr	r2, [r5, #0]
 8002d2e:	00d3      	lsls	r3, r2, #3
 8002d30:	f53f aec9 	bmi.w	8002ac6 <HAL_RCC_OscConfig+0x2ca>
            __HAL_RCC_PLL_DISABLE();
 8002d34:	682a      	ldr	r2, [r5, #0]
 8002d36:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002d3a:	602a      	str	r2, [r5, #0]
            tickstart = HAL_GetTick();
 8002d3c:	f7fe fa58 	bl	80011f0 <HAL_GetTick>
 8002d40:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d42:	e005      	b.n	8002d50 <HAL_RCC_OscConfig+0x554>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d44:	f7fe fa54 	bl	80011f0 <HAL_GetTick>
 8002d48:	1b80      	subs	r0, r0, r6
 8002d4a:	2802      	cmp	r0, #2
 8002d4c:	f63f aef9 	bhi.w	8002b42 <HAL_RCC_OscConfig+0x346>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d50:	682b      	ldr	r3, [r5, #0]
 8002d52:	019f      	lsls	r7, r3, #6
 8002d54:	d4f6      	bmi.n	8002d44 <HAL_RCC_OscConfig+0x548>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d56:	68e9      	ldr	r1, [r5, #12]
 8002d58:	4b20      	ldr	r3, [pc, #128]	; (8002ddc <HAL_RCC_OscConfig+0x5e0>)
 8002d5a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002d5c:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8002d5e:	6b26      	ldr	r6, [r4, #48]	; 0x30
 8002d60:	400b      	ands	r3, r1
 8002d62:	e9d4 010e 	ldrd	r0, r1, [r4, #56]	; 0x38
 8002d66:	4313      	orrs	r3, r2
 8002d68:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8002d6c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002d6e:	1e74      	subs	r4, r6, #1
 8002d70:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8002d74:	0900      	lsrs	r0, r0, #4
 8002d76:	0849      	lsrs	r1, r1, #1
 8002d78:	ea43 4340 	orr.w	r3, r3, r0, lsl #17
 8002d7c:	3901      	subs	r1, #1
 8002d7e:	0852      	lsrs	r2, r2, #1
 8002d80:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8002d84:	3a01      	subs	r2, #1
 8002d86:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8002d8a:	60eb      	str	r3, [r5, #12]
            __HAL_RCC_PLL_ENABLE();
 8002d8c:	682b      	ldr	r3, [r5, #0]
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d8e:	4c11      	ldr	r4, [pc, #68]	; (8002dd4 <HAL_RCC_OscConfig+0x5d8>)
            __HAL_RCC_PLL_ENABLE();
 8002d90:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d94:	602b      	str	r3, [r5, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d96:	68eb      	ldr	r3, [r5, #12]
 8002d98:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d9c:	60eb      	str	r3, [r5, #12]
            tickstart = HAL_GetTick();
 8002d9e:	f7fe fa27 	bl	80011f0 <HAL_GetTick>
 8002da2:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002da4:	e005      	b.n	8002db2 <HAL_RCC_OscConfig+0x5b6>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002da6:	f7fe fa23 	bl	80011f0 <HAL_GetTick>
 8002daa:	1b40      	subs	r0, r0, r5
 8002dac:	2802      	cmp	r0, #2
 8002dae:	f63f aec8 	bhi.w	8002b42 <HAL_RCC_OscConfig+0x346>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002db2:	6823      	ldr	r3, [r4, #0]
 8002db4:	0198      	lsls	r0, r3, #6
 8002db6:	d5f6      	bpl.n	8002da6 <HAL_RCC_OscConfig+0x5aa>
 8002db8:	e612      	b.n	80029e0 <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dba:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002dbe:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002dc8:	601a      	str	r2, [r3, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002dd0:	601a      	str	r2, [r3, #0]
 8002dd2:	e6c1      	b.n	8002b58 <HAL_RCC_OscConfig+0x35c>
 8002dd4:	40021000 	.word	0x40021000
 8002dd8:	40022000 	.word	0x40022000
 8002ddc:	f99d808c 	.word	0xf99d808c
    if(msirange > RCC_MSIRANGE_8)
 8002de0:	f1b8 0f80 	cmp.w	r8, #128	; 0x80
 8002de4:	d96d      	bls.n	8002ec2 <HAL_RCC_OscConfig+0x6c6>
        latency = FLASH_LATENCY_2; /* 2WS */
 8002de6:	f1b8 0fa1 	cmp.w	r8, #161	; 0xa1
 8002dea:	bf34      	ite	cc
 8002dec:	f04f 0801 	movcc.w	r8, #1
 8002df0:	f04f 0802 	movcs.w	r8, #2
 8002df4:	e6fc      	b.n	8002bf0 <HAL_RCC_OscConfig+0x3f4>
    __HAL_RCC_PWR_CLK_ENABLE();
 8002df6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002df8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dfc:	65bb      	str	r3, [r7, #88]	; 0x58
 8002dfe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e04:	9303      	str	r3, [sp, #12]
 8002e06:	9b03      	ldr	r3, [sp, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002e08:	f7ff fc52 	bl	80026b0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8002e0c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e12:	65bb      	str	r3, [r7, #88]	; 0x58
 8002e14:	e75c      	b.n	8002cd0 <HAL_RCC_OscConfig+0x4d4>
      latency = FLASH_LATENCY_3; /* 3WS */
 8002e16:	f04f 0803 	mov.w	r8, #3
 8002e1a:	e6e9      	b.n	8002bf0 <HAL_RCC_OscConfig+0x3f4>
    if(msirange > RCC_MSIRANGE_8)
 8002e1c:	f1b8 0f80 	cmp.w	r8, #128	; 0x80
 8002e20:	d952      	bls.n	8002ec8 <HAL_RCC_OscConfig+0x6cc>
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e22:	f1b8 0fa1 	cmp.w	r8, #161	; 0xa1
 8002e26:	bf34      	ite	cc
 8002e28:	f04f 0801 	movcc.w	r8, #1
 8002e2c:	f04f 0802 	movcs.w	r8, #2
 8002e30:	e75e      	b.n	8002cf0 <HAL_RCC_OscConfig+0x4f4>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e32:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8002e34:	f003 0170 	and.w	r1, r3, #112	; 0x70
 8002e38:	3801      	subs	r0, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e3a:	ebb1 1f00 	cmp.w	r1, r0, lsl #4
 8002e3e:	f47f af6d 	bne.w	8002d1c <HAL_RCC_OscConfig+0x520>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e42:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002e44:	f403 41fe 	and.w	r1, r3, #32512	; 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e48:	ebb1 2f00 	cmp.w	r1, r0, lsl #8
 8002e4c:	f47f af66 	bne.w	8002d1c <HAL_RCC_OscConfig+0x520>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002e50:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002e52:	3907      	subs	r1, #7
 8002e54:	f403 3000 	and.w	r0, r3, #131072	; 0x20000
 8002e58:	bf18      	it	ne
 8002e5a:	2101      	movne	r1, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e5c:	4288      	cmp	r0, r1
 8002e5e:	f47f af5d 	bne.w	8002d1c <HAL_RCC_OscConfig+0x520>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e62:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002e64:	0849      	lsrs	r1, r1, #1
 8002e66:	3901      	subs	r1, #1
 8002e68:	f403 00c0 	and.w	r0, r3, #6291456	; 0x600000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002e6c:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 8002e70:	f47f af54 	bne.w	8002d1c <HAL_RCC_OscConfig+0x520>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002e74:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002e76:	0849      	lsrs	r1, r1, #1
 8002e78:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8002e7c:	3901      	subs	r1, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e7e:	ebb3 6f41 	cmp.w	r3, r1, lsl #25
 8002e82:	f47f af4b 	bne.w	8002d1c <HAL_RCC_OscConfig+0x520>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e86:	6813      	ldr	r3, [r2, #0]
 8002e88:	0199      	lsls	r1, r3, #6
 8002e8a:	f53f ada9 	bmi.w	80029e0 <HAL_RCC_OscConfig+0x1e4>
          __HAL_RCC_PLL_ENABLE();
 8002e8e:	6813      	ldr	r3, [r2, #0]
 8002e90:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e94:	6013      	str	r3, [r2, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e96:	68d3      	ldr	r3, [r2, #12]
 8002e98:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e9c:	60d3      	str	r3, [r2, #12]
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e9e:	4614      	mov	r4, r2
          tickstart = HAL_GetTick();
 8002ea0:	f7fe f9a6 	bl	80011f0 <HAL_GetTick>
 8002ea4:	4605      	mov	r5, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ea6:	e005      	b.n	8002eb4 <HAL_RCC_OscConfig+0x6b8>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ea8:	f7fe f9a2 	bl	80011f0 <HAL_GetTick>
 8002eac:	1b40      	subs	r0, r0, r5
 8002eae:	2802      	cmp	r0, #2
 8002eb0:	f63f ae47 	bhi.w	8002b42 <HAL_RCC_OscConfig+0x346>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002eb4:	6823      	ldr	r3, [r4, #0]
 8002eb6:	019a      	lsls	r2, r3, #6
 8002eb8:	d5f6      	bpl.n	8002ea8 <HAL_RCC_OscConfig+0x6ac>
 8002eba:	e591      	b.n	80029e0 <HAL_RCC_OscConfig+0x1e4>
      latency = FLASH_LATENCY_3; /* 3WS */
 8002ebc:	f04f 0803 	mov.w	r8, #3
 8002ec0:	e716      	b.n	8002cf0 <HAL_RCC_OscConfig+0x4f4>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002ec2:	f04f 0800 	mov.w	r8, #0
 8002ec6:	e693      	b.n	8002bf0 <HAL_RCC_OscConfig+0x3f4>
 8002ec8:	f04f 0800 	mov.w	r8, #0
 8002ecc:	e710      	b.n	8002cf0 <HAL_RCC_OscConfig+0x4f4>
        latency = FLASH_LATENCY_2; /* 2WS */
 8002ece:	f04f 0802 	mov.w	r8, #2
 8002ed2:	e68d      	b.n	8002bf0 <HAL_RCC_OscConfig+0x3f4>
 8002ed4:	f04f 0802 	mov.w	r8, #2
 8002ed8:	e70a      	b.n	8002cf0 <HAL_RCC_OscConfig+0x4f4>
 8002eda:	bf00      	nop

08002edc <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8002edc:	b178      	cbz	r0, 8002efe <HAL_RCC_ClockConfig+0x22>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ede:	4a46      	ldr	r2, [pc, #280]	; (8002ff8 <HAL_RCC_ClockConfig+0x11c>)
 8002ee0:	6813      	ldr	r3, [r2, #0]
 8002ee2:	f003 0307 	and.w	r3, r3, #7
 8002ee6:	428b      	cmp	r3, r1
 8002ee8:	d20b      	bcs.n	8002f02 <HAL_RCC_ClockConfig+0x26>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eea:	6813      	ldr	r3, [r2, #0]
 8002eec:	f023 0307 	bic.w	r3, r3, #7
 8002ef0:	430b      	orrs	r3, r1
 8002ef2:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ef4:	6813      	ldr	r3, [r2, #0]
 8002ef6:	f003 0307 	and.w	r3, r3, #7
 8002efa:	428b      	cmp	r3, r1
 8002efc:	d001      	beq.n	8002f02 <HAL_RCC_ClockConfig+0x26>
    return HAL_ERROR;
 8002efe:	2001      	movs	r0, #1
}
 8002f00:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f02:	6803      	ldr	r3, [r0, #0]
{
 8002f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f08:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f0a:	07d9      	lsls	r1, r3, #31
 8002f0c:	4604      	mov	r4, r0
 8002f0e:	d524      	bpl.n	8002f5a <HAL_RCC_ClockConfig+0x7e>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f10:	6843      	ldr	r3, [r0, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f12:	4a3a      	ldr	r2, [pc, #232]	; (8002ffc <HAL_RCC_ClockConfig+0x120>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f14:	2b03      	cmp	r3, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f16:	6812      	ldr	r2, [r2, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f18:	d062      	beq.n	8002fe0 <HAL_RCC_ClockConfig+0x104>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d065      	beq.n	8002fea <HAL_RCC_ClockConfig+0x10e>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d166      	bne.n	8002ff0 <HAL_RCC_ClockConfig+0x114>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f22:	0796      	lsls	r6, r2, #30
 8002f24:	d532      	bpl.n	8002f8c <HAL_RCC_ClockConfig+0xb0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f26:	4e35      	ldr	r6, [pc, #212]	; (8002ffc <HAL_RCC_ClockConfig+0x120>)
 8002f28:	68b2      	ldr	r2, [r6, #8]
 8002f2a:	f022 0203 	bic.w	r2, r2, #3
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002f32:	f7fe f95d 	bl	80011f0 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f36:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002f3a:	4680      	mov	r8, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f3c:	e005      	b.n	8002f4a <HAL_RCC_ClockConfig+0x6e>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f3e:	f7fe f957 	bl	80011f0 <HAL_GetTick>
 8002f42:	eba0 0008 	sub.w	r0, r0, r8
 8002f46:	42b8      	cmp	r0, r7
 8002f48:	d84d      	bhi.n	8002fe6 <HAL_RCC_ClockConfig+0x10a>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f4a:	68b3      	ldr	r3, [r6, #8]
 8002f4c:	6862      	ldr	r2, [r4, #4]
 8002f4e:	f003 030c 	and.w	r3, r3, #12
 8002f52:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002f56:	d1f2      	bne.n	8002f3e <HAL_RCC_ClockConfig+0x62>
 8002f58:	6823      	ldr	r3, [r4, #0]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f5a:	0799      	lsls	r1, r3, #30
 8002f5c:	d506      	bpl.n	8002f6c <HAL_RCC_ClockConfig+0x90>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f5e:	4927      	ldr	r1, [pc, #156]	; (8002ffc <HAL_RCC_ClockConfig+0x120>)
 8002f60:	68a0      	ldr	r0, [r4, #8]
 8002f62:	688a      	ldr	r2, [r1, #8]
 8002f64:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002f68:	4302      	orrs	r2, r0
 8002f6a:	608a      	str	r2, [r1, #8]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f6c:	4922      	ldr	r1, [pc, #136]	; (8002ff8 <HAL_RCC_ClockConfig+0x11c>)
 8002f6e:	680a      	ldr	r2, [r1, #0]
 8002f70:	f002 0207 	and.w	r2, r2, #7
 8002f74:	42aa      	cmp	r2, r5
 8002f76:	d90c      	bls.n	8002f92 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f78:	680a      	ldr	r2, [r1, #0]
 8002f7a:	f022 0207 	bic.w	r2, r2, #7
 8002f7e:	432a      	orrs	r2, r5
 8002f80:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f82:	680a      	ldr	r2, [r1, #0]
 8002f84:	f002 0207 	and.w	r2, r2, #7
 8002f88:	42aa      	cmp	r2, r5
 8002f8a:	d002      	beq.n	8002f92 <HAL_RCC_ClockConfig+0xb6>
    return HAL_ERROR;
 8002f8c:	2001      	movs	r0, #1
}
 8002f8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f92:	075a      	lsls	r2, r3, #29
 8002f94:	d506      	bpl.n	8002fa4 <HAL_RCC_ClockConfig+0xc8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f96:	4919      	ldr	r1, [pc, #100]	; (8002ffc <HAL_RCC_ClockConfig+0x120>)
 8002f98:	68e0      	ldr	r0, [r4, #12]
 8002f9a:	688a      	ldr	r2, [r1, #8]
 8002f9c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002fa0:	4302      	orrs	r2, r0
 8002fa2:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fa4:	071b      	lsls	r3, r3, #28
 8002fa6:	d507      	bpl.n	8002fb8 <HAL_RCC_ClockConfig+0xdc>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fa8:	4a14      	ldr	r2, [pc, #80]	; (8002ffc <HAL_RCC_ClockConfig+0x120>)
 8002faa:	6921      	ldr	r1, [r4, #16]
 8002fac:	6893      	ldr	r3, [r2, #8]
 8002fae:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002fb2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002fb6:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002fb8:	f7ff fbc6 	bl	8002748 <HAL_RCC_GetSysClockFreq>
 8002fbc:	4b0f      	ldr	r3, [pc, #60]	; (8002ffc <HAL_RCC_ClockConfig+0x120>)
 8002fbe:	4c10      	ldr	r4, [pc, #64]	; (8003000 <HAL_RCC_ClockConfig+0x124>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
  status = HAL_InitTick(uwTickPrio);
 8002fc2:	4910      	ldr	r1, [pc, #64]	; (8003004 <HAL_RCC_ClockConfig+0x128>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002fc4:	4a10      	ldr	r2, [pc, #64]	; (8003008 <HAL_RCC_ClockConfig+0x12c>)
 8002fc6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002fca:	5ce3      	ldrb	r3, [r4, r3]
 8002fcc:	f003 031f 	and.w	r3, r3, #31
 8002fd0:	fa20 f303 	lsr.w	r3, r0, r3
}
 8002fd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  status = HAL_InitTick(uwTickPrio);
 8002fd8:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002fda:	6013      	str	r3, [r2, #0]
  status = HAL_InitTick(uwTickPrio);
 8002fdc:	f7fe b8ba 	b.w	8001154 <HAL_InitTick>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fe0:	0192      	lsls	r2, r2, #6
 8002fe2:	d4a0      	bmi.n	8002f26 <HAL_RCC_ClockConfig+0x4a>
 8002fe4:	e7d2      	b.n	8002f8c <HAL_RCC_ClockConfig+0xb0>
        return HAL_TIMEOUT;
 8002fe6:	2003      	movs	r0, #3
 8002fe8:	e7d1      	b.n	8002f8e <HAL_RCC_ClockConfig+0xb2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fea:	0397      	lsls	r7, r2, #14
 8002fec:	d49b      	bmi.n	8002f26 <HAL_RCC_ClockConfig+0x4a>
 8002fee:	e7cd      	b.n	8002f8c <HAL_RCC_ClockConfig+0xb0>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ff0:	0550      	lsls	r0, r2, #21
 8002ff2:	d5cb      	bpl.n	8002f8c <HAL_RCC_ClockConfig+0xb0>
 8002ff4:	e797      	b.n	8002f26 <HAL_RCC_ClockConfig+0x4a>
 8002ff6:	bf00      	nop
 8002ff8:	40022000 	.word	0x40022000
 8002ffc:	40021000 	.word	0x40021000
 8003000:	08004c88 	.word	0x08004c88
 8003004:	20000018 	.word	0x20000018
 8003008:	20000010 	.word	0x20000010

0800300c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800300c:	4b05      	ldr	r3, [pc, #20]	; (8003024 <HAL_RCC_GetPCLK1Freq+0x18>)
 800300e:	4a06      	ldr	r2, [pc, #24]	; (8003028 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003010:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8003012:	4906      	ldr	r1, [pc, #24]	; (800302c <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003014:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8003018:	6808      	ldr	r0, [r1, #0]
 800301a:	5cd3      	ldrb	r3, [r2, r3]
 800301c:	f003 031f 	and.w	r3, r3, #31
}
 8003020:	40d8      	lsrs	r0, r3
 8003022:	4770      	bx	lr
 8003024:	40021000 	.word	0x40021000
 8003028:	08004c98 	.word	0x08004c98
 800302c:	20000010 	.word	0x20000010

08003030 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003030:	4b05      	ldr	r3, [pc, #20]	; (8003048 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003032:	4a06      	ldr	r2, [pc, #24]	; (800304c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003034:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8003036:	4906      	ldr	r1, [pc, #24]	; (8003050 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003038:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800303c:	6808      	ldr	r0, [r1, #0]
 800303e:	5cd3      	ldrb	r3, [r2, r3]
 8003040:	f003 031f 	and.w	r3, r3, #31
}
 8003044:	40d8      	lsrs	r0, r3
 8003046:	4770      	bx	lr
 8003048:	40021000 	.word	0x40021000
 800304c:	08004c98 	.word	0x08004c98
 8003050:	20000010 	.word	0x20000010

08003054 <RCCEx_PLLSAI1_Config>:
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003054:	4a45      	ldr	r2, [pc, #276]	; (800316c <RCCEx_PLLSAI1_Config+0x118>)
{
 8003056:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003058:	68d4      	ldr	r4, [r2, #12]
 800305a:	6803      	ldr	r3, [r0, #0]
 800305c:	07a4      	lsls	r4, r4, #30
 800305e:	d006      	beq.n	800306e <RCCEx_PLLSAI1_Config+0x1a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003060:	68d4      	ldr	r4, [r2, #12]
 8003062:	f004 0403 	and.w	r4, r4, #3
 8003066:	429c      	cmp	r4, r3
 8003068:	d00b      	beq.n	8003082 <RCCEx_PLLSAI1_Config+0x2e>
 800306a:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 800306c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai1->PLLSAI1Source)
 800306e:	2b02      	cmp	r3, #2
 8003070:	d011      	beq.n	8003096 <RCCEx_PLLSAI1_Config+0x42>
 8003072:	2b03      	cmp	r3, #3
 8003074:	d056      	beq.n	8003124 <RCCEx_PLLSAI1_Config+0xd0>
 8003076:	2b01      	cmp	r3, #1
 8003078:	d1f7      	bne.n	800306a <RCCEx_PLLSAI1_Config+0x16>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800307a:	6812      	ldr	r2, [r2, #0]
 800307c:	0797      	lsls	r7, r2, #30
 800307e:	d5f4      	bpl.n	800306a <RCCEx_PLLSAI1_Config+0x16>
 8003080:	e00c      	b.n	800309c <RCCEx_PLLSAI1_Config+0x48>
       ||
 8003082:	2c00      	cmp	r4, #0
 8003084:	d0f1      	beq.n	800306a <RCCEx_PLLSAI1_Config+0x16>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003086:	68d3      	ldr	r3, [r2, #12]
       ||
 8003088:	6842      	ldr	r2, [r0, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800308a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800308e:	3301      	adds	r3, #1
       ||
 8003090:	4293      	cmp	r3, r2
 8003092:	d1ea      	bne.n	800306a <RCCEx_PLLSAI1_Config+0x16>
 8003094:	e00c      	b.n	80030b0 <RCCEx_PLLSAI1_Config+0x5c>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003096:	6812      	ldr	r2, [r2, #0]
 8003098:	0556      	lsls	r6, r2, #21
 800309a:	d5e6      	bpl.n	800306a <RCCEx_PLLSAI1_Config+0x16>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800309c:	4d33      	ldr	r5, [pc, #204]	; (800316c <RCCEx_PLLSAI1_Config+0x118>)
 800309e:	6844      	ldr	r4, [r0, #4]
 80030a0:	68ea      	ldr	r2, [r5, #12]
 80030a2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 80030a6:	4313      	orrs	r3, r2
 80030a8:	3c01      	subs	r4, #1
 80030aa:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 80030ae:	60eb      	str	r3, [r5, #12]
    __HAL_RCC_PLLSAI1_DISABLE();
 80030b0:	4c2e      	ldr	r4, [pc, #184]	; (800316c <RCCEx_PLLSAI1_Config+0x118>)
 80030b2:	6823      	ldr	r3, [r4, #0]
 80030b4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80030b8:	6023      	str	r3, [r4, #0]
 80030ba:	460f      	mov	r7, r1
 80030bc:	4605      	mov	r5, r0
    tickstart = HAL_GetTick();
 80030be:	f7fe f897 	bl	80011f0 <HAL_GetTick>
 80030c2:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80030c4:	e004      	b.n	80030d0 <RCCEx_PLLSAI1_Config+0x7c>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80030c6:	f7fe f893 	bl	80011f0 <HAL_GetTick>
 80030ca:	1b80      	subs	r0, r0, r6
 80030cc:	2802      	cmp	r0, #2
 80030ce:	d827      	bhi.n	8003120 <RCCEx_PLLSAI1_Config+0xcc>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80030d0:	6823      	ldr	r3, [r4, #0]
 80030d2:	011a      	lsls	r2, r3, #4
 80030d4:	d4f7      	bmi.n	80030c6 <RCCEx_PLLSAI1_Config+0x72>
 80030d6:	68ab      	ldr	r3, [r5, #8]
 80030d8:	0219      	lsls	r1, r3, #8
      if(Divider == DIVIDER_P_UPDATE)
 80030da:	bb57      	cbnz	r7, 8003132 <RCCEx_PLLSAI1_Config+0xde>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80030dc:	6923      	ldr	r3, [r4, #16]
 80030de:	68ea      	ldr	r2, [r5, #12]
 80030e0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80030e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030e8:	430b      	orrs	r3, r1
 80030ea:	0912      	lsrs	r2, r2, #4
 80030ec:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80030f0:	6123      	str	r3, [r4, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 80030f2:	4c1e      	ldr	r4, [pc, #120]	; (800316c <RCCEx_PLLSAI1_Config+0x118>)
 80030f4:	6823      	ldr	r3, [r4, #0]
 80030f6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80030fa:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 80030fc:	f7fe f878 	bl	80011f0 <HAL_GetTick>
 8003100:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003102:	e004      	b.n	800310e <RCCEx_PLLSAI1_Config+0xba>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003104:	f7fe f874 	bl	80011f0 <HAL_GetTick>
 8003108:	1b80      	subs	r0, r0, r6
 800310a:	2802      	cmp	r0, #2
 800310c:	d808      	bhi.n	8003120 <RCCEx_PLLSAI1_Config+0xcc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800310e:	6823      	ldr	r3, [r4, #0]
 8003110:	011b      	lsls	r3, r3, #4
 8003112:	d5f7      	bpl.n	8003104 <RCCEx_PLLSAI1_Config+0xb0>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003114:	69aa      	ldr	r2, [r5, #24]
 8003116:	6923      	ldr	r3, [r4, #16]
 8003118:	4313      	orrs	r3, r2
 800311a:	6123      	str	r3, [r4, #16]
 800311c:	2000      	movs	r0, #0
}
 800311e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        status = HAL_TIMEOUT;
 8003120:	2003      	movs	r0, #3
}
 8003122:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003124:	6814      	ldr	r4, [r2, #0]
 8003126:	03a5      	lsls	r5, r4, #14
 8003128:	d4b8      	bmi.n	800309c <RCCEx_PLLSAI1_Config+0x48>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800312a:	6812      	ldr	r2, [r2, #0]
 800312c:	0354      	lsls	r4, r2, #13
 800312e:	d59c      	bpl.n	800306a <RCCEx_PLLSAI1_Config+0x16>
 8003130:	e7b4      	b.n	800309c <RCCEx_PLLSAI1_Config+0x48>
      else if(Divider == DIVIDER_Q_UPDATE)
 8003132:	2f01      	cmp	r7, #1
 8003134:	d00c      	beq.n	8003150 <RCCEx_PLLSAI1_Config+0xfc>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003136:	6922      	ldr	r2, [r4, #16]
 8003138:	696b      	ldr	r3, [r5, #20]
 800313a:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 800313e:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8003142:	085b      	lsrs	r3, r3, #1
 8003144:	430a      	orrs	r2, r1
 8003146:	3b01      	subs	r3, #1
 8003148:	ea42 6243 	orr.w	r2, r2, r3, lsl #25
 800314c:	6122      	str	r2, [r4, #16]
 800314e:	e7d0      	b.n	80030f2 <RCCEx_PLLSAI1_Config+0x9e>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003150:	6923      	ldr	r3, [r4, #16]
 8003152:	692a      	ldr	r2, [r5, #16]
 8003154:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003158:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800315c:	0852      	lsrs	r2, r2, #1
 800315e:	430b      	orrs	r3, r1
 8003160:	3a01      	subs	r2, #1
 8003162:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8003166:	6123      	str	r3, [r4, #16]
 8003168:	e7c3      	b.n	80030f2 <RCCEx_PLLSAI1_Config+0x9e>
 800316a:	bf00      	nop
 800316c:	40021000 	.word	0x40021000

08003170 <RCCEx_PLLSAI2_Config>:
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003170:	4a3d      	ldr	r2, [pc, #244]	; (8003268 <RCCEx_PLLSAI2_Config+0xf8>)
{
 8003172:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003174:	68d4      	ldr	r4, [r2, #12]
 8003176:	6803      	ldr	r3, [r0, #0]
 8003178:	07a4      	lsls	r4, r4, #30
 800317a:	d006      	beq.n	800318a <RCCEx_PLLSAI2_Config+0x1a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800317c:	68d4      	ldr	r4, [r2, #12]
 800317e:	f004 0403 	and.w	r4, r4, #3
 8003182:	429c      	cmp	r4, r3
 8003184:	d00b      	beq.n	800319e <RCCEx_PLLSAI2_Config+0x2e>
 8003186:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 8003188:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai2->PLLSAI2Source)
 800318a:	2b02      	cmp	r3, #2
 800318c:	d011      	beq.n	80031b2 <RCCEx_PLLSAI2_Config+0x42>
 800318e:	2b03      	cmp	r3, #3
 8003190:	d056      	beq.n	8003240 <RCCEx_PLLSAI2_Config+0xd0>
 8003192:	2b01      	cmp	r3, #1
 8003194:	d1f7      	bne.n	8003186 <RCCEx_PLLSAI2_Config+0x16>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003196:	6812      	ldr	r2, [r2, #0]
 8003198:	0797      	lsls	r7, r2, #30
 800319a:	d5f4      	bpl.n	8003186 <RCCEx_PLLSAI2_Config+0x16>
 800319c:	e00c      	b.n	80031b8 <RCCEx_PLLSAI2_Config+0x48>
       ||
 800319e:	2c00      	cmp	r4, #0
 80031a0:	d0f1      	beq.n	8003186 <RCCEx_PLLSAI2_Config+0x16>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80031a2:	68d3      	ldr	r3, [r2, #12]
       ||
 80031a4:	6842      	ldr	r2, [r0, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80031a6:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80031aa:	3301      	adds	r3, #1
       ||
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d1ea      	bne.n	8003186 <RCCEx_PLLSAI2_Config+0x16>
 80031b0:	e00c      	b.n	80031cc <RCCEx_PLLSAI2_Config+0x5c>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80031b2:	6812      	ldr	r2, [r2, #0]
 80031b4:	0556      	lsls	r6, r2, #21
 80031b6:	d5e6      	bpl.n	8003186 <RCCEx_PLLSAI2_Config+0x16>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80031b8:	4d2b      	ldr	r5, [pc, #172]	; (8003268 <RCCEx_PLLSAI2_Config+0xf8>)
 80031ba:	6844      	ldr	r4, [r0, #4]
 80031bc:	68ea      	ldr	r2, [r5, #12]
 80031be:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 80031c2:	4313      	orrs	r3, r2
 80031c4:	3c01      	subs	r4, #1
 80031c6:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 80031ca:	60eb      	str	r3, [r5, #12]
    __HAL_RCC_PLLSAI2_DISABLE();
 80031cc:	4c26      	ldr	r4, [pc, #152]	; (8003268 <RCCEx_PLLSAI2_Config+0xf8>)
 80031ce:	6823      	ldr	r3, [r4, #0]
 80031d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031d4:	6023      	str	r3, [r4, #0]
 80031d6:	460f      	mov	r7, r1
 80031d8:	4605      	mov	r5, r0
    tickstart = HAL_GetTick();
 80031da:	f7fe f809 	bl	80011f0 <HAL_GetTick>
 80031de:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80031e0:	e004      	b.n	80031ec <RCCEx_PLLSAI2_Config+0x7c>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80031e2:	f7fe f805 	bl	80011f0 <HAL_GetTick>
 80031e6:	1b80      	subs	r0, r0, r6
 80031e8:	2802      	cmp	r0, #2
 80031ea:	d827      	bhi.n	800323c <RCCEx_PLLSAI2_Config+0xcc>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80031ec:	6823      	ldr	r3, [r4, #0]
 80031ee:	009a      	lsls	r2, r3, #2
 80031f0:	d4f7      	bmi.n	80031e2 <RCCEx_PLLSAI2_Config+0x72>
 80031f2:	68ab      	ldr	r3, [r5, #8]
 80031f4:	0219      	lsls	r1, r3, #8
      if(Divider == DIVIDER_P_UPDATE)
 80031f6:	bb57      	cbnz	r7, 800324e <RCCEx_PLLSAI2_Config+0xde>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80031f8:	6962      	ldr	r2, [r4, #20]
 80031fa:	68eb      	ldr	r3, [r5, #12]
 80031fc:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 8003200:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003204:	430a      	orrs	r2, r1
 8003206:	091b      	lsrs	r3, r3, #4
 8003208:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 800320c:	6162      	str	r2, [r4, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 800320e:	4c16      	ldr	r4, [pc, #88]	; (8003268 <RCCEx_PLLSAI2_Config+0xf8>)
 8003210:	6823      	ldr	r3, [r4, #0]
 8003212:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003216:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8003218:	f7fd ffea 	bl	80011f0 <HAL_GetTick>
 800321c:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800321e:	e004      	b.n	800322a <RCCEx_PLLSAI2_Config+0xba>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003220:	f7fd ffe6 	bl	80011f0 <HAL_GetTick>
 8003224:	1b80      	subs	r0, r0, r6
 8003226:	2802      	cmp	r0, #2
 8003228:	d808      	bhi.n	800323c <RCCEx_PLLSAI2_Config+0xcc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800322a:	6823      	ldr	r3, [r4, #0]
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	d5f7      	bpl.n	8003220 <RCCEx_PLLSAI2_Config+0xb0>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003230:	696a      	ldr	r2, [r5, #20]
 8003232:	6963      	ldr	r3, [r4, #20]
 8003234:	4313      	orrs	r3, r2
 8003236:	6163      	str	r3, [r4, #20]
 8003238:	2000      	movs	r0, #0
}
 800323a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        status = HAL_TIMEOUT;
 800323c:	2003      	movs	r0, #3
}
 800323e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003240:	6814      	ldr	r4, [r2, #0]
 8003242:	03a5      	lsls	r5, r4, #14
 8003244:	d4b8      	bmi.n	80031b8 <RCCEx_PLLSAI2_Config+0x48>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003246:	6812      	ldr	r2, [r2, #0]
 8003248:	0354      	lsls	r4, r2, #13
 800324a:	d59c      	bpl.n	8003186 <RCCEx_PLLSAI2_Config+0x16>
 800324c:	e7b4      	b.n	80031b8 <RCCEx_PLLSAI2_Config+0x48>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800324e:	6963      	ldr	r3, [r4, #20]
 8003250:	692a      	ldr	r2, [r5, #16]
 8003252:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003256:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800325a:	0852      	lsrs	r2, r2, #1
 800325c:	430b      	orrs	r3, r1
 800325e:	3a01      	subs	r2, #1
 8003260:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8003264:	6163      	str	r3, [r4, #20]
 8003266:	e7d2      	b.n	800320e <RCCEx_PLLSAI2_Config+0x9e>
 8003268:	40021000 	.word	0x40021000

0800326c <HAL_RCCEx_PeriphCLKConfig>:
{
 800326c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003270:	6803      	ldr	r3, [r0, #0]
 8003272:	f413 6600 	ands.w	r6, r3, #2048	; 0x800
{
 8003276:	b083      	sub	sp, #12
 8003278:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800327a:	d017      	beq.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x40>
    switch(PeriphClkInit->Sai1ClockSelection)
 800327c:	6e41      	ldr	r1, [r0, #100]	; 0x64
 800327e:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8003282:	f000 81bb 	beq.w	80035fc <HAL_RCCEx_PeriphCLKConfig+0x390>
 8003286:	f240 81ee 	bls.w	8003666 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 800328a:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800328e:	f000 81af 	beq.w	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x384>
 8003292:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8003296:	f040 81ec 	bne.w	8003672 <HAL_RCCEx_PeriphCLKConfig+0x406>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800329a:	48c3      	ldr	r0, [pc, #780]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800329c:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 80032a0:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 80032a4:	4311      	orrs	r1, r2
 80032a6:	f8c0 1088 	str.w	r1, [r0, #136]	; 0x88
 80032aa:	2600      	movs	r6, #0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80032ac:	04d8      	lsls	r0, r3, #19
 80032ae:	f140 8100 	bpl.w	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x246>
    switch(PeriphClkInit->Sai2ClockSelection)
 80032b2:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80032b4:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 80032b8:	f000 8187 	beq.w	80035ca <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80032bc:	f240 81ca 	bls.w	8003654 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 80032c0:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 80032c4:	f000 818d 	beq.w	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80032c8:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 80032cc:	f040 80f0 	bne.w	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x244>
 80032d0:	4637      	mov	r7, r6
    if(ret == HAL_OK)
 80032d2:	2f00      	cmp	r7, #0
 80032d4:	f040 8183 	bne.w	80035de <HAL_RCCEx_PeriphCLKConfig+0x372>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80032d8:	49b3      	ldr	r1, [pc, #716]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80032da:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80032dc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80032e0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80032e4:	4302      	orrs	r2, r0
 80032e6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032ea:	0399      	lsls	r1, r3, #14
 80032ec:	f100 80e5 	bmi.w	80034ba <HAL_RCCEx_PeriphCLKConfig+0x24e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80032f0:	07da      	lsls	r2, r3, #31
 80032f2:	d508      	bpl.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80032f4:	49ac      	ldr	r1, [pc, #688]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80032f6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80032f8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80032fc:	f022 0203 	bic.w	r2, r2, #3
 8003300:	4302      	orrs	r2, r0
 8003302:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003306:	079f      	lsls	r7, r3, #30
 8003308:	d508      	bpl.n	800331c <HAL_RCCEx_PeriphCLKConfig+0xb0>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800330a:	49a7      	ldr	r1, [pc, #668]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800330c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800330e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003312:	f022 020c 	bic.w	r2, r2, #12
 8003316:	4302      	orrs	r2, r0
 8003318:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800331c:	075d      	lsls	r5, r3, #29
 800331e:	d508      	bpl.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003320:	49a1      	ldr	r1, [pc, #644]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003322:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003324:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003328:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800332c:	4302      	orrs	r2, r0
 800332e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003332:	0718      	lsls	r0, r3, #28
 8003334:	d508      	bpl.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003336:	499c      	ldr	r1, [pc, #624]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003338:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800333a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800333e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003342:	4302      	orrs	r2, r0
 8003344:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003348:	06d9      	lsls	r1, r3, #27
 800334a:	d508      	bpl.n	800335e <HAL_RCCEx_PeriphCLKConfig+0xf2>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800334c:	4996      	ldr	r1, [pc, #600]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800334e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8003350:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003354:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003358:	4302      	orrs	r2, r0
 800335a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800335e:	069a      	lsls	r2, r3, #26
 8003360:	d508      	bpl.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x108>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003362:	4991      	ldr	r1, [pc, #580]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003364:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003366:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800336a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800336e:	4302      	orrs	r2, r0
 8003370:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003374:	059f      	lsls	r7, r3, #22
 8003376:	d508      	bpl.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x11e>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003378:	498b      	ldr	r1, [pc, #556]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800337a:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800337c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003380:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8003384:	4302      	orrs	r2, r0
 8003386:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800338a:	055d      	lsls	r5, r3, #21
 800338c:	d508      	bpl.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x134>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800338e:	4986      	ldr	r1, [pc, #536]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003390:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8003392:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003396:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800339a:	4302      	orrs	r2, r0
 800339c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80033a0:	0658      	lsls	r0, r3, #25
 80033a2:	d508      	bpl.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x14a>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80033a4:	4980      	ldr	r1, [pc, #512]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80033a6:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80033a8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80033ac:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80033b0:	4302      	orrs	r2, r0
 80033b2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80033b6:	0619      	lsls	r1, r3, #24
 80033b8:	d508      	bpl.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x160>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80033ba:	497b      	ldr	r1, [pc, #492]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80033bc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80033be:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80033c2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80033c6:	4302      	orrs	r2, r0
 80033c8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80033cc:	05da      	lsls	r2, r3, #23
 80033ce:	d508      	bpl.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x176>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80033d0:	4975      	ldr	r1, [pc, #468]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80033d2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80033d4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80033d8:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80033dc:	4302      	orrs	r2, r0
 80033de:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80033e2:	049f      	lsls	r7, r3, #18
 80033e4:	d510      	bpl.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80033e6:	4970      	ldr	r1, [pc, #448]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80033e8:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80033ea:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80033ee:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80033f2:	4302      	orrs	r2, r0
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80033f4:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80033f8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80033fc:	f000 80ce 	beq.w	800359c <HAL_RCCEx_PeriphCLKConfig+0x330>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003400:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 8003404:	f000 8116 	beq.w	8003634 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003408:	031d      	lsls	r5, r3, #12
 800340a:	d510      	bpl.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800340c:	4966      	ldr	r1, [pc, #408]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800340e:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8003410:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003414:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8003418:	4302      	orrs	r2, r0
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800341a:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800341e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003422:	f000 80c5 	beq.w	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x344>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003426:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 800342a:	f000 810b 	beq.w	8003644 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800342e:	0358      	lsls	r0, r3, #13
 8003430:	d510      	bpl.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003432:	495d      	ldr	r1, [pc, #372]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003434:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8003436:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800343a:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800343e:	4302      	orrs	r2, r0
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003440:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003444:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003448:	f000 80a3 	beq.w	8003592 <HAL_RCCEx_PeriphCLKConfig+0x326>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800344c:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 8003450:	f000 80e8 	beq.w	8003624 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003454:	0459      	lsls	r1, r3, #17
 8003456:	d510      	bpl.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003458:	4853      	ldr	r0, [pc, #332]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800345a:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800345c:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8003460:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003464:	430a      	orrs	r2, r1
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003466:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800346a:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800346e:	f000 80a4 	beq.w	80035ba <HAL_RCCEx_PeriphCLKConfig+0x34e>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003472:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8003476:	f000 80cc 	beq.w	8003612 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800347a:	041a      	lsls	r2, r3, #16
 800347c:	d508      	bpl.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x224>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800347e:	494a      	ldr	r1, [pc, #296]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003480:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8003482:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003486:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 800348a:	4302      	orrs	r2, r0
 800348c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003490:	03db      	lsls	r3, r3, #15
 8003492:	d509      	bpl.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003494:	4a44      	ldr	r2, [pc, #272]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003496:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800349a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800349e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80034a2:	430b      	orrs	r3, r1
 80034a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 80034a8:	4630      	mov	r0, r6
 80034aa:	b003      	add	sp, #12
 80034ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      ret = HAL_ERROR;
 80034b0:	2601      	movs	r6, #1
 80034b2:	4637      	mov	r7, r6
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034b4:	0399      	lsls	r1, r3, #14
 80034b6:	f57f af1b 	bpl.w	80032f0 <HAL_RCCEx_PeriphCLKConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80034ba:	4b3b      	ldr	r3, [pc, #236]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80034bc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80034be:	00d2      	lsls	r2, r2, #3
 80034c0:	d559      	bpl.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x30a>
    FlagStatus       pwrclkchanged = RESET;
 80034c2:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034c6:	4d39      	ldr	r5, [pc, #228]	; (80035ac <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80034c8:	682b      	ldr	r3, [r5, #0]
 80034ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034ce:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80034d0:	f7fd fe8e 	bl	80011f0 <HAL_GetTick>
 80034d4:	4681      	mov	r9, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80034d6:	e005      	b.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x278>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034d8:	f7fd fe8a 	bl	80011f0 <HAL_GetTick>
 80034dc:	eba0 0009 	sub.w	r0, r0, r9
 80034e0:	2802      	cmp	r0, #2
 80034e2:	d854      	bhi.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x322>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80034e4:	682b      	ldr	r3, [r5, #0]
 80034e6:	05db      	lsls	r3, r3, #23
 80034e8:	d5f6      	bpl.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
    if(ret == HAL_OK)
 80034ea:	2f00      	cmp	r7, #0
 80034ec:	f040 80c9 	bne.w	8003682 <HAL_RCCEx_PeriphCLKConfig+0x416>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80034f0:	4b2d      	ldr	r3, [pc, #180]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80034f2:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 80034f6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80034fa:	f412 7240 	ands.w	r2, r2, #768	; 0x300
 80034fe:	d028      	beq.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
 8003500:	428a      	cmp	r2, r1
 8003502:	d026      	beq.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003504:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8003508:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800350c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003510:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003514:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003518:	f420 7540 	bic.w	r5, r0, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 800351c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003520:	07c0      	lsls	r0, r0, #31
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003522:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8003526:	f8c3 5090 	str.w	r5, [r3, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800352a:	d512      	bpl.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800352c:	461d      	mov	r5, r3
        tickstart = HAL_GetTick();
 800352e:	f7fd fe5f 	bl	80011f0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003532:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8003536:	4681      	mov	r9, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003538:	e005      	b.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x2da>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800353a:	f7fd fe59 	bl	80011f0 <HAL_GetTick>
 800353e:	eba0 0009 	sub.w	r0, r0, r9
 8003542:	42b8      	cmp	r0, r7
 8003544:	d823      	bhi.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x322>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003546:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 800354a:	0799      	lsls	r1, r3, #30
 800354c:	d5f5      	bpl.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 800354e:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003552:	4a15      	ldr	r2, [pc, #84]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003554:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003558:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800355c:	430b      	orrs	r3, r1
 800355e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    if(pwrclkchanged == SET)
 8003562:	f1b8 0f00 	cmp.w	r8, #0
 8003566:	d004      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x306>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003568:	4a0f      	ldr	r2, [pc, #60]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800356a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800356c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003570:	6593      	str	r3, [r2, #88]	; 0x58
 8003572:	6823      	ldr	r3, [r4, #0]
 8003574:	e6bc      	b.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0x84>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003576:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003578:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800357c:	659a      	str	r2, [r3, #88]	; 0x58
 800357e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003580:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003584:	9301      	str	r3, [sp, #4]
 8003586:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003588:	f04f 0801 	mov.w	r8, #1
 800358c:	e79b      	b.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x25a>
        ret = HAL_TIMEOUT;
 800358e:	2603      	movs	r6, #3
 8003590:	e7e7      	b.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003592:	68ca      	ldr	r2, [r1, #12]
 8003594:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003598:	60ca      	str	r2, [r1, #12]
 800359a:	e75b      	b.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800359c:	68ca      	ldr	r2, [r1, #12]
 800359e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80035a2:	60ca      	str	r2, [r1, #12]
 80035a4:	e730      	b.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80035a6:	bf00      	nop
 80035a8:	40021000 	.word	0x40021000
 80035ac:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035b0:	68ca      	ldr	r2, [r1, #12]
 80035b2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80035b6:	60ca      	str	r2, [r1, #12]
 80035b8:	e739      	b.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80035ba:	2102      	movs	r1, #2
 80035bc:	1d20      	adds	r0, r4, #4
 80035be:	f7ff fd49 	bl	8003054 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80035c2:	b368      	cbz	r0, 8003620 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
      if(ret != HAL_OK)
 80035c4:	4606      	mov	r6, r0
 80035c6:	6823      	ldr	r3, [r4, #0]
 80035c8:	e757      	b.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x20e>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80035ca:	2100      	movs	r1, #0
 80035cc:	f104 0020 	add.w	r0, r4, #32
 80035d0:	f7ff fdce 	bl	8003170 <RCCEx_PLLSAI2_Config>
 80035d4:	4607      	mov	r7, r0
 80035d6:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80035d8:	2f00      	cmp	r7, #0
 80035da:	f43f ae7d 	beq.w	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 80035de:	463e      	mov	r6, r7
 80035e0:	e768      	b.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x248>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80035e2:	4929      	ldr	r1, [pc, #164]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80035e4:	68ca      	ldr	r2, [r1, #12]
 80035e6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80035ea:	60ca      	str	r2, [r1, #12]
      break;
 80035ec:	4637      	mov	r7, r6
 80035ee:	e670      	b.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x66>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80035f0:	4825      	ldr	r0, [pc, #148]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80035f2:	68c2      	ldr	r2, [r0, #12]
 80035f4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80035f8:	60c2      	str	r2, [r0, #12]
 80035fa:	e64e      	b.n	800329a <HAL_RCCEx_PeriphCLKConfig+0x2e>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80035fc:	2100      	movs	r1, #0
 80035fe:	3020      	adds	r0, #32
 8003600:	f7ff fdb6 	bl	8003170 <RCCEx_PLLSAI2_Config>
 8003604:	4606      	mov	r6, r0
 8003606:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003608:	2e00      	cmp	r6, #0
 800360a:	f47f ae4f 	bne.w	80032ac <HAL_RCCEx_PeriphCLKConfig+0x40>
 800360e:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8003610:	e643      	b.n	800329a <HAL_RCCEx_PeriphCLKConfig+0x2e>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003612:	2102      	movs	r1, #2
 8003614:	f104 0020 	add.w	r0, r4, #32
 8003618:	f7ff fdaa 	bl	8003170 <RCCEx_PLLSAI2_Config>
      if(ret != HAL_OK)
 800361c:	2800      	cmp	r0, #0
 800361e:	d1d1      	bne.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x358>
 8003620:	6823      	ldr	r3, [r4, #0]
 8003622:	e72a      	b.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x20e>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003624:	2101      	movs	r1, #1
 8003626:	1d20      	adds	r0, r4, #4
 8003628:	f7ff fd14 	bl	8003054 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800362c:	b338      	cbz	r0, 800367e <HAL_RCCEx_PeriphCLKConfig+0x412>
 800362e:	4606      	mov	r6, r0
 8003630:	6823      	ldr	r3, [r4, #0]
 8003632:	e70f      	b.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003634:	2101      	movs	r1, #1
 8003636:	1d20      	adds	r0, r4, #4
 8003638:	f7ff fd0c 	bl	8003054 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 800363c:	b1e8      	cbz	r0, 800367a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800363e:	4606      	mov	r6, r0
 8003640:	6823      	ldr	r3, [r4, #0]
 8003642:	e6e1      	b.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003644:	2101      	movs	r1, #1
 8003646:	1d20      	adds	r0, r4, #4
 8003648:	f7ff fd04 	bl	8003054 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800364c:	b198      	cbz	r0, 8003676 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800364e:	4606      	mov	r6, r0
 8003650:	6823      	ldr	r3, [r4, #0]
 8003652:	e6ec      	b.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    switch(PeriphClkInit->Sai2ClockSelection)
 8003654:	2900      	cmp	r1, #0
 8003656:	f47f af2b 	bne.w	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x244>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800365a:	1d20      	adds	r0, r4, #4
 800365c:	f7ff fcfa 	bl	8003054 <RCCEx_PLLSAI1_Config>
 8003660:	6823      	ldr	r3, [r4, #0]
 8003662:	4607      	mov	r7, r0
      break;
 8003664:	e635      	b.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x66>
    switch(PeriphClkInit->Sai1ClockSelection)
 8003666:	b921      	cbnz	r1, 8003672 <HAL_RCCEx_PeriphCLKConfig+0x406>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003668:	3004      	adds	r0, #4
 800366a:	f7ff fcf3 	bl	8003054 <RCCEx_PLLSAI1_Config>
 800366e:	4606      	mov	r6, r0
      break;
 8003670:	e7c9      	b.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x39a>
      ret = HAL_ERROR;
 8003672:	2601      	movs	r6, #1
 8003674:	e61a      	b.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x40>
 8003676:	6823      	ldr	r3, [r4, #0]
 8003678:	e6d9      	b.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 800367a:	6823      	ldr	r3, [r4, #0]
 800367c:	e6c4      	b.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 800367e:	6823      	ldr	r3, [r4, #0]
 8003680:	e6e8      	b.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003682:	463e      	mov	r6, r7
 8003684:	e76d      	b.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
 8003686:	bf00      	nop
 8003688:	40021000 	.word	0x40021000

0800368c <HAL_SPI_Init>:
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800368c:	2800      	cmp	r0, #0
 800368e:	d06d      	beq.n	800376c <HAL_SPI_Init+0xe0>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003690:	f8d0 c024 	ldr.w	ip, [r0, #36]	; 0x24
{
 8003694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003698:	f1bc 0f00 	cmp.w	ip, #0
 800369c:	d059      	beq.n	8003752 <HAL_SPI_Init+0xc6>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800369e:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80036a0:	e9c0 3304 	strd	r3, r3, [r0, #16]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80036a4:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036a8:	2200      	movs	r2, #0
 80036aa:	4604      	mov	r4, r0
  if (hspi->State == HAL_SPI_STATE_RESET)
 80036ac:	f003 01ff 	and.w	r1, r3, #255	; 0xff
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036b0:	6282      	str	r2, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d05c      	beq.n	8003770 <HAL_SPI_Init+0xe4>
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80036b6:	6821      	ldr	r1, [r4, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036b8:	68e2      	ldr	r2, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 80036ba:	2302      	movs	r3, #2
 80036bc:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 80036c0:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036c2:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 80036c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036ca:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036cc:	d948      	bls.n	8003760 <HAL_SPI_Init+0xd4>
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80036ce:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 80036d2:	d15a      	bne.n	800378a <HAL_SPI_Init+0xfe>
 80036d4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80036d6:	2700      	movs	r7, #0
 80036d8:	f403 5000 	and.w	r0, r3, #8192	; 0x2000
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80036dc:	e9d4 3601 	ldrd	r3, r6, [r4, #4]
 80036e0:	6925      	ldr	r5, [r4, #16]
 80036e2:	f8d4 e018 	ldr.w	lr, [r4, #24]
 80036e6:	f406 4604 	and.w	r6, r6, #33792	; 0x8400
 80036ea:	f403 7382 	and.w	r3, r3, #260	; 0x104
 80036ee:	4333      	orrs	r3, r6
 80036f0:	f005 0502 	and.w	r5, r5, #2
 80036f4:	432b      	orrs	r3, r5
 80036f6:	6965      	ldr	r5, [r4, #20]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80036f8:	f402 6870 	and.w	r8, r2, #3840	; 0xf00
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80036fc:	f005 0501 	and.w	r5, r5, #1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003700:	6b62      	ldr	r2, [r4, #52]	; 0x34
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003702:	432b      	orrs	r3, r5
 8003704:	e9d4 6507 	ldrd	r6, r5, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003708:	f002 0208 	and.w	r2, r2, #8
 800370c:	ea42 0208 	orr.w	r2, r2, r8
 8003710:	ea4f 481e 	mov.w	r8, lr, lsr #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003714:	f40e 7e00 	and.w	lr, lr, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003718:	f008 0804 	and.w	r8, r8, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800371c:	ea43 030e 	orr.w	r3, r3, lr
 8003720:	f006 0638 	and.w	r6, r6, #56	; 0x38
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003724:	ea42 0208 	orr.w	r2, r2, r8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003728:	4333      	orrs	r3, r6
 800372a:	f005 0580 	and.w	r5, r5, #128	; 0x80
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800372e:	f00c 0c10 	and.w	ip, ip, #16
 8003732:	ea42 0c0c 	orr.w	ip, r2, ip
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003736:	432b      	orrs	r3, r5
 8003738:	4303      	orrs	r3, r0
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800373a:	2200      	movs	r2, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800373c:	ea4c 0707 	orr.w	r7, ip, r7
  hspi->State     = HAL_SPI_STATE_READY;
 8003740:	2501      	movs	r5, #1
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003742:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8003744:	4610      	mov	r0, r2
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003746:	604f      	str	r7, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003748:	6622      	str	r2, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800374a:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
}
 800374e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003752:	6843      	ldr	r3, [r0, #4]
 8003754:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003758:	d0a4      	beq.n	80036a4 <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800375a:	f8c0 c01c 	str.w	ip, [r0, #28]
 800375e:	e7a1      	b.n	80036a4 <HAL_SPI_Init+0x18>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003760:	d00d      	beq.n	800377e <HAL_SPI_Init+0xf2>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003762:	f44f 5780 	mov.w	r7, #4096	; 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003766:	2000      	movs	r0, #0
 8003768:	62a0      	str	r0, [r4, #40]	; 0x28
 800376a:	e7b7      	b.n	80036dc <HAL_SPI_Init+0x50>
    return HAL_ERROR;
 800376c:	2001      	movs	r0, #1
}
 800376e:	4770      	bx	lr
    hspi->Lock = HAL_UNLOCKED;
 8003770:	f880 105c 	strb.w	r1, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8003774:	f7fd fbac 	bl	8000ed0 <HAL_SPI_MspInit>
 8003778:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800377c:	e79b      	b.n	80036b6 <HAL_SPI_Init+0x2a>
 800377e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003780:	f44f 5780 	mov.w	r7, #4096	; 0x1000
 8003784:	f403 5000 	and.w	r0, r3, #8192	; 0x2000
 8003788:	e7a8      	b.n	80036dc <HAL_SPI_Init+0x50>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800378a:	2700      	movs	r7, #0
 800378c:	e7eb      	b.n	8003766 <HAL_SPI_Init+0xda>
 800378e:	bf00      	nop

08003790 <HAL_SPI_ErrorCallback>:
 8003790:	4770      	bx	lr
 8003792:	bf00      	nop

08003794 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003794:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
 8003796:	6801      	ldr	r1, [r0, #0]
 8003798:	684d      	ldr	r5, [r1, #4]
  uint32_t itflag   = hspi->Instance->SR;
 800379a:	688b      	ldr	r3, [r1, #8]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800379c:	f3c3 1480 	ubfx	r4, r3, #6, #1
{
 80037a0:	b085      	sub	sp, #20
 80037a2:	4602      	mov	r2, r0
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80037a4:	b954      	cbnz	r4, 80037bc <HAL_SPI_IRQHandler+0x28>
 80037a6:	f013 0f01 	tst.w	r3, #1
 80037aa:	d007      	beq.n	80037bc <HAL_SPI_IRQHandler+0x28>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80037ac:	f015 0f40 	tst.w	r5, #64	; 0x40
 80037b0:	d004      	beq.n	80037bc <HAL_SPI_IRQHandler+0x28>
  {
    hspi->RxISR(hspi);
 80037b2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
  }
}
 80037b4:	b005      	add	sp, #20
 80037b6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    hspi->TxISR(hspi);
 80037ba:	4718      	bx	r3
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80037bc:	0798      	lsls	r0, r3, #30
 80037be:	d507      	bpl.n	80037d0 <HAL_SPI_IRQHandler+0x3c>
 80037c0:	0628      	lsls	r0, r5, #24
 80037c2:	d505      	bpl.n	80037d0 <HAL_SPI_IRQHandler+0x3c>
    hspi->TxISR(hspi);
 80037c4:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80037c6:	4610      	mov	r0, r2
}
 80037c8:	b005      	add	sp, #20
 80037ca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    hspi->TxISR(hspi);
 80037ce:	4718      	bx	r3
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80037d0:	f3c3 1040 	ubfx	r0, r3, #5, #1
 80037d4:	2800      	cmp	r0, #0
 80037d6:	d13d      	bne.n	8003854 <HAL_SPI_IRQHandler+0xc0>
 80037d8:	2c00      	cmp	r4, #0
 80037da:	d04e      	beq.n	800387a <HAL_SPI_IRQHandler+0xe6>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80037dc:	06ac      	lsls	r4, r5, #26
 80037de:	d537      	bpl.n	8003850 <HAL_SPI_IRQHandler+0xbc>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80037e0:	f892 405d 	ldrb.w	r4, [r2, #93]	; 0x5d
 80037e4:	2c03      	cmp	r4, #3
 80037e6:	d05a      	beq.n	800389e <HAL_SPI_IRQHandler+0x10a>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80037e8:	6e14      	ldr	r4, [r2, #96]	; 0x60
 80037ea:	f044 0404 	orr.w	r4, r4, #4
 80037ee:	6614      	str	r4, [r2, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80037f0:	9000      	str	r0, [sp, #0]
 80037f2:	68c8      	ldr	r0, [r1, #12]
 80037f4:	9000      	str	r0, [sp, #0]
 80037f6:	6888      	ldr	r0, [r1, #8]
 80037f8:	9000      	str	r0, [sp, #0]
 80037fa:	9800      	ldr	r0, [sp, #0]
 80037fc:	f3c3 2300 	ubfx	r3, r3, #8, #1
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003800:	2b00      	cmp	r3, #0
 8003802:	d13e      	bne.n	8003882 <HAL_SPI_IRQHandler+0xee>
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003804:	6e13      	ldr	r3, [r2, #96]	; 0x60
 8003806:	b31b      	cbz	r3, 8003850 <HAL_SPI_IRQHandler+0xbc>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003808:	684b      	ldr	r3, [r1, #4]
 800380a:	4614      	mov	r4, r2
 800380c:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
      hspi->State = HAL_SPI_STATE_READY;
 8003810:	2201      	movs	r2, #1
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003812:	07ad      	lsls	r5, r5, #30
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003814:	604b      	str	r3, [r1, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8003816:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800381a:	d048      	beq.n	80038ae <HAL_SPI_IRQHandler+0x11a>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800381c:	684b      	ldr	r3, [r1, #4]
        if (hspi->hdmarx != NULL)
 800381e:	6da0      	ldr	r0, [r4, #88]	; 0x58
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003820:	f023 0303 	bic.w	r3, r3, #3
 8003824:	604b      	str	r3, [r1, #4]
        if (hspi->hdmarx != NULL)
 8003826:	b140      	cbz	r0, 800383a <HAL_SPI_IRQHandler+0xa6>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003828:	4b2a      	ldr	r3, [pc, #168]	; (80038d4 <HAL_SPI_IRQHandler+0x140>)
 800382a:	6383      	str	r3, [r0, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800382c:	f7fe fe1c 	bl	8002468 <HAL_DMA_Abort_IT>
 8003830:	b118      	cbz	r0, 800383a <HAL_SPI_IRQHandler+0xa6>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003832:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003834:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003838:	6623      	str	r3, [r4, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800383a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800383c:	b140      	cbz	r0, 8003850 <HAL_SPI_IRQHandler+0xbc>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800383e:	4b25      	ldr	r3, [pc, #148]	; (80038d4 <HAL_SPI_IRQHandler+0x140>)
 8003840:	6383      	str	r3, [r0, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003842:	f7fe fe11 	bl	8002468 <HAL_DMA_Abort_IT>
 8003846:	b118      	cbz	r0, 8003850 <HAL_SPI_IRQHandler+0xbc>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003848:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800384a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800384e:	6623      	str	r3, [r4, #96]	; 0x60
}
 8003850:	b005      	add	sp, #20
 8003852:	bd30      	pop	{r4, r5, pc}
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003854:	06a8      	lsls	r0, r5, #26
 8003856:	d5fb      	bpl.n	8003850 <HAL_SPI_IRQHandler+0xbc>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003858:	b9ec      	cbnz	r4, 8003896 <HAL_SPI_IRQHandler+0x102>
 800385a:	f3c3 2300 	ubfx	r3, r3, #8, #1
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800385e:	6e10      	ldr	r0, [r2, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003860:	2400      	movs	r4, #0
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003862:	f040 0001 	orr.w	r0, r0, #1
 8003866:	6610      	str	r0, [r2, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003868:	9402      	str	r4, [sp, #8]
 800386a:	6888      	ldr	r0, [r1, #8]
 800386c:	9002      	str	r0, [sp, #8]
 800386e:	6808      	ldr	r0, [r1, #0]
 8003870:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8003874:	6008      	str	r0, [r1, #0]
 8003876:	9802      	ldr	r0, [sp, #8]
 8003878:	e7c2      	b.n	8003800 <HAL_SPI_IRQHandler+0x6c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800387a:	05dc      	lsls	r4, r3, #23
 800387c:	d5e8      	bpl.n	8003850 <HAL_SPI_IRQHandler+0xbc>
 800387e:	06ab      	lsls	r3, r5, #26
 8003880:	d5e6      	bpl.n	8003850 <HAL_SPI_IRQHandler+0xbc>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003882:	6e13      	ldr	r3, [r2, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003884:	2000      	movs	r0, #0
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003886:	f043 0308 	orr.w	r3, r3, #8
 800388a:	6613      	str	r3, [r2, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800388c:	9003      	str	r0, [sp, #12]
 800388e:	688b      	ldr	r3, [r1, #8]
 8003890:	9303      	str	r3, [sp, #12]
 8003892:	9b03      	ldr	r3, [sp, #12]
 8003894:	e7b6      	b.n	8003804 <HAL_SPI_IRQHandler+0x70>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003896:	f892 005d 	ldrb.w	r0, [r2, #93]	; 0x5d
 800389a:	2803      	cmp	r0, #3
 800389c:	d10b      	bne.n	80038b6 <HAL_SPI_IRQHandler+0x122>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800389e:	2300      	movs	r3, #0
 80038a0:	9301      	str	r3, [sp, #4]
 80038a2:	68cb      	ldr	r3, [r1, #12]
 80038a4:	9301      	str	r3, [sp, #4]
 80038a6:	688b      	ldr	r3, [r1, #8]
 80038a8:	9301      	str	r3, [sp, #4]
 80038aa:	9b01      	ldr	r3, [sp, #4]
        return;
 80038ac:	e7d0      	b.n	8003850 <HAL_SPI_IRQHandler+0xbc>
        HAL_SPI_ErrorCallback(hspi);
 80038ae:	4620      	mov	r0, r4
 80038b0:	f7ff ff6e 	bl	8003790 <HAL_SPI_ErrorCallback>
 80038b4:	e7cc      	b.n	8003850 <HAL_SPI_IRQHandler+0xbc>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80038b6:	6e10      	ldr	r0, [r2, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80038b8:	2400      	movs	r4, #0
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80038ba:	f040 0004 	orr.w	r0, r0, #4
 80038be:	6610      	str	r0, [r2, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80038c0:	9400      	str	r4, [sp, #0]
 80038c2:	68c8      	ldr	r0, [r1, #12]
 80038c4:	9000      	str	r0, [sp, #0]
 80038c6:	6888      	ldr	r0, [r1, #8]
 80038c8:	9000      	str	r0, [sp, #0]
 80038ca:	f3c3 2300 	ubfx	r3, r3, #8, #1
 80038ce:	9800      	ldr	r0, [sp, #0]
 80038d0:	e7c5      	b.n	800385e <HAL_SPI_IRQHandler+0xca>
 80038d2:	bf00      	nop
 80038d4:	080038d9 	.word	0x080038d9

080038d8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80038d8:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80038da:	6a83      	ldr	r3, [r0, #40]	; 0x28
  hspi->RxXferCount = 0U;
 80038dc:	2200      	movs	r2, #0
 80038de:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80038e2:	4618      	mov	r0, r3
  hspi->TxXferCount = 0U;
 80038e4:	87da      	strh	r2, [r3, #62]	; 0x3e
  HAL_SPI_ErrorCallback(hspi);
 80038e6:	f7ff ff53 	bl	8003790 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80038ea:	bd08      	pop	{r3, pc}

080038ec <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038ec:	2800      	cmp	r0, #0
 80038ee:	f000 8086 	beq.w	80039fe <HAL_TIM_Base_Init+0x112>
{
 80038f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038f4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80038f8:	4604      	mov	r4, r0
 80038fa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80038fe:	b383      	cbz	r3, 8003962 <HAL_TIM_Base_Init+0x76>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003900:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003902:	4e48      	ldr	r6, [pc, #288]	; (8003a24 <HAL_TIM_Base_Init+0x138>)
 8003904:	69a5      	ldr	r5, [r4, #24]
 8003906:	68e0      	ldr	r0, [r4, #12]
 8003908:	6861      	ldr	r1, [r4, #4]
  htim->State = HAL_TIM_STATE_BUSY;
 800390a:	2302      	movs	r3, #2
 800390c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003910:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8003912:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003914:	d075      	beq.n	8003a02 <HAL_TIM_Base_Init+0x116>
 8003916:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800391a:	d056      	beq.n	80039ca <HAL_TIM_Base_Init+0xde>
 800391c:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8003920:	42b2      	cmp	r2, r6
 8003922:	d023      	beq.n	800396c <HAL_TIM_Base_Init+0x80>
 8003924:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003928:	42b2      	cmp	r2, r6
 800392a:	d01f      	beq.n	800396c <HAL_TIM_Base_Init+0x80>
 800392c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003930:	42b2      	cmp	r2, r6
 8003932:	d01b      	beq.n	800396c <HAL_TIM_Base_Init+0x80>
 8003934:	f506 3694 	add.w	r6, r6, #75776	; 0x12800
 8003938:	42b2      	cmp	r2, r6
 800393a:	d017      	beq.n	800396c <HAL_TIM_Base_Init+0x80>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800393c:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8003940:	42b2      	cmp	r2, r6
 8003942:	d06d      	beq.n	8003a20 <HAL_TIM_Base_Init+0x134>
 8003944:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003948:	42b2      	cmp	r2, r6
 800394a:	d069      	beq.n	8003a20 <HAL_TIM_Base_Init+0x134>
 800394c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003950:	42b2      	cmp	r2, r6
 8003952:	d065      	beq.n	8003a20 <HAL_TIM_Base_Init+0x134>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003954:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003958:	432b      	orrs	r3, r5

  TIMx->CR1 = tmpcr1;
 800395a:	6013      	str	r3, [r2, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800395c:	62d0      	str	r0, [r2, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800395e:	6291      	str	r1, [r2, #40]	; 0x28
 8003960:	e017      	b.n	8003992 <HAL_TIM_Base_Init+0xa6>
    htim->Lock = HAL_UNLOCKED;
 8003962:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003966:	f7fd faf1 	bl	8000f4c <HAL_TIM_Base_MspInit>
 800396a:	e7c9      	b.n	8003900 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 800396c:	68a6      	ldr	r6, [r4, #8]

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800396e:	4f2e      	ldr	r7, [pc, #184]	; (8003a28 <HAL_TIM_Base_Init+0x13c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003970:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003974:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003976:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003978:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800397c:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800397e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003982:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003984:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 8003986:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003988:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800398a:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800398c:	d12b      	bne.n	80039e6 <HAL_TIM_Base_Init+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800398e:	6963      	ldr	r3, [r4, #20]
 8003990:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003992:	2301      	movs	r3, #1
 8003994:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 8003996:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003998:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800399c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80039a0:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80039a4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80039a8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80039ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80039b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039b4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80039b8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80039bc:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80039c0:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80039c4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80039c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 80039ca:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039cc:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80039d2:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80039d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039d8:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039de:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80039e0:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039e2:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80039e4:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039e6:	4b11      	ldr	r3, [pc, #68]	; (8003a2c <HAL_TIM_Base_Init+0x140>)
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d0d0      	beq.n	800398e <HAL_TIM_Base_Init+0xa2>
 80039ec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d0cc      	beq.n	800398e <HAL_TIM_Base_Init+0xa2>
 80039f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d1ca      	bne.n	8003992 <HAL_TIM_Base_Init+0xa6>
 80039fc:	e7c7      	b.n	800398e <HAL_TIM_Base_Init+0xa2>
    return HAL_ERROR;
 80039fe:	2001      	movs	r0, #1
}
 8003a00:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8003a02:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a04:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003a0a:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a10:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a16:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8003a18:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a1a:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003a1c:	6291      	str	r1, [r2, #40]	; 0x28
 8003a1e:	e7b6      	b.n	800398e <HAL_TIM_Base_Init+0xa2>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a20:	6926      	ldr	r6, [r4, #16]
 8003a22:	e7f3      	b.n	8003a0c <HAL_TIM_Base_Init+0x120>
 8003a24:	40012c00 	.word	0x40012c00
 8003a28:	40013400 	.word	0x40013400
 8003a2c:	40014000 	.word	0x40014000

08003a30 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003a30:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d001      	beq.n	8003a3c <HAL_TIM_Base_Start+0xc>
    return HAL_ERROR;
 8003a38:	2001      	movs	r0, #1
 8003a3a:	4770      	bx	lr
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a3c:	6803      	ldr	r3, [r0, #0]
 8003a3e:	4a16      	ldr	r2, [pc, #88]	; (8003a98 <HAL_TIM_Base_Start+0x68>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003a40:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a42:	4293      	cmp	r3, r2
  htim->State = HAL_TIM_STATE_BUSY;
 8003a44:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a48:	d01c      	beq.n	8003a84 <HAL_TIM_Base_Start+0x54>
 8003a4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a4e:	d019      	beq.n	8003a84 <HAL_TIM_Base_Start+0x54>
 8003a50:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d015      	beq.n	8003a84 <HAL_TIM_Base_Start+0x54>
 8003a58:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d011      	beq.n	8003a84 <HAL_TIM_Base_Start+0x54>
 8003a60:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d00d      	beq.n	8003a84 <HAL_TIM_Base_Start+0x54>
 8003a68:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d009      	beq.n	8003a84 <HAL_TIM_Base_Start+0x54>
 8003a70:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d005      	beq.n	8003a84 <HAL_TIM_Base_Start+0x54>
    __HAL_TIM_ENABLE(htim);
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	f042 0201 	orr.w	r2, r2, #1
 8003a7e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003a80:	2000      	movs	r0, #0
 8003a82:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a84:	6899      	ldr	r1, [r3, #8]
 8003a86:	4a05      	ldr	r2, [pc, #20]	; (8003a9c <HAL_TIM_Base_Start+0x6c>)
 8003a88:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a8a:	2a06      	cmp	r2, #6
 8003a8c:	d002      	beq.n	8003a94 <HAL_TIM_Base_Start+0x64>
 8003a8e:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8003a92:	d1f1      	bne.n	8003a78 <HAL_TIM_Base_Start+0x48>
  return HAL_OK;
 8003a94:	2000      	movs	r0, #0
}
 8003a96:	4770      	bx	lr
 8003a98:	40012c00 	.word	0x40012c00
 8003a9c:	00010007 	.word	0x00010007

08003aa0 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003aa0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d001      	beq.n	8003aac <HAL_TIM_Base_Start_IT+0xc>
    return HAL_ERROR;
 8003aa8:	2001      	movs	r0, #1
 8003aaa:	4770      	bx	lr
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003aac:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003aae:	4918      	ldr	r1, [pc, #96]	; (8003b10 <HAL_TIM_Base_Start_IT+0x70>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003ab0:	2202      	movs	r2, #2
 8003ab2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ab6:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ab8:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003aba:	f042 0201 	orr.w	r2, r2, #1
 8003abe:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ac0:	d01b      	beq.n	8003afa <HAL_TIM_Base_Start_IT+0x5a>
 8003ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ac6:	d018      	beq.n	8003afa <HAL_TIM_Base_Start_IT+0x5a>
 8003ac8:	4a12      	ldr	r2, [pc, #72]	; (8003b14 <HAL_TIM_Base_Start_IT+0x74>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d015      	beq.n	8003afa <HAL_TIM_Base_Start_IT+0x5a>
 8003ace:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d011      	beq.n	8003afa <HAL_TIM_Base_Start_IT+0x5a>
 8003ad6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d00d      	beq.n	8003afa <HAL_TIM_Base_Start_IT+0x5a>
 8003ade:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d009      	beq.n	8003afa <HAL_TIM_Base_Start_IT+0x5a>
 8003ae6:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d005      	beq.n	8003afa <HAL_TIM_Base_Start_IT+0x5a>
    __HAL_TIM_ENABLE(htim);
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	f042 0201 	orr.w	r2, r2, #1
 8003af4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003af6:	2000      	movs	r0, #0
 8003af8:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003afa:	6899      	ldr	r1, [r3, #8]
 8003afc:	4a06      	ldr	r2, [pc, #24]	; (8003b18 <HAL_TIM_Base_Start_IT+0x78>)
 8003afe:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b00:	2a06      	cmp	r2, #6
 8003b02:	d002      	beq.n	8003b0a <HAL_TIM_Base_Start_IT+0x6a>
 8003b04:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8003b08:	d1f1      	bne.n	8003aee <HAL_TIM_Base_Start_IT+0x4e>
  return HAL_OK;
 8003b0a:	2000      	movs	r0, #0
}
 8003b0c:	4770      	bx	lr
 8003b0e:	bf00      	nop
 8003b10:	40012c00 	.word	0x40012c00
 8003b14:	40000400 	.word	0x40000400
 8003b18:	00010007 	.word	0x00010007

08003b1c <HAL_TIM_PWM_MspInit>:
 8003b1c:	4770      	bx	lr
 8003b1e:	bf00      	nop

08003b20 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003b20:	2800      	cmp	r0, #0
 8003b22:	f000 8086 	beq.w	8003c32 <HAL_TIM_PWM_Init+0x112>
{
 8003b26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8003b28:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003b2c:	4604      	mov	r4, r0
 8003b2e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003b32:	b383      	cbz	r3, 8003b96 <HAL_TIM_PWM_Init+0x76>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b34:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b36:	4e48      	ldr	r6, [pc, #288]	; (8003c58 <HAL_TIM_PWM_Init+0x138>)
 8003b38:	69a5      	ldr	r5, [r4, #24]
 8003b3a:	68e0      	ldr	r0, [r4, #12]
 8003b3c:	6861      	ldr	r1, [r4, #4]
  htim->State = HAL_TIM_STATE_BUSY;
 8003b3e:	2302      	movs	r3, #2
 8003b40:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b44:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8003b46:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b48:	d075      	beq.n	8003c36 <HAL_TIM_PWM_Init+0x116>
 8003b4a:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8003b4e:	d056      	beq.n	8003bfe <HAL_TIM_PWM_Init+0xde>
 8003b50:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8003b54:	42b2      	cmp	r2, r6
 8003b56:	d023      	beq.n	8003ba0 <HAL_TIM_PWM_Init+0x80>
 8003b58:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003b5c:	42b2      	cmp	r2, r6
 8003b5e:	d01f      	beq.n	8003ba0 <HAL_TIM_PWM_Init+0x80>
 8003b60:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003b64:	42b2      	cmp	r2, r6
 8003b66:	d01b      	beq.n	8003ba0 <HAL_TIM_PWM_Init+0x80>
 8003b68:	f506 3694 	add.w	r6, r6, #75776	; 0x12800
 8003b6c:	42b2      	cmp	r2, r6
 8003b6e:	d017      	beq.n	8003ba0 <HAL_TIM_PWM_Init+0x80>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b70:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8003b74:	42b2      	cmp	r2, r6
 8003b76:	d06d      	beq.n	8003c54 <HAL_TIM_PWM_Init+0x134>
 8003b78:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003b7c:	42b2      	cmp	r2, r6
 8003b7e:	d069      	beq.n	8003c54 <HAL_TIM_PWM_Init+0x134>
 8003b80:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003b84:	42b2      	cmp	r2, r6
 8003b86:	d065      	beq.n	8003c54 <HAL_TIM_PWM_Init+0x134>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b8c:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8003b8e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b90:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003b92:	6291      	str	r1, [r2, #40]	; 0x28
 8003b94:	e017      	b.n	8003bc6 <HAL_TIM_PWM_Init+0xa6>
    htim->Lock = HAL_UNLOCKED;
 8003b96:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003b9a:	f7ff ffbf 	bl	8003b1c <HAL_TIM_PWM_MspInit>
 8003b9e:	e7c9      	b.n	8003b34 <HAL_TIM_PWM_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8003ba0:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ba2:	4f2e      	ldr	r7, [pc, #184]	; (8003c5c <HAL_TIM_PWM_Init+0x13c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ba4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003ba8:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003baa:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003bac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003bb0:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003bb2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bb6:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003bb8:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 8003bba:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bbc:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003bbe:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003bc0:	d12b      	bne.n	8003c1a <HAL_TIM_PWM_Init+0xfa>
    TIMx->RCR = Structure->RepetitionCounter;
 8003bc2:	6963      	ldr	r3, [r4, #20]
 8003bc4:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 8003bca:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bcc:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bd0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003bd4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003bd8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003bdc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003be0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003be4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003be8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003bec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003bf0:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8003bf4:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003bf8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8003bfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8003bfe:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c00:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003c06:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c0c:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c12:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8003c14:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c16:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003c18:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c1a:	4b11      	ldr	r3, [pc, #68]	; (8003c60 <HAL_TIM_PWM_Init+0x140>)
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d0d0      	beq.n	8003bc2 <HAL_TIM_PWM_Init+0xa2>
 8003c20:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d0cc      	beq.n	8003bc2 <HAL_TIM_PWM_Init+0xa2>
 8003c28:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d1ca      	bne.n	8003bc6 <HAL_TIM_PWM_Init+0xa6>
 8003c30:	e7c7      	b.n	8003bc2 <HAL_TIM_PWM_Init+0xa2>
    return HAL_ERROR;
 8003c32:	2001      	movs	r0, #1
}
 8003c34:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8003c36:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c38:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003c3e:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c44:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c4a:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8003c4c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c4e:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003c50:	6291      	str	r1, [r2, #40]	; 0x28
 8003c52:	e7b6      	b.n	8003bc2 <HAL_TIM_PWM_Init+0xa2>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c54:	6926      	ldr	r6, [r4, #16]
 8003c56:	e7f3      	b.n	8003c40 <HAL_TIM_PWM_Init+0x120>
 8003c58:	40012c00 	.word	0x40012c00
 8003c5c:	40013400 	.word	0x40013400
 8003c60:	40014000 	.word	0x40014000

08003c64 <HAL_TIM_PWM_Start>:
 8003c64:	2900      	cmp	r1, #0
 8003c66:	d150      	bne.n	8003d0a <HAL_TIM_PWM_Start+0xa6>
 8003c68:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d160      	bne.n	8003d32 <HAL_TIM_PWM_Start+0xce>
 8003c70:	2302      	movs	r3, #2
 8003c72:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 8003c76:	6803      	ldr	r3, [r0, #0]
 8003c78:	2201      	movs	r2, #1
 8003c7a:	6a18      	ldr	r0, [r3, #32]
 8003c7c:	f001 011f 	and.w	r1, r1, #31
 8003c80:	fa02 f101 	lsl.w	r1, r2, r1
 8003c84:	ea20 0001 	bic.w	r0, r0, r1
 8003c88:	b410      	push	{r4}
 8003c8a:	6218      	str	r0, [r3, #32]
 8003c8c:	6a1a      	ldr	r2, [r3, #32]
 8003c8e:	4c3c      	ldr	r4, [pc, #240]	; (8003d80 <HAL_TIM_PWM_Start+0x11c>)
 8003c90:	4311      	orrs	r1, r2
 8003c92:	42a3      	cmp	r3, r4
 8003c94:	6219      	str	r1, [r3, #32]
 8003c96:	d05a      	beq.n	8003d4e <HAL_TIM_PWM_Start+0xea>
 8003c98:	4a3a      	ldr	r2, [pc, #232]	; (8003d84 <HAL_TIM_PWM_Start+0x120>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d00b      	beq.n	8003cb6 <HAL_TIM_PWM_Start+0x52>
 8003c9e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d007      	beq.n	8003cb6 <HAL_TIM_PWM_Start+0x52>
 8003ca6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d003      	beq.n	8003cb6 <HAL_TIM_PWM_Start+0x52>
 8003cae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d103      	bne.n	8003cbe <HAL_TIM_PWM_Start+0x5a>
 8003cb6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cb8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003cbc:	645a      	str	r2, [r3, #68]	; 0x44
 8003cbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cc2:	d012      	beq.n	8003cea <HAL_TIM_PWM_Start+0x86>
 8003cc4:	4a30      	ldr	r2, [pc, #192]	; (8003d88 <HAL_TIM_PWM_Start+0x124>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d00f      	beq.n	8003cea <HAL_TIM_PWM_Start+0x86>
 8003cca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d00b      	beq.n	8003cea <HAL_TIM_PWM_Start+0x86>
 8003cd2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d007      	beq.n	8003cea <HAL_TIM_PWM_Start+0x86>
 8003cda:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d003      	beq.n	8003cea <HAL_TIM_PWM_Start+0x86>
 8003ce2:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d107      	bne.n	8003cfa <HAL_TIM_PWM_Start+0x96>
 8003cea:	6899      	ldr	r1, [r3, #8]
 8003cec:	4a27      	ldr	r2, [pc, #156]	; (8003d8c <HAL_TIM_PWM_Start+0x128>)
 8003cee:	400a      	ands	r2, r1
 8003cf0:	2a06      	cmp	r2, #6
 8003cf2:	d020      	beq.n	8003d36 <HAL_TIM_PWM_Start+0xd2>
 8003cf4:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8003cf8:	d01d      	beq.n	8003d36 <HAL_TIM_PWM_Start+0xd2>
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d00:	f042 0201 	orr.w	r2, r2, #1
 8003d04:	2000      	movs	r0, #0
 8003d06:	601a      	str	r2, [r3, #0]
 8003d08:	4770      	bx	lr
 8003d0a:	2904      	cmp	r1, #4
 8003d0c:	d017      	beq.n	8003d3e <HAL_TIM_PWM_Start+0xda>
 8003d0e:	2908      	cmp	r1, #8
 8003d10:	d022      	beq.n	8003d58 <HAL_TIM_PWM_Start+0xf4>
 8003d12:	290c      	cmp	r1, #12
 8003d14:	d009      	beq.n	8003d2a <HAL_TIM_PWM_Start+0xc6>
 8003d16:	2910      	cmp	r1, #16
 8003d18:	d02a      	beq.n	8003d70 <HAL_TIM_PWM_Start+0x10c>
 8003d1a:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 8003d1e:	2b01      	cmp	r3, #1
 8003d20:	d107      	bne.n	8003d32 <HAL_TIM_PWM_Start+0xce>
 8003d22:	2302      	movs	r3, #2
 8003d24:	f880 3043 	strb.w	r3, [r0, #67]	; 0x43
 8003d28:	e7a5      	b.n	8003c76 <HAL_TIM_PWM_Start+0x12>
 8003d2a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d01a      	beq.n	8003d68 <HAL_TIM_PWM_Start+0x104>
 8003d32:	2001      	movs	r0, #1
 8003d34:	4770      	bx	lr
 8003d36:	2000      	movs	r0, #0
 8003d38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d3c:	4770      	bx	lr
 8003d3e:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d1f5      	bne.n	8003d32 <HAL_TIM_PWM_Start+0xce>
 8003d46:	2302      	movs	r3, #2
 8003d48:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 8003d4c:	e793      	b.n	8003c76 <HAL_TIM_PWM_Start+0x12>
 8003d4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d50:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d54:	645a      	str	r2, [r3, #68]	; 0x44
 8003d56:	e7c8      	b.n	8003cea <HAL_TIM_PWM_Start+0x86>
 8003d58:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d1e8      	bne.n	8003d32 <HAL_TIM_PWM_Start+0xce>
 8003d60:	2302      	movs	r3, #2
 8003d62:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8003d66:	e786      	b.n	8003c76 <HAL_TIM_PWM_Start+0x12>
 8003d68:	2302      	movs	r3, #2
 8003d6a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 8003d6e:	e782      	b.n	8003c76 <HAL_TIM_PWM_Start+0x12>
 8003d70:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d1dc      	bne.n	8003d32 <HAL_TIM_PWM_Start+0xce>
 8003d78:	2302      	movs	r3, #2
 8003d7a:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
 8003d7e:	e77a      	b.n	8003c76 <HAL_TIM_PWM_Start+0x12>
 8003d80:	40012c00 	.word	0x40012c00
 8003d84:	40013400 	.word	0x40013400
 8003d88:	40000400 	.word	0x40000400
 8003d8c:	00010007 	.word	0x00010007

08003d90 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8003d90:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	f000 81c1 	beq.w	800411c <HAL_TIM_PWM_ConfigChannel+0x38c>
 8003d9a:	2301      	movs	r3, #1
{
 8003d9c:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(htim);
 8003d9e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8003da2:	2a14      	cmp	r2, #20
 8003da4:	d854      	bhi.n	8003e50 <HAL_TIM_PWM_ConfigChannel+0xc0>
 8003da6:	e8df f012 	tbh	[pc, r2, lsl #1]
 8003daa:	0015      	.short	0x0015
 8003dac:	00530053 	.word	0x00530053
 8003db0:	009e0053 	.word	0x009e0053
 8003db4:	00530053 	.word	0x00530053
 8003db8:	01730053 	.word	0x01730053
 8003dbc:	00530053 	.word	0x00530053
 8003dc0:	00e70053 	.word	0x00e70053
 8003dc4:	00530053 	.word	0x00530053
 8003dc8:	012c0053 	.word	0x012c0053
 8003dcc:	00530053 	.word	0x00530053
 8003dd0:	00590053 	.word	0x00590053
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003dd4:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003dd6:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dda:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8003ddc:	680f      	ldr	r7, [r1, #0]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003dde:	4eab      	ldr	r6, [pc, #684]	; (800408c <HAL_TIM_PWM_ConfigChannel+0x2fc>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003de0:	f025 0501 	bic.w	r5, r5, #1
 8003de4:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8003de6:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003de8:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8003dea:	699c      	ldr	r4, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003dec:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC1P;
 8003df0:	f022 0202 	bic.w	r2, r2, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003df4:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003df8:	42b3      	cmp	r3, r6
  tmpccer |= OC_Config->OCPolarity;
 8003dfa:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmrx |= OC_Config->OCMode;
 8003dfe:	ea44 0407 	orr.w	r4, r4, r7
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003e02:	d008      	beq.n	8003e16 <HAL_TIM_PWM_ConfigChannel+0x86>
 8003e04:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8003e08:	42b3      	cmp	r3, r6
 8003e0a:	d004      	beq.n	8003e16 <HAL_TIM_PWM_ConfigChannel+0x86>
 8003e0c:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8003e10:	42b3      	cmp	r3, r6
 8003e12:	f040 8195 	bne.w	8004140 <HAL_TIM_PWM_ConfigChannel+0x3b0>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e16:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8003e18:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003e1c:	4332      	orrs	r2, r6
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e1e:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e22:	f425 7540 	bic.w	r5, r5, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e26:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC1NE;
 8003e28:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e2c:	4335      	orrs	r5, r6

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e2e:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003e30:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003e32:	619c      	str	r4, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8003e34:	635e      	str	r6, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e36:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e38:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003e3a:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e3c:	f044 0408 	orr.w	r4, r4, #8
 8003e40:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003e42:	6999      	ldr	r1, [r3, #24]
 8003e44:	f021 0104 	bic.w	r1, r1, #4
 8003e48:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003e4a:	699a      	ldr	r2, [r3, #24]
 8003e4c:	432a      	orrs	r2, r5
 8003e4e:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8003e50:	2300      	movs	r3, #0
 8003e52:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8003e56:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8003e58:	4618      	mov	r0, r3
}
 8003e5a:	4770      	bx	lr
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003e5c:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003e5e:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003e62:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e64:	680f      	ldr	r7, [r1, #0]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e66:	4e89      	ldr	r6, [pc, #548]	; (800408c <HAL_TIM_PWM_ConfigChannel+0x2fc>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003e68:	f425 1580 	bic.w	r5, r5, #1048576	; 0x100000
 8003e6c:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8003e6e:	6a1c      	ldr	r4, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003e70:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8003e72:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003e74:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003e78:	f424 1400 	bic.w	r4, r4, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003e7c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e80:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003e82:	ea44 540c 	orr.w	r4, r4, ip, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e86:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e8a:	d00f      	beq.n	8003eac <HAL_TIM_PWM_ConfigChannel+0x11c>
 8003e8c:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8003e90:	42b3      	cmp	r3, r6
 8003e92:	d00b      	beq.n	8003eac <HAL_TIM_PWM_ConfigChannel+0x11c>
 8003e94:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8003e98:	42b3      	cmp	r3, r6
 8003e9a:	d007      	beq.n	8003eac <HAL_TIM_PWM_ConfigChannel+0x11c>
 8003e9c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003ea0:	42b3      	cmp	r3, r6
 8003ea2:	d003      	beq.n	8003eac <HAL_TIM_PWM_ConfigChannel+0x11c>
 8003ea4:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003ea8:	42b3      	cmp	r3, r6
 8003eaa:	d104      	bne.n	8003eb6 <HAL_TIM_PWM_ConfigChannel+0x126>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003eac:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003eae:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003eb2:	ea45 2586 	orr.w	r5, r5, r6, lsl #10

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003eb6:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003eb8:	605d      	str	r5, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8003eba:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 8003ebc:	65de      	str	r6, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ebe:	621c      	str	r4, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003ec0:	6d5c      	ldr	r4, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003ec2:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003ec4:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 8003ec8:	655c      	str	r4, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003eca:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003ecc:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8003ed0:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003ed2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003ed4:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8003ed8:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(htim);
 8003eda:	2300      	movs	r3, #0
 8003edc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8003ee0:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8003ee2:	4618      	mov	r0, r3
}
 8003ee4:	4770      	bx	lr
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ee6:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ee8:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003eec:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003eee:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ef0:	4e66      	ldr	r6, [pc, #408]	; (800408c <HAL_TIM_PWM_ConfigChannel+0x2fc>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ef2:	f025 0510 	bic.w	r5, r5, #16
 8003ef6:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8003ef8:	6a1c      	ldr	r4, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003efa:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8003efc:	699a      	ldr	r2, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003efe:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC2P;
 8003f02:	f024 0420 	bic.w	r4, r4, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003f06:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f0a:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003f0c:	ea44 140c 	orr.w	r4, r4, ip, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f10:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f14:	f000 8104 	beq.w	8004120 <HAL_TIM_PWM_ConfigChannel+0x390>
 8003f18:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8003f1c:	42b3      	cmp	r3, r6
 8003f1e:	f000 80ff 	beq.w	8004120 <HAL_TIM_PWM_ConfigChannel+0x390>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f22:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8003f26:	42b3      	cmp	r3, r6
 8003f28:	d007      	beq.n	8003f3a <HAL_TIM_PWM_ConfigChannel+0x1aa>
 8003f2a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003f2e:	42b3      	cmp	r3, r6
 8003f30:	d003      	beq.n	8003f3a <HAL_TIM_PWM_ConfigChannel+0x1aa>
 8003f32:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003f36:	42b3      	cmp	r3, r6
 8003f38:	d106      	bne.n	8003f48 <HAL_TIM_PWM_ConfigChannel+0x1b8>
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f3a:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f3e:	f425 6540 	bic.w	r5, r5, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f42:	433e      	orrs	r6, r7
 8003f44:	ea45 0586 	orr.w	r5, r5, r6, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8003f48:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003f4a:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003f4c:	619a      	str	r2, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003f4e:	639e      	str	r6, [r3, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8003f50:	621c      	str	r4, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f52:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f54:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f56:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 8003f5a:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003f5c:	6999      	ldr	r1, [r3, #24]
 8003f5e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8003f62:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f64:	699a      	ldr	r2, [r3, #24]
 8003f66:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8003f6a:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8003f72:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8003f74:	4618      	mov	r0, r3
}
 8003f76:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003f78:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003f7a:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003f7e:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f80:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f82:	4e42      	ldr	r6, [pc, #264]	; (800408c <HAL_TIM_PWM_ConfigChannel+0x2fc>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003f84:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 8003f88:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8003f8a:	6a1c      	ldr	r4, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003f8c:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8003f8e:	69da      	ldr	r2, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003f90:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC4P;
 8003f94:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003f98:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f9c:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003f9e:	ea44 340c 	orr.w	r4, r4, ip, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fa2:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fa6:	d00f      	beq.n	8003fc8 <HAL_TIM_PWM_ConfigChannel+0x238>
 8003fa8:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8003fac:	42b3      	cmp	r3, r6
 8003fae:	d00b      	beq.n	8003fc8 <HAL_TIM_PWM_ConfigChannel+0x238>
 8003fb0:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8003fb4:	42b3      	cmp	r3, r6
 8003fb6:	d007      	beq.n	8003fc8 <HAL_TIM_PWM_ConfigChannel+0x238>
 8003fb8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003fbc:	42b3      	cmp	r3, r6
 8003fbe:	d003      	beq.n	8003fc8 <HAL_TIM_PWM_ConfigChannel+0x238>
 8003fc0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003fc4:	42b3      	cmp	r3, r6
 8003fc6:	d104      	bne.n	8003fd2 <HAL_TIM_PWM_ConfigChannel+0x242>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003fc8:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003fca:	f425 4580 	bic.w	r5, r5, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003fce:	ea45 1586 	orr.w	r5, r5, r6, lsl #6
  TIMx->CCR4 = OC_Config->Pulse;
 8003fd2:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003fd4:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003fd6:	61da      	str	r2, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8003fd8:	641e      	str	r6, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8003fda:	621c      	str	r4, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003fdc:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003fde:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003fe0:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 8003fe4:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003fe6:	69d9      	ldr	r1, [r3, #28]
 8003fe8:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8003fec:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003fee:	69da      	ldr	r2, [r3, #28]
 8003ff0:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8003ff4:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8003ffc:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8003ffe:	4618      	mov	r0, r3
}
 8004000:	4770      	bx	lr
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004002:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004004:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004008:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 800400a:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800400c:	4e1f      	ldr	r6, [pc, #124]	; (800408c <HAL_TIM_PWM_ConfigChannel+0x2fc>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800400e:	f425 3580 	bic.w	r5, r5, #65536	; 0x10000
 8004012:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8004014:	6a1c      	ldr	r4, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004016:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8004018:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800401a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 800401e:	f424 3400 	bic.w	r4, r4, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004022:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004026:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004028:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 800402c:	ea42 0207 	orr.w	r2, r2, r7
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004030:	d00f      	beq.n	8004052 <HAL_TIM_PWM_ConfigChannel+0x2c2>
 8004032:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8004036:	42b3      	cmp	r3, r6
 8004038:	d00b      	beq.n	8004052 <HAL_TIM_PWM_ConfigChannel+0x2c2>
 800403a:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 800403e:	42b3      	cmp	r3, r6
 8004040:	d007      	beq.n	8004052 <HAL_TIM_PWM_ConfigChannel+0x2c2>
 8004042:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004046:	42b3      	cmp	r3, r6
 8004048:	d003      	beq.n	8004052 <HAL_TIM_PWM_ConfigChannel+0x2c2>
 800404a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800404e:	42b3      	cmp	r3, r6
 8004050:	d104      	bne.n	800405c <HAL_TIM_PWM_ConfigChannel+0x2cc>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004052:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004054:	f425 3580 	bic.w	r5, r5, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004058:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
  TIMx->CCR5 = OC_Config->Pulse;
 800405c:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800405e:	605d      	str	r5, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8004060:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 8004062:	659e      	str	r6, [r3, #88]	; 0x58
  TIMx->CCER = tmpccer;
 8004064:	621c      	str	r4, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004066:	6d5c      	ldr	r4, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004068:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800406a:	f044 0408 	orr.w	r4, r4, #8
 800406e:	655c      	str	r4, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004070:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004072:	f021 0104 	bic.w	r1, r1, #4
 8004076:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004078:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800407a:	432a      	orrs	r2, r5
 800407c:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(htim);
 800407e:	2300      	movs	r3, #0
 8004080:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8004084:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8004086:	4618      	mov	r0, r3
}
 8004088:	4770      	bx	lr
 800408a:	bf00      	nop
 800408c:	40012c00 	.word	0x40012c00
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004090:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004092:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004096:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8004098:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800409a:	4e2f      	ldr	r6, [pc, #188]	; (8004158 <HAL_TIM_PWM_ConfigChannel+0x3c8>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800409c:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 80040a0:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 80040a2:	6a1c      	ldr	r4, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80040a4:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80040a6:	69da      	ldr	r2, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80040a8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC3P;
 80040ac:	f424 7400 	bic.w	r4, r4, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80040b0:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80040b4:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80040b6:	ea44 240c 	orr.w	r4, r4, ip, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 80040ba:	ea42 0207 	orr.w	r2, r2, r7
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80040be:	d037      	beq.n	8004130 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 80040c0:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80040c4:	42b3      	cmp	r3, r6
 80040c6:	d033      	beq.n	8004130 <HAL_TIM_PWM_ConfigChannel+0x3a0>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040c8:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80040cc:	42b3      	cmp	r3, r6
 80040ce:	d007      	beq.n	80040e0 <HAL_TIM_PWM_ConfigChannel+0x350>
 80040d0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80040d4:	42b3      	cmp	r3, r6
 80040d6:	d003      	beq.n	80040e0 <HAL_TIM_PWM_ConfigChannel+0x350>
 80040d8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80040dc:	42b3      	cmp	r3, r6
 80040de:	d106      	bne.n	80040ee <HAL_TIM_PWM_ConfigChannel+0x35e>
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80040e0:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80040e4:	f425 5540 	bic.w	r5, r5, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80040e8:	433e      	orrs	r6, r7
 80040ea:	ea45 1506 	orr.w	r5, r5, r6, lsl #4
  TIMx->CCR3 = OC_Config->Pulse;
 80040ee:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80040f0:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 80040f2:	61da      	str	r2, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80040f4:	63de      	str	r6, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 80040f6:	621c      	str	r4, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80040f8:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80040fa:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80040fc:	f044 0408 	orr.w	r4, r4, #8
 8004100:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004102:	69d9      	ldr	r1, [r3, #28]
 8004104:	f021 0104 	bic.w	r1, r1, #4
 8004108:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800410a:	69da      	ldr	r2, [r3, #28]
 800410c:	432a      	orrs	r2, r5
 800410e:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8004110:	2300      	movs	r3, #0
 8004112:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8004116:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8004118:	4618      	mov	r0, r3
}
 800411a:	4770      	bx	lr
  __HAL_LOCK(htim);
 800411c:	2002      	movs	r0, #2
}
 800411e:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004120:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004122:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004126:	ea44 1406 	orr.w	r4, r4, r6, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800412a:	f024 0440 	bic.w	r4, r4, #64	; 0x40
 800412e:	e704      	b.n	8003f3a <HAL_TIM_PWM_ConfigChannel+0x1aa>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004130:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8004132:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004136:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 800413a:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 800413e:	e7cf      	b.n	80040e0 <HAL_TIM_PWM_ConfigChannel+0x350>
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004140:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004144:	42b3      	cmp	r3, r6
 8004146:	f43f ae66 	beq.w	8003e16 <HAL_TIM_PWM_ConfigChannel+0x86>
 800414a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800414e:	42b3      	cmp	r3, r6
 8004150:	f47f ae6d 	bne.w	8003e2e <HAL_TIM_PWM_ConfigChannel+0x9e>
 8004154:	e65f      	b.n	8003e16 <HAL_TIM_PWM_ConfigChannel+0x86>
 8004156:	bf00      	nop
 8004158:	40012c00 	.word	0x40012c00

0800415c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800415c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004160:	2b01      	cmp	r3, #1
 8004162:	d05a      	beq.n	800421a <HAL_TIM_ConfigClockSource+0xbe>
  htim->State = HAL_TIM_STATE_BUSY;
 8004164:	2202      	movs	r2, #2
  tmpsmcr = htim->Instance->SMCR;
 8004166:	6803      	ldr	r3, [r0, #0]
{
 8004168:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 800416a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800416e:	689d      	ldr	r5, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8004170:	680a      	ldr	r2, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004172:	4c4d      	ldr	r4, [pc, #308]	; (80042a8 <HAL_TIM_ConfigClockSource+0x14c>)
  switch (sClockSourceConfig->ClockSource)
 8004174:	2a40      	cmp	r2, #64	; 0x40
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004176:	ea04 0405 	and.w	r4, r4, r5
  __HAL_LOCK(htim);
 800417a:	f04f 0501 	mov.w	r5, #1
 800417e:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  htim->Instance->SMCR = tmpsmcr;
 8004182:	609c      	str	r4, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8004184:	d074      	beq.n	8004270 <HAL_TIM_ConfigClockSource+0x114>
 8004186:	d94a      	bls.n	800421e <HAL_TIM_ConfigClockSource+0xc2>
 8004188:	2a60      	cmp	r2, #96	; 0x60
 800418a:	d02d      	beq.n	80041e8 <HAL_TIM_ConfigClockSource+0x8c>
 800418c:	d956      	bls.n	800423c <HAL_TIM_ConfigClockSource+0xe0>
 800418e:	2a70      	cmp	r2, #112	; 0x70
 8004190:	d01a      	beq.n	80041c8 <HAL_TIM_ConfigClockSource+0x6c>
 8004192:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8004196:	d10e      	bne.n	80041b6 <HAL_TIM_ConfigClockSource+0x5a>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004198:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
 800419c:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 800419e:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041a0:	432a      	orrs	r2, r5
 80041a2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041a6:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041aa:	430a      	orrs	r2, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041ac:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80041ae:	689a      	ldr	r2, [r3, #8]
 80041b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80041b4:	609a      	str	r2, [r3, #8]
  __HAL_UNLOCK(htim);
 80041b6:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80041b8:	2201      	movs	r2, #1
 80041ba:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80041be:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 80041c2:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 80041c4:	4618      	mov	r0, r3
}
 80041c6:	4770      	bx	lr
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041c8:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
 80041cc:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 80041ce:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041d0:	432a      	orrs	r2, r5
 80041d2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041d6:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041da:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 80041dc:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 80041de:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041e0:	f042 0277 	orr.w	r2, r2, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80041e4:	609a      	str	r2, [r3, #8]
      break;
 80041e6:	e7e6      	b.n	80041b6 <HAL_TIM_ConfigClockSource+0x5a>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041e8:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80041ea:	684d      	ldr	r5, [r1, #4]
 80041ec:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041ee:	f024 0410 	bic.w	r4, r4, #16
 80041f2:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041f4:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80041f6:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80041f8:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80041fc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8004200:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004204:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8004208:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800420a:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 800420c:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800420e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004212:	f042 0267 	orr.w	r2, r2, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8004216:	609a      	str	r2, [r3, #8]
 8004218:	e7cd      	b.n	80041b6 <HAL_TIM_ConfigClockSource+0x5a>
  __HAL_LOCK(htim);
 800421a:	2002      	movs	r0, #2
}
 800421c:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800421e:	2a10      	cmp	r2, #16
 8004220:	d004      	beq.n	800422c <HAL_TIM_ConfigClockSource+0xd0>
 8004222:	d93d      	bls.n	80042a0 <HAL_TIM_ConfigClockSource+0x144>
 8004224:	2a20      	cmp	r2, #32
 8004226:	d001      	beq.n	800422c <HAL_TIM_ConfigClockSource+0xd0>
 8004228:	2a30      	cmp	r2, #48	; 0x30
 800422a:	d1c4      	bne.n	80041b6 <HAL_TIM_ConfigClockSource+0x5a>
  tmpsmcr = TIMx->SMCR;
 800422c:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800422e:	f042 0207 	orr.w	r2, r2, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8004232:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004236:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 8004238:	609a      	str	r2, [r3, #8]
 800423a:	e7bc      	b.n	80041b6 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 800423c:	2a50      	cmp	r2, #80	; 0x50
 800423e:	d1ba      	bne.n	80041b6 <HAL_TIM_ConfigClockSource+0x5a>
  tmpccer = TIMx->CCER;
 8004240:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004242:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004244:	684c      	ldr	r4, [r1, #4]
 8004246:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004248:	f026 0601 	bic.w	r6, r6, #1
 800424c:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800424e:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004250:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004254:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004258:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 800425c:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800425e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004260:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8004262:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004264:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004268:	f042 0257 	orr.w	r2, r2, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800426c:	609a      	str	r2, [r3, #8]
 800426e:	e7a2      	b.n	80041b6 <HAL_TIM_ConfigClockSource+0x5a>
  tmpccer = TIMx->CCER;
 8004270:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004272:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004274:	684c      	ldr	r4, [r1, #4]
 8004276:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004278:	f026 0601 	bic.w	r6, r6, #1
 800427c:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800427e:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004280:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004284:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004288:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 800428c:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800428e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004290:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8004292:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004294:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004298:	f042 0247 	orr.w	r2, r2, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800429c:	609a      	str	r2, [r3, #8]
 800429e:	e78a      	b.n	80041b6 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 80042a0:	2a00      	cmp	r2, #0
 80042a2:	d0c3      	beq.n	800422c <HAL_TIM_ConfigClockSource+0xd0>
 80042a4:	e787      	b.n	80041b6 <HAL_TIM_ConfigClockSource+0x5a>
 80042a6:	bf00      	nop
 80042a8:	fffe0088 	.word	0xfffe0088

080042ac <HAL_TIM_OC_DelayElapsedCallback>:
 80042ac:	4770      	bx	lr
 80042ae:	bf00      	nop

080042b0 <HAL_TIM_IC_CaptureCallback>:
 80042b0:	4770      	bx	lr
 80042b2:	bf00      	nop

080042b4 <HAL_TIM_PWM_PulseFinishedCallback>:
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop

080042b8 <HAL_TIM_TriggerCallback>:
 80042b8:	4770      	bx	lr
 80042ba:	bf00      	nop

080042bc <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80042bc:	6803      	ldr	r3, [r0, #0]
 80042be:	691a      	ldr	r2, [r3, #16]
 80042c0:	0791      	lsls	r1, r2, #30
{
 80042c2:	b510      	push	{r4, lr}
 80042c4:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80042c6:	d502      	bpl.n	80042ce <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80042c8:	68da      	ldr	r2, [r3, #12]
 80042ca:	0792      	lsls	r2, r2, #30
 80042cc:	d468      	bmi.n	80043a0 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80042ce:	691a      	ldr	r2, [r3, #16]
 80042d0:	0752      	lsls	r2, r2, #29
 80042d2:	d502      	bpl.n	80042da <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80042d4:	68da      	ldr	r2, [r3, #12]
 80042d6:	0750      	lsls	r0, r2, #29
 80042d8:	d44f      	bmi.n	800437a <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80042da:	691a      	ldr	r2, [r3, #16]
 80042dc:	0711      	lsls	r1, r2, #28
 80042de:	d502      	bpl.n	80042e6 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80042e0:	68da      	ldr	r2, [r3, #12]
 80042e2:	0712      	lsls	r2, r2, #28
 80042e4:	d437      	bmi.n	8004356 <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80042e6:	691a      	ldr	r2, [r3, #16]
 80042e8:	06d0      	lsls	r0, r2, #27
 80042ea:	d502      	bpl.n	80042f2 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80042ec:	68da      	ldr	r2, [r3, #12]
 80042ee:	06d1      	lsls	r1, r2, #27
 80042f0:	d41e      	bmi.n	8004330 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80042f2:	691a      	ldr	r2, [r3, #16]
 80042f4:	07d2      	lsls	r2, r2, #31
 80042f6:	d502      	bpl.n	80042fe <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80042f8:	68da      	ldr	r2, [r3, #12]
 80042fa:	07d0      	lsls	r0, r2, #31
 80042fc:	d469      	bmi.n	80043d2 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80042fe:	691a      	ldr	r2, [r3, #16]
 8004300:	0611      	lsls	r1, r2, #24
 8004302:	d502      	bpl.n	800430a <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004304:	68da      	ldr	r2, [r3, #12]
 8004306:	0612      	lsls	r2, r2, #24
 8004308:	d46b      	bmi.n	80043e2 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800430a:	691a      	ldr	r2, [r3, #16]
 800430c:	05d0      	lsls	r0, r2, #23
 800430e:	d502      	bpl.n	8004316 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004310:	68da      	ldr	r2, [r3, #12]
 8004312:	0611      	lsls	r1, r2, #24
 8004314:	d46d      	bmi.n	80043f2 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004316:	691a      	ldr	r2, [r3, #16]
 8004318:	0652      	lsls	r2, r2, #25
 800431a:	d502      	bpl.n	8004322 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800431c:	68da      	ldr	r2, [r3, #12]
 800431e:	0650      	lsls	r0, r2, #25
 8004320:	d46f      	bmi.n	8004402 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004322:	691a      	ldr	r2, [r3, #16]
 8004324:	0691      	lsls	r1, r2, #26
 8004326:	d502      	bpl.n	800432e <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004328:	68da      	ldr	r2, [r3, #12]
 800432a:	0692      	lsls	r2, r2, #26
 800432c:	d449      	bmi.n	80043c2 <HAL_TIM_IRQHandler+0x106>
}
 800432e:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004330:	f06f 0210 	mvn.w	r2, #16
 8004334:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004336:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004338:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800433a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800433e:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8004340:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004342:	d16f      	bne.n	8004424 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004344:	f7ff ffb2 	bl	80042ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004348:	4620      	mov	r0, r4
 800434a:	f7ff ffb3 	bl	80042b4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800434e:	2200      	movs	r2, #0
 8004350:	6823      	ldr	r3, [r4, #0]
 8004352:	7722      	strb	r2, [r4, #28]
 8004354:	e7cd      	b.n	80042f2 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004356:	f06f 0208 	mvn.w	r2, #8
 800435a:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800435c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800435e:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004360:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004362:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8004364:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004366:	d15a      	bne.n	800441e <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004368:	f7ff ffa0 	bl	80042ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800436c:	4620      	mov	r0, r4
 800436e:	f7ff ffa1 	bl	80042b4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004372:	2200      	movs	r2, #0
 8004374:	6823      	ldr	r3, [r4, #0]
 8004376:	7722      	strb	r2, [r4, #28]
 8004378:	e7b5      	b.n	80042e6 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800437a:	f06f 0204 	mvn.w	r2, #4
 800437e:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004380:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004382:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004384:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004388:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 800438a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800438c:	d144      	bne.n	8004418 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800438e:	f7ff ff8d 	bl	80042ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004392:	4620      	mov	r0, r4
 8004394:	f7ff ff8e 	bl	80042b4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004398:	2200      	movs	r2, #0
 800439a:	6823      	ldr	r3, [r4, #0]
 800439c:	7722      	strb	r2, [r4, #28]
 800439e:	e79c      	b.n	80042da <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80043a0:	f06f 0202 	mvn.w	r2, #2
 80043a4:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043a6:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043a8:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043aa:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043ac:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043ae:	d130      	bne.n	8004412 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043b0:	f7ff ff7c 	bl	80042ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043b4:	4620      	mov	r0, r4
 80043b6:	f7ff ff7d 	bl	80042b4 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ba:	2200      	movs	r2, #0
 80043bc:	6823      	ldr	r3, [r4, #0]
 80043be:	7722      	strb	r2, [r4, #28]
 80043c0:	e785      	b.n	80042ce <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80043c2:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80043c6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80043c8:	611a      	str	r2, [r3, #16]
}
 80043ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80043ce:	f000 b931 	b.w	8004634 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80043d2:	f06f 0201 	mvn.w	r2, #1
 80043d6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80043d8:	4620      	mov	r0, r4
 80043da:	f7fc f875 	bl	80004c8 <HAL_TIM_PeriodElapsedCallback>
 80043de:	6823      	ldr	r3, [r4, #0]
 80043e0:	e78d      	b.n	80042fe <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80043e2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80043e6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80043e8:	4620      	mov	r0, r4
 80043ea:	f000 f925 	bl	8004638 <HAL_TIMEx_BreakCallback>
 80043ee:	6823      	ldr	r3, [r4, #0]
 80043f0:	e78b      	b.n	800430a <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80043f2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80043f6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80043f8:	4620      	mov	r0, r4
 80043fa:	f000 f91f 	bl	800463c <HAL_TIMEx_Break2Callback>
 80043fe:	6823      	ldr	r3, [r4, #0]
 8004400:	e789      	b.n	8004316 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004402:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004406:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004408:	4620      	mov	r0, r4
 800440a:	f7ff ff55 	bl	80042b8 <HAL_TIM_TriggerCallback>
 800440e:	6823      	ldr	r3, [r4, #0]
 8004410:	e787      	b.n	8004322 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 8004412:	f7ff ff4d 	bl	80042b0 <HAL_TIM_IC_CaptureCallback>
 8004416:	e7d0      	b.n	80043ba <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 8004418:	f7ff ff4a 	bl	80042b0 <HAL_TIM_IC_CaptureCallback>
 800441c:	e7bc      	b.n	8004398 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800441e:	f7ff ff47 	bl	80042b0 <HAL_TIM_IC_CaptureCallback>
 8004422:	e7a6      	b.n	8004372 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 8004424:	f7ff ff44 	bl	80042b0 <HAL_TIM_IC_CaptureCallback>
 8004428:	e791      	b.n	800434e <HAL_TIM_IRQHandler+0x92>
 800442a:	bf00      	nop

0800442c <HAL_TIMEx_PWMN_Start>:
 800442c:	2900      	cmp	r1, #0
 800442e:	d141      	bne.n	80044b4 <HAL_TIMEx_PWMN_Start+0x88>
 8004430:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8004434:	2b01      	cmp	r3, #1
 8004436:	d149      	bne.n	80044cc <HAL_TIMEx_PWMN_Start+0xa0>
 8004438:	2302      	movs	r3, #2
 800443a:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 800443e:	6803      	ldr	r3, [r0, #0]
 8004440:	2204      	movs	r2, #4
 8004442:	6a18      	ldr	r0, [r3, #32]
 8004444:	f001 011f 	and.w	r1, r1, #31
 8004448:	fa02 f101 	lsl.w	r1, r2, r1
 800444c:	ea20 0001 	bic.w	r0, r0, r1
 8004450:	b410      	push	{r4}
 8004452:	6218      	str	r0, [r3, #32]
 8004454:	6a1a      	ldr	r2, [r3, #32]
 8004456:	4c28      	ldr	r4, [pc, #160]	; (80044f8 <HAL_TIMEx_PWMN_Start+0xcc>)
 8004458:	4311      	orrs	r1, r2
 800445a:	6219      	str	r1, [r3, #32]
 800445c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800445e:	42a3      	cmp	r3, r4
 8004460:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004464:	645a      	str	r2, [r3, #68]	; 0x44
 8004466:	d015      	beq.n	8004494 <HAL_TIMEx_PWMN_Start+0x68>
 8004468:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800446c:	d012      	beq.n	8004494 <HAL_TIMEx_PWMN_Start+0x68>
 800446e:	4a23      	ldr	r2, [pc, #140]	; (80044fc <HAL_TIMEx_PWMN_Start+0xd0>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d00f      	beq.n	8004494 <HAL_TIMEx_PWMN_Start+0x68>
 8004474:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004478:	4293      	cmp	r3, r2
 800447a:	d00b      	beq.n	8004494 <HAL_TIMEx_PWMN_Start+0x68>
 800447c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004480:	4293      	cmp	r3, r2
 8004482:	d007      	beq.n	8004494 <HAL_TIMEx_PWMN_Start+0x68>
 8004484:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8004488:	4293      	cmp	r3, r2
 800448a:	d003      	beq.n	8004494 <HAL_TIMEx_PWMN_Start+0x68>
 800448c:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8004490:	4293      	cmp	r3, r2
 8004492:	d107      	bne.n	80044a4 <HAL_TIMEx_PWMN_Start+0x78>
 8004494:	6899      	ldr	r1, [r3, #8]
 8004496:	4a1a      	ldr	r2, [pc, #104]	; (8004500 <HAL_TIMEx_PWMN_Start+0xd4>)
 8004498:	400a      	ands	r2, r1
 800449a:	2a06      	cmp	r2, #6
 800449c:	d018      	beq.n	80044d0 <HAL_TIMEx_PWMN_Start+0xa4>
 800449e:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80044a2:	d015      	beq.n	80044d0 <HAL_TIMEx_PWMN_Start+0xa4>
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044aa:	f042 0201 	orr.w	r2, r2, #1
 80044ae:	2000      	movs	r0, #0
 80044b0:	601a      	str	r2, [r3, #0]
 80044b2:	4770      	bx	lr
 80044b4:	2904      	cmp	r1, #4
 80044b6:	d00f      	beq.n	80044d8 <HAL_TIMEx_PWMN_Start+0xac>
 80044b8:	2908      	cmp	r1, #8
 80044ba:	d015      	beq.n	80044e8 <HAL_TIMEx_PWMN_Start+0xbc>
 80044bc:	f890 3047 	ldrb.w	r3, [r0, #71]	; 0x47
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d103      	bne.n	80044cc <HAL_TIMEx_PWMN_Start+0xa0>
 80044c4:	2302      	movs	r3, #2
 80044c6:	f880 3047 	strb.w	r3, [r0, #71]	; 0x47
 80044ca:	e7b8      	b.n	800443e <HAL_TIMEx_PWMN_Start+0x12>
 80044cc:	2001      	movs	r0, #1
 80044ce:	4770      	bx	lr
 80044d0:	2000      	movs	r0, #0
 80044d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044d6:	4770      	bx	lr
 80044d8:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d1f5      	bne.n	80044cc <HAL_TIMEx_PWMN_Start+0xa0>
 80044e0:	2302      	movs	r3, #2
 80044e2:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
 80044e6:	e7aa      	b.n	800443e <HAL_TIMEx_PWMN_Start+0x12>
 80044e8:	f890 3046 	ldrb.w	r3, [r0, #70]	; 0x46
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d1ed      	bne.n	80044cc <HAL_TIMEx_PWMN_Start+0xa0>
 80044f0:	2302      	movs	r3, #2
 80044f2:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
 80044f6:	e7a2      	b.n	800443e <HAL_TIMEx_PWMN_Start+0x12>
 80044f8:	40012c00 	.word	0x40012c00
 80044fc:	40000400 	.word	0x40000400
 8004500:	00010007 	.word	0x00010007

08004504 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004504:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004508:	2b01      	cmp	r3, #1
 800450a:	d047      	beq.n	800459c <HAL_TIMEx_MasterConfigSynchronization+0x98>
{
 800450c:	b4f0      	push	{r4, r5, r6, r7}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800450e:	6803      	ldr	r3, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004510:	4c23      	ldr	r4, [pc, #140]	; (80045a0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8004512:	680e      	ldr	r6, [r1, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004514:	2202      	movs	r2, #2
 8004516:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 800451a:	2501      	movs	r5, #1
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800451c:	42a3      	cmp	r3, r4
  tmpcr2 = htim->Instance->CR2;
 800451e:	685a      	ldr	r2, [r3, #4]
  __HAL_LOCK(htim);
 8004520:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8004524:	689d      	ldr	r5, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004526:	d027      	beq.n	8004578 <HAL_TIMEx_MasterConfigSynchronization+0x74>
 8004528:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 800452c:	42a3      	cmp	r3, r4
 800452e:	d02c      	beq.n	800458a <HAL_TIMEx_MasterConfigSynchronization+0x86>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004530:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004534:	4332      	orrs	r2, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004536:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 800453a:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800453c:	d00e      	beq.n	800455c <HAL_TIMEx_MasterConfigSynchronization+0x58>
 800453e:	4a19      	ldr	r2, [pc, #100]	; (80045a4 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d00b      	beq.n	800455c <HAL_TIMEx_MasterConfigSynchronization+0x58>
 8004544:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004548:	4293      	cmp	r3, r2
 800454a:	d007      	beq.n	800455c <HAL_TIMEx_MasterConfigSynchronization+0x58>
 800454c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004550:	4293      	cmp	r3, r2
 8004552:	d003      	beq.n	800455c <HAL_TIMEx_MasterConfigSynchronization+0x58>
 8004554:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8004558:	4293      	cmp	r3, r2
 800455a:	d104      	bne.n	8004566 <HAL_TIMEx_MasterConfigSynchronization+0x62>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800455c:	688a      	ldr	r2, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800455e:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004562:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004564:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8004566:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8004568:	2201      	movs	r2, #1
 800456a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800456e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8004572:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8004574:	4618      	mov	r0, r3
}
 8004576:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004578:	684c      	ldr	r4, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800457a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800457e:	4322      	orrs	r2, r4
  tmpcr2 &= ~TIM_CR2_MMS;
 8004580:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004584:	4332      	orrs	r2, r6
  htim->Instance->CR2 = tmpcr2;
 8004586:	605a      	str	r2, [r3, #4]
 8004588:	e7e8      	b.n	800455c <HAL_TIMEx_MasterConfigSynchronization+0x58>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800458a:	684f      	ldr	r7, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800458c:	f422 0470 	bic.w	r4, r2, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004590:	433c      	orrs	r4, r7
  tmpcr2 &= ~TIM_CR2_MMS;
 8004592:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004596:	4334      	orrs	r4, r6
  htim->Instance->CR2 = tmpcr2;
 8004598:	605c      	str	r4, [r3, #4]
 800459a:	e7df      	b.n	800455c <HAL_TIMEx_MasterConfigSynchronization+0x58>
  __HAL_LOCK(htim);
 800459c:	2002      	movs	r0, #2
}
 800459e:	4770      	bx	lr
 80045a0:	40012c00 	.word	0x40012c00
 80045a4:	40000400 	.word	0x40000400

080045a8 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80045a8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d03c      	beq.n	800462a <HAL_TIMEx_ConfigBreakDeadTime+0x82>
{
 80045b0:	b430      	push	{r4, r5}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80045b2:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 80045b6:	4602      	mov	r2, r0
 80045b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80045bc:	e9d1 0400 	ldrd	r0, r4, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80045c0:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80045c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80045c6:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80045c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80045cc:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80045d0:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80045d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80045d6:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80045d8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80045dc:	6a88      	ldr	r0, [r1, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80045de:	698d      	ldr	r5, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80045e0:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80045e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80045e6:	4303      	orrs	r3, r0

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80045e8:	4c11      	ldr	r4, [pc, #68]	; (8004630 <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 80045ea:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80045ec:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80045f0:	42a0      	cmp	r0, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80045f2:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80045f6:	d00a      	beq.n	800460e <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 80045f8:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80045fc:	42a0      	cmp	r0, r4
 80045fe:	d006      	beq.n	800460e <HAL_TIMEx_ConfigBreakDeadTime+0x66>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 8004600:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8004602:	6443      	str	r3, [r0, #68]	; 0x44

  return HAL_OK;
}
 8004604:	bc30      	pop	{r4, r5}
  return HAL_OK;
 8004606:	4608      	mov	r0, r1
  __HAL_UNLOCK(htim);
 8004608:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c
}
 800460c:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800460e:	6a4d      	ldr	r5, [r1, #36]	; 0x24
 8004610:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004614:	e9d1 4107 	ldrd	r4, r1, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004618:	ea43 5305 	orr.w	r3, r3, r5, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800461c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004620:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004622:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004626:	430b      	orrs	r3, r1
 8004628:	e7ea      	b.n	8004600 <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 800462a:	2002      	movs	r0, #2
}
 800462c:	4770      	bx	lr
 800462e:	bf00      	nop
 8004630:	40012c00 	.word	0x40012c00

08004634 <HAL_TIMEx_CommutCallback>:
 8004634:	4770      	bx	lr
 8004636:	bf00      	nop

08004638 <HAL_TIMEx_BreakCallback>:
 8004638:	4770      	bx	lr
 800463a:	bf00      	nop

0800463c <HAL_TIMEx_Break2Callback>:
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop

08004640 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004640:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004642:	07da      	lsls	r2, r3, #31
{
 8004644:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004646:	d506      	bpl.n	8004656 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004648:	6801      	ldr	r1, [r0, #0]
 800464a:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800464c:	684a      	ldr	r2, [r1, #4]
 800464e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004652:	4322      	orrs	r2, r4
 8004654:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004656:	079c      	lsls	r4, r3, #30
 8004658:	d506      	bpl.n	8004668 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800465a:	6801      	ldr	r1, [r0, #0]
 800465c:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800465e:	684a      	ldr	r2, [r1, #4]
 8004660:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004664:	4322      	orrs	r2, r4
 8004666:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004668:	0759      	lsls	r1, r3, #29
 800466a:	d506      	bpl.n	800467a <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800466c:	6801      	ldr	r1, [r0, #0]
 800466e:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8004670:	684a      	ldr	r2, [r1, #4]
 8004672:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004676:	4322      	orrs	r2, r4
 8004678:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800467a:	071a      	lsls	r2, r3, #28
 800467c:	d506      	bpl.n	800468c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800467e:	6801      	ldr	r1, [r0, #0]
 8004680:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8004682:	684a      	ldr	r2, [r1, #4]
 8004684:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004688:	4322      	orrs	r2, r4
 800468a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800468c:	06dc      	lsls	r4, r3, #27
 800468e:	d506      	bpl.n	800469e <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004690:	6801      	ldr	r1, [r0, #0]
 8004692:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8004694:	688a      	ldr	r2, [r1, #8]
 8004696:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800469a:	4322      	orrs	r2, r4
 800469c:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800469e:	0699      	lsls	r1, r3, #26
 80046a0:	d506      	bpl.n	80046b0 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80046a2:	6801      	ldr	r1, [r0, #0]
 80046a4:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80046a6:	688a      	ldr	r2, [r1, #8]
 80046a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80046ac:	4322      	orrs	r2, r4
 80046ae:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80046b0:	065a      	lsls	r2, r3, #25
 80046b2:	d509      	bpl.n	80046c8 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80046b4:	6801      	ldr	r1, [r0, #0]
 80046b6:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80046b8:	684a      	ldr	r2, [r1, #4]
 80046ba:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80046be:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80046c0:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80046c4:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80046c6:	d00b      	beq.n	80046e0 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80046c8:	061b      	lsls	r3, r3, #24
 80046ca:	d506      	bpl.n	80046da <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80046cc:	6802      	ldr	r2, [r0, #0]
 80046ce:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80046d0:	6853      	ldr	r3, [r2, #4]
 80046d2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80046d6:	430b      	orrs	r3, r1
 80046d8:	6053      	str	r3, [r2, #4]
  }
}
 80046da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80046de:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80046e0:	684a      	ldr	r2, [r1, #4]
 80046e2:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80046e4:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80046e8:	4322      	orrs	r2, r4
 80046ea:	604a      	str	r2, [r1, #4]
 80046ec:	e7ec      	b.n	80046c8 <UART_AdvFeatureConfig+0x88>
 80046ee:	bf00      	nop

080046f0 <HAL_UART_Init>:
  if (huart == NULL)
 80046f0:	2800      	cmp	r0, #0
 80046f2:	d056      	beq.n	80047a2 <HAL_UART_Init+0xb2>
{
 80046f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 80046f6:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80046f8:	4604      	mov	r4, r0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d04c      	beq.n	8004798 <HAL_UART_Init+0xa8>
  __HAL_UART_DISABLE(huart);
 80046fe:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004700:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004702:	49bb      	ldr	r1, [pc, #748]	; (80049f0 <HAL_UART_Init+0x300>)
  huart->gState = HAL_UART_STATE_BUSY;
 8004704:	2224      	movs	r2, #36	; 0x24
 8004706:	6762      	str	r2, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8004708:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800470a:	68a2      	ldr	r2, [r4, #8]
  __HAL_UART_DISABLE(huart);
 800470c:	f020 0001 	bic.w	r0, r0, #1
 8004710:	6018      	str	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004712:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004714:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004716:	4332      	orrs	r2, r6
 8004718:	4302      	orrs	r2, r0
 800471a:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800471c:	4029      	ands	r1, r5
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800471e:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004720:	430a      	orrs	r2, r1
 8004722:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004724:	685a      	ldr	r2, [r3, #4]
 8004726:	68e5      	ldr	r5, [r4, #12]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004728:	49b2      	ldr	r1, [pc, #712]	; (80049f4 <HAL_UART_Init+0x304>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800472a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800472e:	432a      	orrs	r2, r5
 8004730:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004732:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004734:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004736:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004738:	d035      	beq.n	80047a6 <HAL_UART_Init+0xb6>
    tmpreg |= huart->Init.OneBitSampling;
 800473a:	6a26      	ldr	r6, [r4, #32]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800473c:	4dae      	ldr	r5, [pc, #696]	; (80049f8 <HAL_UART_Init+0x308>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800473e:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 8004742:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004744:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004746:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004748:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800474a:	d045      	beq.n	80047d8 <HAL_UART_Init+0xe8>
 800474c:	4aab      	ldr	r2, [pc, #684]	; (80049fc <HAL_UART_Init+0x30c>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d064      	beq.n	800481c <HAL_UART_Init+0x12c>
 8004752:	4aab      	ldr	r2, [pc, #684]	; (8004a00 <HAL_UART_Init+0x310>)
 8004754:	4293      	cmp	r3, r2
 8004756:	f000 8125 	beq.w	80049a4 <HAL_UART_Init+0x2b4>
 800475a:	4aaa      	ldr	r2, [pc, #680]	; (8004a04 <HAL_UART_Init+0x314>)
 800475c:	4293      	cmp	r3, r2
 800475e:	f000 80e1 	beq.w	8004924 <HAL_UART_Init+0x234>
 8004762:	4aa9      	ldr	r2, [pc, #676]	; (8004a08 <HAL_UART_Init+0x318>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d112      	bne.n	800478e <HAL_UART_Init+0x9e>
 8004768:	4ba8      	ldr	r3, [pc, #672]	; (8004a0c <HAL_UART_Init+0x31c>)
 800476a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800476e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004772:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004776:	f000 80cb 	beq.w	8004910 <HAL_UART_Init+0x220>
 800477a:	f240 80e8 	bls.w	800494e <HAL_UART_Init+0x25e>
 800477e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004782:	f000 8187 	beq.w	8004a94 <HAL_UART_Init+0x3a4>
 8004786:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800478a:	f000 80d9 	beq.w	8004940 <HAL_UART_Init+0x250>
  huart->RxISR = NULL;
 800478e:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8004790:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60
    return HAL_ERROR;
 8004794:	2001      	movs	r0, #1
}
 8004796:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->Lock = HAL_UNLOCKED;
 8004798:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 800479c:	f7fc fc52 	bl	8001044 <HAL_UART_MspInit>
 80047a0:	e7ad      	b.n	80046fe <HAL_UART_Init+0xe>
    return HAL_ERROR;
 80047a2:	2001      	movs	r0, #1
}
 80047a4:	4770      	bx	lr
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80047a6:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80047aa:	4898      	ldr	r0, [pc, #608]	; (8004a0c <HAL_UART_Init+0x31c>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80047ac:	430a      	orrs	r2, r1
 80047ae:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80047b0:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 80047b4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80047b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047bc:	f000 8162 	beq.w	8004a84 <HAL_UART_Init+0x394>
 80047c0:	f240 8138 	bls.w	8004a34 <HAL_UART_Init+0x344>
 80047c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047c8:	f000 816f 	beq.w	8004aaa <HAL_UART_Init+0x3ba>
 80047cc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80047d0:	d1dd      	bne.n	800478e <HAL_UART_Init+0x9e>
        pclk = (uint32_t) LSE_VALUE;
 80047d2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80047d6:	e134      	b.n	8004a42 <HAL_UART_Init+0x352>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80047d8:	4b8c      	ldr	r3, [pc, #560]	; (8004a0c <HAL_UART_Init+0x31c>)
 80047da:	4a8d      	ldr	r2, [pc, #564]	; (8004a10 <HAL_UART_Init+0x320>)
 80047dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047e0:	f003 0303 	and.w	r3, r3, #3
 80047e4:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047e6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80047ea:	f000 80e8 	beq.w	80049be <HAL_UART_Init+0x2ce>
    switch (clocksource)
 80047ee:	2b08      	cmp	r3, #8
 80047f0:	d8cd      	bhi.n	800478e <HAL_UART_Init+0x9e>
 80047f2:	a201      	add	r2, pc, #4	; (adr r2, 80047f8 <HAL_UART_Init+0x108>)
 80047f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047f8:	0800491f 	.word	0x0800491f
 80047fc:	0800482d 	.word	0x0800482d
 8004800:	08004a91 	.word	0x08004a91
 8004804:	0800478f 	.word	0x0800478f
 8004808:	08004919 	.word	0x08004919
 800480c:	0800478f 	.word	0x0800478f
 8004810:	0800478f 	.word	0x0800478f
 8004814:	0800478f 	.word	0x0800478f
 8004818:	08004949 	.word	0x08004949
  UART_GETCLOCKSOURCE(huart, clocksource);
 800481c:	4b7b      	ldr	r3, [pc, #492]	; (8004a0c <HAL_UART_Init+0x31c>)
 800481e:	4a7d      	ldr	r2, [pc, #500]	; (8004a14 <HAL_UART_Init+0x324>)
 8004820:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004824:	f003 030c 	and.w	r3, r3, #12
 8004828:	5cd3      	ldrb	r3, [r2, r3]
 800482a:	e7dc      	b.n	80047e6 <HAL_UART_Init+0xf6>
        pclk = HAL_RCC_GetPCLK2Freq();
 800482c:	f7fe fc00 	bl	8003030 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8004830:	2800      	cmp	r0, #0
 8004832:	f000 80b3 	beq.w	800499c <HAL_UART_Init+0x2ac>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004836:	6863      	ldr	r3, [r4, #4]
 8004838:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800483c:	fbb0 f0f3 	udiv	r0, r0, r3
 8004840:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004842:	f1a0 0210 	sub.w	r2, r0, #16
 8004846:	f64f 73ef 	movw	r3, #65519	; 0xffef
 800484a:	429a      	cmp	r2, r3
 800484c:	d89f      	bhi.n	800478e <HAL_UART_Init+0x9e>
        huart->Instance->BRR = usartdiv;
 800484e:	6822      	ldr	r2, [r4, #0]
  huart->RxISR = NULL;
 8004850:	2300      	movs	r3, #0
        huart->Instance->BRR = usartdiv;
 8004852:	60d0      	str	r0, [r2, #12]
  huart->TxISR = NULL;
 8004854:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004858:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800485a:	2b00      	cmp	r3, #0
 800485c:	f040 809a 	bne.w	8004994 <HAL_UART_Init+0x2a4>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004860:	6823      	ldr	r3, [r4, #0]
 8004862:	685a      	ldr	r2, [r3, #4]
 8004864:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004868:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800486a:	689a      	ldr	r2, [r3, #8]
 800486c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004870:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8004872:	681a      	ldr	r2, [r3, #0]
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004874:	2100      	movs	r1, #0
  __HAL_UART_ENABLE(huart);
 8004876:	f042 0201 	orr.w	r2, r2, #1
 800487a:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800487c:	67e1      	str	r1, [r4, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800487e:	f7fc fcb7 	bl	80011f0 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004882:	6823      	ldr	r3, [r4, #0]
 8004884:	681a      	ldr	r2, [r3, #0]
 8004886:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 8004888:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800488a:	d409      	bmi.n	80048a0 <HAL_UART_Init+0x1b0>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	0750      	lsls	r0, r2, #29
 8004890:	d42b      	bmi.n	80048ea <HAL_UART_Init+0x1fa>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004892:	2320      	movs	r3, #32
  huart->RxState = HAL_UART_STATE_READY;

  __HAL_UNLOCK(huart);
 8004894:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8004896:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UNLOCK(huart);
 8004898:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 800489c:	67a3      	str	r3, [r4, #120]	; 0x78
}
 800489e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048a0:	69dd      	ldr	r5, [r3, #28]
 80048a2:	f415 1500 	ands.w	r5, r5, #2097152	; 0x200000
 80048a6:	d1f1      	bne.n	800488c <HAL_UART_Init+0x19c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048a8:	f7fc fca2 	bl	80011f0 <HAL_GetTick>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80048ac:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048ae:	1b80      	subs	r0, r0, r6
 80048b0:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80048b4:	681a      	ldr	r2, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048b6:	f080 80af 	bcs.w	8004a18 <HAL_UART_Init+0x328>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80048ba:	0752      	lsls	r2, r2, #29
 80048bc:	d5f0      	bpl.n	80048a0 <HAL_UART_Init+0x1b0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80048be:	69da      	ldr	r2, [r3, #28]
 80048c0:	0517      	lsls	r7, r2, #20
 80048c2:	d5ed      	bpl.n	80048a0 <HAL_UART_Init+0x1b0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80048c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80048c8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80048d0:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048d2:	6899      	ldr	r1, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80048d4:	2220      	movs	r2, #32
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048d6:	f021 0101 	bic.w	r1, r1, #1
 80048da:	6099      	str	r1, [r3, #8]
      return HAL_TIMEOUT;
 80048dc:	2003      	movs	r0, #3
          huart->gState = HAL_UART_STATE_READY;
 80048de:	6762      	str	r2, [r4, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
          huart->ErrorCode = HAL_UART_ERROR_RTO;

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80048e0:	f884 5070 	strb.w	r5, [r4, #112]	; 0x70
          huart->RxState = HAL_UART_STATE_READY;
 80048e4:	67a2      	str	r2, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80048e6:	67e2      	str	r2, [r4, #124]	; 0x7c
}
 80048e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048ea:	69dd      	ldr	r5, [r3, #28]
 80048ec:	f415 0580 	ands.w	r5, r5, #4194304	; 0x400000
 80048f0:	d1cf      	bne.n	8004892 <HAL_UART_Init+0x1a2>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048f2:	f7fc fc7d 	bl	80011f0 <HAL_GetTick>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80048f6:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048f8:	1b80      	subs	r0, r0, r6
 80048fa:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80048fe:	681a      	ldr	r2, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004900:	f080 808a 	bcs.w	8004a18 <HAL_UART_Init+0x328>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004904:	0751      	lsls	r1, r2, #29
 8004906:	d5f0      	bpl.n	80048ea <HAL_UART_Init+0x1fa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004908:	69da      	ldr	r2, [r3, #28]
 800490a:	0512      	lsls	r2, r2, #20
 800490c:	d5ed      	bpl.n	80048ea <HAL_UART_Init+0x1fa>
 800490e:	e7d9      	b.n	80048c4 <HAL_UART_Init+0x1d4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004910:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004914:	f000 80c3 	beq.w	8004a9e <HAL_UART_Init+0x3ae>
        pclk = HAL_RCC_GetSysClockFreq();
 8004918:	f7fd ff16 	bl	8002748 <HAL_RCC_GetSysClockFreq>
 800491c:	e788      	b.n	8004830 <HAL_UART_Init+0x140>
        pclk = HAL_RCC_GetPCLK1Freq();
 800491e:	f7fe fb75 	bl	800300c <HAL_RCC_GetPCLK1Freq>
 8004922:	e785      	b.n	8004830 <HAL_UART_Init+0x140>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004924:	4b39      	ldr	r3, [pc, #228]	; (8004a0c <HAL_UART_Init+0x31c>)
 8004926:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800492a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800492e:	2b40      	cmp	r3, #64	; 0x40
 8004930:	d0ee      	beq.n	8004910 <HAL_UART_Init+0x220>
 8004932:	d90c      	bls.n	800494e <HAL_UART_Init+0x25e>
 8004934:	2b80      	cmp	r3, #128	; 0x80
 8004936:	f000 80ad 	beq.w	8004a94 <HAL_UART_Init+0x3a4>
 800493a:	2bc0      	cmp	r3, #192	; 0xc0
 800493c:	f47f af27 	bne.w	800478e <HAL_UART_Init+0x9e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004940:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004944:	f000 80ae 	beq.w	8004aa4 <HAL_UART_Init+0x3b4>
        pclk = (uint32_t) LSE_VALUE;
 8004948:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800494c:	e773      	b.n	8004836 <HAL_UART_Init+0x146>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800494e:	2b00      	cmp	r3, #0
 8004950:	f47f af1d 	bne.w	800478e <HAL_UART_Init+0x9e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004954:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004958:	d1e1      	bne.n	800491e <HAL_UART_Init+0x22e>
        pclk = HAL_RCC_GetPCLK1Freq();
 800495a:	f7fe fb57 	bl	800300c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800495e:	b1e8      	cbz	r0, 800499c <HAL_UART_Init+0x2ac>
 8004960:	0043      	lsls	r3, r0, #1
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004962:	6862      	ldr	r2, [r4, #4]
 8004964:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8004968:	fbb3 f3f2 	udiv	r3, r3, r2
 800496c:	b29a      	uxth	r2, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800496e:	f1a2 0010 	sub.w	r0, r2, #16
 8004972:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8004976:	4288      	cmp	r0, r1
 8004978:	f63f af09 	bhi.w	800478e <HAL_UART_Init+0x9e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800497c:	f023 030f 	bic.w	r3, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004980:	f3c2 0242 	ubfx	r2, r2, #1, #3
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004984:	b29b      	uxth	r3, r3
        huart->Instance->BRR = brrtemp;
 8004986:	6821      	ldr	r1, [r4, #0]
 8004988:	4313      	orrs	r3, r2
  huart->RxISR = NULL;
 800498a:	2200      	movs	r2, #0
        huart->Instance->BRR = brrtemp;
 800498c:	60cb      	str	r3, [r1, #12]
  huart->TxISR = NULL;
 800498e:	e9c4 2218 	strd	r2, r2, [r4, #96]	; 0x60
 8004992:	e761      	b.n	8004858 <HAL_UART_Init+0x168>
    UART_AdvFeatureConfig(huart);
 8004994:	4620      	mov	r0, r4
 8004996:	f7ff fe53 	bl	8004640 <UART_AdvFeatureConfig>
 800499a:	e761      	b.n	8004860 <HAL_UART_Init+0x170>
  huart->RxISR = NULL;
 800499c:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 800499e:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60
 80049a2:	e759      	b.n	8004858 <HAL_UART_Init+0x168>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80049a4:	4b19      	ldr	r3, [pc, #100]	; (8004a0c <HAL_UART_Init+0x31c>)
 80049a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049aa:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80049ae:	2b10      	cmp	r3, #16
 80049b0:	d0ae      	beq.n	8004910 <HAL_UART_Init+0x220>
 80049b2:	d9cc      	bls.n	800494e <HAL_UART_Init+0x25e>
 80049b4:	2b20      	cmp	r3, #32
 80049b6:	d06d      	beq.n	8004a94 <HAL_UART_Init+0x3a4>
 80049b8:	2b30      	cmp	r3, #48	; 0x30
 80049ba:	d0c1      	beq.n	8004940 <HAL_UART_Init+0x250>
 80049bc:	e6e7      	b.n	800478e <HAL_UART_Init+0x9e>
    switch (clocksource)
 80049be:	2b08      	cmp	r3, #8
 80049c0:	f63f aee5 	bhi.w	800478e <HAL_UART_Init+0x9e>
 80049c4:	a201      	add	r2, pc, #4	; (adr r2, 80049cc <HAL_UART_Init+0x2dc>)
 80049c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049ca:	bf00      	nop
 80049cc:	0800495b 	.word	0x0800495b
 80049d0:	08004a8b 	.word	0x08004a8b
 80049d4:	08004a9b 	.word	0x08004a9b
 80049d8:	0800478f 	.word	0x0800478f
 80049dc:	08004a9f 	.word	0x08004a9f
 80049e0:	0800478f 	.word	0x0800478f
 80049e4:	0800478f 	.word	0x0800478f
 80049e8:	0800478f 	.word	0x0800478f
 80049ec:	08004aa5 	.word	0x08004aa5
 80049f0:	efff69f3 	.word	0xefff69f3
 80049f4:	40008000 	.word	0x40008000
 80049f8:	40013800 	.word	0x40013800
 80049fc:	40004400 	.word	0x40004400
 8004a00:	40004800 	.word	0x40004800
 8004a04:	40004c00 	.word	0x40004c00
 8004a08:	40005000 	.word	0x40005000
 8004a0c:	40021000 	.word	0x40021000
 8004a10:	08004cd0 	.word	0x08004cd0
 8004a14:	08004cd4 	.word	0x08004cd4
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a18:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004a1c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a1e:	689a      	ldr	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8004a20:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a22:	f022 0201 	bic.w	r2, r2, #1
 8004a26:	609a      	str	r2, [r3, #8]
      return HAL_TIMEOUT;
 8004a28:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 8004a2a:	6761      	str	r1, [r4, #116]	; 0x74
        __HAL_UNLOCK(huart);
 8004a2c:	f884 5070 	strb.w	r5, [r4, #112]	; 0x70
        huart->RxState = HAL_UART_STATE_READY;
 8004a30:	67a1      	str	r1, [r4, #120]	; 0x78
}
 8004a32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	f47f aeaa 	bne.w	800478e <HAL_UART_Init+0x9e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a3a:	f7fe fae7 	bl	800300c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004a3e:	2800      	cmp	r0, #0
 8004a40:	d0ac      	beq.n	800499c <HAL_UART_Init+0x2ac>
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004a42:	6862      	ldr	r2, [r4, #4]
 8004a44:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8004a48:	4283      	cmp	r3, r0
 8004a4a:	f63f aea0 	bhi.w	800478e <HAL_UART_Init+0x9e>
 8004a4e:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8004a52:	f63f ae9c 	bhi.w	800478e <HAL_UART_Init+0x9e>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8004a56:	0856      	lsrs	r6, r2, #1
 8004a58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004a5c:	2700      	movs	r7, #0
 8004a5e:	fbe3 6700 	umlal	r6, r7, r3, r0
 8004a62:	2500      	movs	r5, #0
 8004a64:	462b      	mov	r3, r5
 8004a66:	4630      	mov	r0, r6
 8004a68:	4639      	mov	r1, r7
 8004a6a:	f7fb fbad 	bl	80001c8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004a6e:	4b10      	ldr	r3, [pc, #64]	; (8004ab0 <HAL_UART_Init+0x3c0>)
 8004a70:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8004a74:	429a      	cmp	r2, r3
 8004a76:	f63f ae8a 	bhi.w	800478e <HAL_UART_Init+0x9e>
          huart->Instance->BRR = usartdiv;
 8004a7a:	6823      	ldr	r3, [r4, #0]
 8004a7c:	60d8      	str	r0, [r3, #12]
  huart->TxISR = NULL;
 8004a7e:	e9c4 5518 	strd	r5, r5, [r4, #96]	; 0x60
 8004a82:	e6e9      	b.n	8004858 <HAL_UART_Init+0x168>
        pclk = HAL_RCC_GetSysClockFreq();
 8004a84:	f7fd fe60 	bl	8002748 <HAL_RCC_GetSysClockFreq>
 8004a88:	e7d9      	b.n	8004a3e <HAL_UART_Init+0x34e>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a8a:	f7fe fad1 	bl	8003030 <HAL_RCC_GetPCLK2Freq>
 8004a8e:	e766      	b.n	800495e <HAL_UART_Init+0x26e>
        pclk = (uint32_t) HSI_VALUE;
 8004a90:	4808      	ldr	r0, [pc, #32]	; (8004ab4 <HAL_UART_Init+0x3c4>)
 8004a92:	e6d0      	b.n	8004836 <HAL_UART_Init+0x146>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a94:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004a98:	d1fa      	bne.n	8004a90 <HAL_UART_Init+0x3a0>
 8004a9a:	4b07      	ldr	r3, [pc, #28]	; (8004ab8 <HAL_UART_Init+0x3c8>)
 8004a9c:	e761      	b.n	8004962 <HAL_UART_Init+0x272>
        pclk = HAL_RCC_GetSysClockFreq();
 8004a9e:	f7fd fe53 	bl	8002748 <HAL_RCC_GetSysClockFreq>
 8004aa2:	e75c      	b.n	800495e <HAL_UART_Init+0x26e>
    switch (clocksource)
 8004aa4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004aa8:	e75b      	b.n	8004962 <HAL_UART_Init+0x272>
        pclk = (uint32_t) HSI_VALUE;
 8004aaa:	4802      	ldr	r0, [pc, #8]	; (8004ab4 <HAL_UART_Init+0x3c4>)
 8004aac:	e7c9      	b.n	8004a42 <HAL_UART_Init+0x352>
 8004aae:	bf00      	nop
 8004ab0:	000ffcff 	.word	0x000ffcff
 8004ab4:	00f42400 	.word	0x00f42400
 8004ab8:	01e84800 	.word	0x01e84800

08004abc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004abc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004af4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004ac0:	f7fc fb20 	bl	8001104 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004ac4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004ac6:	e003      	b.n	8004ad0 <LoopCopyDataInit>

08004ac8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004ac8:	4b0b      	ldr	r3, [pc, #44]	; (8004af8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004aca:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004acc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004ace:	3104      	adds	r1, #4

08004ad0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004ad0:	480a      	ldr	r0, [pc, #40]	; (8004afc <LoopForever+0xa>)
	ldr	r3, =_edata
 8004ad2:	4b0b      	ldr	r3, [pc, #44]	; (8004b00 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004ad4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004ad6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004ad8:	d3f6      	bcc.n	8004ac8 <CopyDataInit>
	ldr	r2, =_sbss
 8004ada:	4a0a      	ldr	r2, [pc, #40]	; (8004b04 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004adc:	e002      	b.n	8004ae4 <LoopFillZerobss>

08004ade <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004ade:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004ae0:	f842 3b04 	str.w	r3, [r2], #4

08004ae4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004ae4:	4b08      	ldr	r3, [pc, #32]	; (8004b08 <LoopForever+0x16>)
	cmp	r2, r3
 8004ae6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004ae8:	d3f9      	bcc.n	8004ade <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004aea:	f000 f895 	bl	8004c18 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004aee:	f7fb ff35 	bl	800095c <main>

08004af2 <LoopForever>:

LoopForever:
    b LoopForever
 8004af2:	e7fe      	b.n	8004af2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004af4:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8004af8:	080054f8 	.word	0x080054f8
	ldr	r0, =_sdata
 8004afc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004b00:	2000001c 	.word	0x2000001c
	ldr	r2, =_sbss
 8004b04:	2000001c 	.word	0x2000001c
	ldr	r3, = _ebss
 8004b08:	20000884 	.word	0x20000884

08004b0c <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004b0c:	e7fe      	b.n	8004b0c <ADC3_IRQHandler>
	...

08004b10 <arm_sin_f32>:
 8004b10:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8004b8c <arm_sin_f32+0x7c>
 8004b14:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8004b18:	ee20 7a07 	vmul.f32	s14, s0, s14
 8004b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b20:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8004b24:	d42c      	bmi.n	8004b80 <arm_sin_f32+0x70>
 8004b26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b2a:	eddf 6a19 	vldr	s13, [pc, #100]	; 8004b90 <arm_sin_f32+0x80>
 8004b2e:	4a19      	ldr	r2, [pc, #100]	; (8004b94 <arm_sin_f32+0x84>)
 8004b30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b34:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8004b38:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004b3c:	eef4 7ae6 	vcmpe.f32	s15, s13
 8004b40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b44:	bfa8      	it	ge
 8004b46:	ee77 7ae6 	vsubge.f32	s15, s15, s13
 8004b4a:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 8004b4e:	ee17 3a10 	vmov	r3, s14
 8004b52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b56:	ee07 3a10 	vmov	s14, r3
 8004b5a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004b5e:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8004b62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004b66:	edd1 6a01 	vldr	s13, [r1, #4]
 8004b6a:	ee30 7a67 	vsub.f32	s14, s0, s15
 8004b6e:	ed91 0a00 	vldr	s0, [r1]
 8004b72:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004b76:	ee27 0a00 	vmul.f32	s0, s14, s0
 8004b7a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8004b7e:	4770      	bx	lr
 8004b80:	ee17 3a90 	vmov	r3, s15
 8004b84:	3b01      	subs	r3, #1
 8004b86:	ee07 3a90 	vmov	s15, r3
 8004b8a:	e7cc      	b.n	8004b26 <arm_sin_f32+0x16>
 8004b8c:	3e22f983 	.word	0x3e22f983
 8004b90:	44000000 	.word	0x44000000
 8004b94:	08004ce4 	.word	0x08004ce4

08004b98 <arm_cos_f32>:
 8004b98:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8004c0c <arm_cos_f32+0x74>
 8004b9c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004ba0:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8004ba4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8004ba8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8004bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bb0:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8004bb4:	d504      	bpl.n	8004bc0 <arm_cos_f32+0x28>
 8004bb6:	ee17 3a90 	vmov	r3, s15
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	ee07 3a90 	vmov	s15, r3
 8004bc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bc4:	eddf 6a12 	vldr	s13, [pc, #72]	; 8004c10 <arm_cos_f32+0x78>
 8004bc8:	4a12      	ldr	r2, [pc, #72]	; (8004c14 <arm_cos_f32+0x7c>)
 8004bca:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004bce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004bd2:	ee20 0a26 	vmul.f32	s0, s0, s13
 8004bd6:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8004bda:	ee17 3a90 	vmov	r3, s15
 8004bde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004be2:	ee07 3a90 	vmov	s15, r3
 8004be6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bea:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8004bee:	ee70 7a67 	vsub.f32	s15, s0, s15
 8004bf2:	edd1 6a01 	vldr	s13, [r1, #4]
 8004bf6:	ed91 0a00 	vldr	s0, [r1]
 8004bfa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004bfe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004c02:	ee27 0a00 	vmul.f32	s0, s14, s0
 8004c06:	ee30 0a27 	vadd.f32	s0, s0, s15
 8004c0a:	4770      	bx	lr
 8004c0c:	3e22f983 	.word	0x3e22f983
 8004c10:	44000000 	.word	0x44000000
 8004c14:	08004ce4 	.word	0x08004ce4

08004c18 <__libc_init_array>:
 8004c18:	b570      	push	{r4, r5, r6, lr}
 8004c1a:	4e0d      	ldr	r6, [pc, #52]	; (8004c50 <__libc_init_array+0x38>)
 8004c1c:	4c0d      	ldr	r4, [pc, #52]	; (8004c54 <__libc_init_array+0x3c>)
 8004c1e:	1ba4      	subs	r4, r4, r6
 8004c20:	10a4      	asrs	r4, r4, #2
 8004c22:	2500      	movs	r5, #0
 8004c24:	42a5      	cmp	r5, r4
 8004c26:	d109      	bne.n	8004c3c <__libc_init_array+0x24>
 8004c28:	4e0b      	ldr	r6, [pc, #44]	; (8004c58 <__libc_init_array+0x40>)
 8004c2a:	4c0c      	ldr	r4, [pc, #48]	; (8004c5c <__libc_init_array+0x44>)
 8004c2c:	f000 f820 	bl	8004c70 <_init>
 8004c30:	1ba4      	subs	r4, r4, r6
 8004c32:	10a4      	asrs	r4, r4, #2
 8004c34:	2500      	movs	r5, #0
 8004c36:	42a5      	cmp	r5, r4
 8004c38:	d105      	bne.n	8004c46 <__libc_init_array+0x2e>
 8004c3a:	bd70      	pop	{r4, r5, r6, pc}
 8004c3c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004c40:	4798      	blx	r3
 8004c42:	3501      	adds	r5, #1
 8004c44:	e7ee      	b.n	8004c24 <__libc_init_array+0xc>
 8004c46:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004c4a:	4798      	blx	r3
 8004c4c:	3501      	adds	r5, #1
 8004c4e:	e7f2      	b.n	8004c36 <__libc_init_array+0x1e>
 8004c50:	080054f0 	.word	0x080054f0
 8004c54:	080054f0 	.word	0x080054f0
 8004c58:	080054f0 	.word	0x080054f0
 8004c5c:	080054f4 	.word	0x080054f4

08004c60 <memset>:
 8004c60:	4402      	add	r2, r0
 8004c62:	4603      	mov	r3, r0
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d100      	bne.n	8004c6a <memset+0xa>
 8004c68:	4770      	bx	lr
 8004c6a:	f803 1b01 	strb.w	r1, [r3], #1
 8004c6e:	e7f9      	b.n	8004c64 <memset+0x4>

08004c70 <_init>:
 8004c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c72:	bf00      	nop
 8004c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c76:	bc08      	pop	{r3}
 8004c78:	469e      	mov	lr, r3
 8004c7a:	4770      	bx	lr

08004c7c <_fini>:
 8004c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c7e:	bf00      	nop
 8004c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c82:	bc08      	pop	{r3}
 8004c84:	469e      	mov	lr, r3
 8004c86:	4770      	bx	lr
