{"vcs1":{"timestamp_begin":1741687685.144623603, "rt":5.48, "ut":5.20, "st":0.22}}
{"vcselab":{"timestamp_begin":1741687690.702904923, "rt":0.28, "ut":0.18, "st":0.09}}
{"link":{"timestamp_begin":1741687691.038029375, "rt":0.28, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741687684.845637151}
{"VCS_COMP_START_TIME": 1741687684.845637151}
{"VCS_COMP_END_TIME": 1741687691.381872066}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 378672}}
{"vcselab": {"peak_mem": 174724}}
