
---------- Begin Simulation Statistics ----------
simSeconds                                   0.003531                       # Number of seconds simulated (Second)
simTicks                                   3531194000                       # Number of ticks simulated (Tick)
finalTick                                133195687000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     16.32                       # Real time elapsed on the host (Second)
hostTickRate                                216322165                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     158456                       # Number of bytes of host memory used (Byte)
simInsts                                    185068070                       # Number of instructions simulated (Count)
simOps                                      185532449                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 11337273                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   11365716                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.dptw_caches.demandHits::processor.cores.core.mmu.dtb.walker         1979                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.dptw_caches.demandHits::total         1979                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.dptw_caches.overallHits::processor.cores.core.mmu.dtb.walker         1979                       # number of overall hits (Count)
system.cache_hierarchy.dptw_caches.overallHits::total         1979                       # number of overall hits (Count)
system.cache_hierarchy.dptw_caches.demandMisses::processor.cores.core.mmu.dtb.walker          219                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.dptw_caches.demandMisses::total          219                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.dptw_caches.overallMisses::processor.cores.core.mmu.dtb.walker          219                       # number of overall misses (Count)
system.cache_hierarchy.dptw_caches.overallMisses::total          219                       # number of overall misses (Count)
system.cache_hierarchy.dptw_caches.demandMissLatency::processor.cores.core.mmu.dtb.walker      3112000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMissLatency::total      3112000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMissLatency::processor.cores.core.mmu.dtb.walker      3112000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMissLatency::total      3112000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandAccesses::processor.cores.core.mmu.dtb.walker         2198                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.demandAccesses::total         2198                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.overallAccesses::processor.cores.core.mmu.dtb.walker         2198                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.overallAccesses::total         2198                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.demandMissRate::processor.cores.core.mmu.dtb.walker     0.099636                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandMissRate::total     0.099636                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMissRate::processor.cores.core.mmu.dtb.walker     0.099636                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMissRate::total     0.099636                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.cores.core.mmu.dtb.walker 14210.045662                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.dptw_caches.demandAvgMissLatency::total 14210.045662                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.cores.core.mmu.dtb.walker 14210.045662                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMissLatency::total 14210.045662                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.dptw_caches.writebacks::writebacks          219                       # number of writebacks (Count)
system.cache_hierarchy.dptw_caches.writebacks::total          219                       # number of writebacks (Count)
system.cache_hierarchy.dptw_caches.demandMshrMisses::processor.cores.core.mmu.dtb.walker          219                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.dptw_caches.demandMshrMisses::total          219                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.dptw_caches.overallMshrMisses::processor.cores.core.mmu.dtb.walker          219                       # number of overall MSHR misses (Count)
system.cache_hierarchy.dptw_caches.overallMshrMisses::total          219                       # number of overall MSHR misses (Count)
system.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.cores.core.mmu.dtb.walker      2893000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMshrMissLatency::total      2893000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.cores.core.mmu.dtb.walker      2893000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMshrMissLatency::total      2893000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.cores.core.mmu.dtb.walker     0.099636                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.099636                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.cores.core.mmu.dtb.walker     0.099636                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.099636                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 13210.045662                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total 13210.045662                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 13210.045662                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total 13210.045662                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.replacements          219                       # number of replacements (Count)
system.cache_hierarchy.dptw_caches.ReadReq.hits::processor.cores.core.mmu.dtb.walker         1976                       # number of ReadReq hits (Count)
system.cache_hierarchy.dptw_caches.ReadReq.hits::total         1976                       # number of ReadReq hits (Count)
system.cache_hierarchy.dptw_caches.ReadReq.misses::processor.cores.core.mmu.dtb.walker          219                       # number of ReadReq misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.misses::total          219                       # number of ReadReq misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.cores.core.mmu.dtb.walker      3112000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.missLatency::total      3112000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.cores.core.mmu.dtb.walker         2195                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.ReadReq.accesses::total         2195                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.cores.core.mmu.dtb.walker     0.099772                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.099772                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.dtb.walker 14210.045662                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total 14210.045662                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.dtb.walker          219                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total          219                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker      2893000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total      2893000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.099772                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.099772                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker 13210.045662                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total 13210.045662                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.WriteReq.hits::processor.cores.core.mmu.dtb.walker            3                       # number of WriteReq hits (Count)
system.cache_hierarchy.dptw_caches.WriteReq.hits::total            3                       # number of WriteReq hits (Count)
system.cache_hierarchy.dptw_caches.WriteReq.accesses::processor.cores.core.mmu.dtb.walker            3                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.WriteReq.accesses::total            3                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.dptw_caches.tags.tagsInUse          108                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.dptw_caches.tags.totalRefs         1828                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.dptw_caches.tags.sampledRefs          219                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.dptw_caches.tags.avgRefs     8.347032                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.dptw_caches.tags.occupancies::processor.cores.core.mmu.dtb.walker          108                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.dptw_caches.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.843750                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.dptw_caches.tags.avgOccs::total     0.843750                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024          108                       # Occupied blocks per task id (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3           15                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4           84                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024     0.843750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.dptw_caches.tags.tagAccesses         9011                       # Number of tag accesses (Count)
system.cache_hierarchy.dptw_caches.tags.dataAccesses         9011                       # Number of data accesses (Count)
system.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iocache.demandMisses::lupio_blk          606                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iocache.demandMisses::total          606                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iocache.overallMisses::lupio_blk          606                       # number of overall misses (Count)
system.cache_hierarchy.iocache.overallMisses::total          606                       # number of overall misses (Count)
system.cache_hierarchy.iocache.demandMissLatency::lupio_blk     89265000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iocache.demandMissLatency::total     89265000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iocache.overallMissLatency::lupio_blk     89265000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iocache.overallMissLatency::total     89265000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iocache.demandAccesses::lupio_blk          606                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iocache.demandAccesses::total          606                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iocache.overallAccesses::lupio_blk          606                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iocache.overallAccesses::total          606                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iocache.demandMissRate::lupio_blk            1                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iocache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iocache.overallMissRate::lupio_blk            1                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iocache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iocache.demandAvgMissLatency::lupio_blk 147301.980198                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iocache.demandAvgMissLatency::total 147301.980198                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMissLatency::lupio_blk 147301.980198                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMissLatency::total 147301.980198                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iocache.writebacks::writebacks           67                       # number of writebacks (Count)
system.cache_hierarchy.iocache.writebacks::total           67                       # number of writebacks (Count)
system.cache_hierarchy.iocache.demandMshrMisses::lupio_blk          606                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iocache.demandMshrMisses::total          606                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iocache.overallMshrMisses::lupio_blk          606                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iocache.overallMshrMisses::total          606                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iocache.demandMshrMissLatency::lupio_blk     58958007                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.demandMshrMissLatency::total     58958007                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.overallMshrMissLatency::lupio_blk     58958007                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.overallMshrMissLatency::total     58958007                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.demandMshrMissRate::lupio_blk            1                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iocache.overallMshrMissRate::lupio_blk            1                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iocache.demandAvgMshrMissLatency::lupio_blk 97290.440594                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.demandAvgMshrMissLatency::total 97290.440594                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMshrMissLatency::lupio_blk 97290.440594                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMshrMissLatency::total 97290.440594                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.replacements          602                       # number of replacements (Count)
system.cache_hierarchy.iocache.ReadReq.misses::lupio_blk          539                       # number of ReadReq misses (Count)
system.cache_hierarchy.iocache.ReadReq.misses::total          539                       # number of ReadReq misses (Count)
system.cache_hierarchy.iocache.ReadReq.missLatency::lupio_blk     81247000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.missLatency::total     81247000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.accesses::lupio_blk          539                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.ReadReq.accesses::total          539                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.ReadReq.missRate::lupio_blk            1                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.avgMissLatency::lupio_blk 150736.549165                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.avgMissLatency::total 150736.549165                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.mshrMisses::lupio_blk          539                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iocache.ReadReq.mshrMisses::total          539                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iocache.ReadReq.mshrMissLatency::lupio_blk     54297000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.mshrMissLatency::total     54297000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.mshrMissRate::lupio_blk            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::lupio_blk 100736.549165                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::total 100736.549165                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteLineReq.misses::lupio_blk           61                       # number of WriteLineReq misses (Count)
system.cache_hierarchy.iocache.WriteLineReq.misses::total           61                       # number of WriteLineReq misses (Count)
system.cache_hierarchy.iocache.WriteLineReq.missLatency::lupio_blk      7308000                       # number of WriteLineReq miss ticks (Tick)
system.cache_hierarchy.iocache.WriteLineReq.missLatency::total      7308000                       # number of WriteLineReq miss ticks (Tick)
system.cache_hierarchy.iocache.WriteLineReq.accesses::lupio_blk           61                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.WriteLineReq.accesses::total           61                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.WriteLineReq.missRate::lupio_blk            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::lupio_blk 119803.278689                       # average WriteLineReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteLineReq.avgMissLatency::total 119803.278689                       # average WriteLineReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteLineReq.mshrMisses::lupio_blk           61                       # number of WriteLineReq MSHR misses (Count)
system.cache_hierarchy.iocache.WriteLineReq.mshrMisses::total           61                       # number of WriteLineReq MSHR misses (Count)
system.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::lupio_blk      4252006                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.WriteLineReq.mshrMissLatency::total      4252006                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::lupio_blk            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::lupio_blk 69705.016393                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteLineReq.avgMshrMissLatency::total 69705.016393                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteReq.misses::lupio_blk            6                       # number of WriteReq misses (Count)
system.cache_hierarchy.iocache.WriteReq.misses::total            6                       # number of WriteReq misses (Count)
system.cache_hierarchy.iocache.WriteReq.missLatency::lupio_blk       710000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.iocache.WriteReq.missLatency::total       710000                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.iocache.WriteReq.accesses::lupio_blk            6                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.WriteReq.accesses::total            6                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.WriteReq.missRate::lupio_blk            1                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteReq.missRate::total            1                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteReq.avgMissLatency::lupio_blk 118333.333333                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteReq.avgMissLatency::total 118333.333333                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteReq.mshrMisses::lupio_blk            6                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.iocache.WriteReq.mshrMisses::total            6                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.iocache.WriteReq.mshrMissLatency::lupio_blk       409001                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.WriteReq.mshrMissLatency::total       409001                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.WriteReq.mshrMissRate::lupio_blk            1                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteReq.mshrMissRate::total            1                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.iocache.WriteReq.avgMshrMissLatency::lupio_blk 68166.833333                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.WriteReq.avgMshrMissLatency::total 68166.833333                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iocache.tags.tagsInUse    15.997298                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.iocache.tags.totalRefs          606                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.iocache.tags.sampledRefs          606                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.iocache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.iocache.tags.occupancies::lupio_blk    15.997298                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.iocache.tags.avgOccs::lupio_blk     0.999831                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iocache.tags.avgOccs::total     0.999831                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.cache_hierarchy.iocache.tags.ageTaskId_1023::1           16                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.iocache.tags.tagAccesses         5454                       # Number of tag accesses (Count)
system.cache_hierarchy.iocache.tags.dataAccesses         5454                       # Number of data accesses (Count)
system.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iptw_caches.demandHits::processor.cores.core.mmu.itb.walker         1414                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iptw_caches.demandHits::total         1414                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iptw_caches.overallHits::processor.cores.core.mmu.itb.walker         1414                       # number of overall hits (Count)
system.cache_hierarchy.iptw_caches.overallHits::total         1414                       # number of overall hits (Count)
system.cache_hierarchy.iptw_caches.demandMisses::processor.cores.core.mmu.itb.walker          184                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iptw_caches.demandMisses::total          184                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iptw_caches.overallMisses::processor.cores.core.mmu.itb.walker          184                       # number of overall misses (Count)
system.cache_hierarchy.iptw_caches.overallMisses::total          184                       # number of overall misses (Count)
system.cache_hierarchy.iptw_caches.demandMissLatency::processor.cores.core.mmu.itb.walker      2697000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMissLatency::total      2697000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMissLatency::processor.cores.core.mmu.itb.walker      2697000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMissLatency::total      2697000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandAccesses::processor.cores.core.mmu.itb.walker         1598                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.demandAccesses::total         1598                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.overallAccesses::processor.cores.core.mmu.itb.walker         1598                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.overallAccesses::total         1598                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.demandMissRate::processor.cores.core.mmu.itb.walker     0.115144                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandMissRate::total     0.115144                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMissRate::processor.cores.core.mmu.itb.walker     0.115144                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMissRate::total     0.115144                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandAvgMissLatency::processor.cores.core.mmu.itb.walker 14657.608696                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iptw_caches.demandAvgMissLatency::total 14657.608696                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMissLatency::processor.cores.core.mmu.itb.walker 14657.608696                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMissLatency::total 14657.608696                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iptw_caches.writebacks::writebacks          183                       # number of writebacks (Count)
system.cache_hierarchy.iptw_caches.writebacks::total          183                       # number of writebacks (Count)
system.cache_hierarchy.iptw_caches.demandMshrMisses::processor.cores.core.mmu.itb.walker          184                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iptw_caches.demandMshrMisses::total          184                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iptw_caches.overallMshrMisses::processor.cores.core.mmu.itb.walker          184                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iptw_caches.overallMshrMisses::total          184                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iptw_caches.demandMshrMissLatency::processor.cores.core.mmu.itb.walker      2513000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMshrMissLatency::total      2513000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMshrMissLatency::processor.cores.core.mmu.itb.walker      2513000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMshrMissLatency::total      2513000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMshrMissRate::processor.cores.core.mmu.itb.walker     0.115144                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandMshrMissRate::total     0.115144                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMshrMissRate::processor.cores.core.mmu.itb.walker     0.115144                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMshrMissRate::total     0.115144                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 13657.608696                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::total 13657.608696                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 13657.608696                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::total 13657.608696                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.replacements          183                       # number of replacements (Count)
system.cache_hierarchy.iptw_caches.ReadReq.hits::processor.cores.core.mmu.itb.walker         1410                       # number of ReadReq hits (Count)
system.cache_hierarchy.iptw_caches.ReadReq.hits::total         1410                       # number of ReadReq hits (Count)
system.cache_hierarchy.iptw_caches.ReadReq.misses::processor.cores.core.mmu.itb.walker          184                       # number of ReadReq misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.misses::total          184                       # number of ReadReq misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.missLatency::processor.cores.core.mmu.itb.walker      2697000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.missLatency::total      2697000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.cores.core.mmu.itb.walker         1594                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.ReadReq.accesses::total         1594                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.ReadReq.missRate::processor.cores.core.mmu.itb.walker     0.115433                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.missRate::total     0.115433                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.itb.walker 14657.608696                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::total 14657.608696                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.itb.walker          184                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::total          184                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.itb.walker      2513000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::total      2513000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.115433                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::total     0.115433                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker 13657.608696                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::total 13657.608696                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.WriteReq.hits::processor.cores.core.mmu.itb.walker            4                       # number of WriteReq hits (Count)
system.cache_hierarchy.iptw_caches.WriteReq.hits::total            4                       # number of WriteReq hits (Count)
system.cache_hierarchy.iptw_caches.WriteReq.accesses::processor.cores.core.mmu.itb.walker            4                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.WriteReq.accesses::total            4                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iptw_caches.tags.tagsInUse    39.000283                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.iptw_caches.tags.totalRefs         1579                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.iptw_caches.tags.sampledRefs          183                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.iptw_caches.tags.avgRefs     8.628415                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.iptw_caches.tags.occupancies::processor.cores.core.mmu.itb.walker    39.000283                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.iptw_caches.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.304690                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.304690                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::0            7                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           30                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.312500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.iptw_caches.tags.tagAccesses         6576                       # Number of tag accesses (Count)
system.cache_hierarchy.iptw_caches.tags.dataAccesses         6576                       # Number of data accesses (Count)
system.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.demandHits::processor.cores.core.data      1640839                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1dcaches.demandHits::total      1640839                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1dcaches.overallHits::processor.cores.core.data      1640839                       # number of overall hits (Count)
system.cache_hierarchy.l1dcaches.overallHits::total      1640839                       # number of overall hits (Count)
system.cache_hierarchy.l1dcaches.demandMisses::processor.cores.core.data         9615                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1dcaches.demandMisses::total         9615                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1dcaches.overallMisses::processor.cores.core.data         9615                       # number of overall misses (Count)
system.cache_hierarchy.l1dcaches.overallMisses::total         9615                       # number of overall misses (Count)
system.cache_hierarchy.l1dcaches.demandMissLatency::processor.cores.core.data    161421998                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMissLatency::total    161421998                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMissLatency::processor.cores.core.data    161421998                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMissLatency::total    161421998                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandAccesses::processor.cores.core.data      1650454                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.demandAccesses::total      1650454                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.overallAccesses::processor.cores.core.data      1650454                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.overallAccesses::total      1650454                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.demandMissRate::processor.cores.core.data     0.005826                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandMissRate::total     0.005826                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMissRate::processor.cores.core.data     0.005826                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMissRate::total     0.005826                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.cores.core.data 16788.559334                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 16788.559334                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.cores.core.data 16788.559334                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 16788.559334                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1dcaches.blockedCycles::no_targets         2428                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1dcaches.blockedCauses::no_targets          381                       # number of times access was blocked (Count)
system.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1dcaches.avgBlocked::no_targets     6.372703                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1dcaches.writebacks::writebacks         1158                       # number of writebacks (Count)
system.cache_hierarchy.l1dcaches.writebacks::total         1158                       # number of writebacks (Count)
system.cache_hierarchy.l1dcaches.demandMshrHits::processor.cores.core.data         8526                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1dcaches.demandMshrHits::total         8526                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1dcaches.overallMshrHits::processor.cores.core.data         8526                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1dcaches.overallMshrHits::total         8526                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1dcaches.demandMshrMisses::processor.cores.core.data         1089                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1dcaches.demandMshrMisses::total         1089                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher          502                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::processor.cores.core.data         1089                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::total         1591                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.cores.core.data          216                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrUncacheable::total          216                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.cores.core.data     20988000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMshrMissLatency::total     20988000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher     14049906                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.cores.core.data     20988000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::total     35037906                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.cores.core.data      6336000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total      6336000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.cores.core.data     0.000660                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.000660                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.cores.core.data     0.000660                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.000964                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.cores.core.data 19272.727273                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 19272.727273                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 27987.860558                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.cores.core.data 19272.727273                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 22022.568196                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.cores.core.data 29333.333333                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total 29333.333333                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.replacements         1158                       # number of replacements (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher          502                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total          502                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher     14049906                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total     14049906                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 27987.860558                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 27987.860558                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.hits::processor.cores.core.data       787464                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.hits::total       787464                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.misses::processor.cores.core.data         1584                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.misses::total         1584                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.cores.core.data     36389000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.missLatency::total     36389000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.cores.core.data       789048                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.ReadReq.accesses::total       789048                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.cores.core.data     0.002007                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.002007                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.cores.core.data 22972.853535                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 22972.853535                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.cores.core.data         1033                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total         1033                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.cores.core.data          551                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total          551                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.cores.core.data           72                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total           72                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.cores.core.data      9114000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total      9114000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.cores.core.data      6336000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total      6336000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.cores.core.data     0.000698                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.000698                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.cores.core.data 16540.834846                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 16540.834846                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data        88000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total        88000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.hits::processor.cores.core.data        21430                       # number of SwapReq hits (Count)
system.cache_hierarchy.l1dcaches.SwapReq.hits::total        21430                       # number of SwapReq hits (Count)
system.cache_hierarchy.l1dcaches.SwapReq.misses::processor.cores.core.data            7                       # number of SwapReq misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.misses::total            7                       # number of SwapReq misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.missLatency::processor.cores.core.data       361000                       # number of SwapReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.missLatency::total       361000                       # number of SwapReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.accesses::processor.cores.core.data        21437                       # number of SwapReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.SwapReq.accesses::total        21437                       # number of SwapReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.SwapReq.missRate::processor.cores.core.data     0.000327                       # miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.missRate::total     0.000327                       # miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::processor.cores.core.data 51571.428571                       # average SwapReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::total 51571.428571                       # average SwapReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::processor.cores.core.data            7                       # number of SwapReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::total            7                       # number of SwapReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::processor.cores.core.data       354000                       # number of SwapReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::total       354000                       # number of SwapReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::processor.cores.core.data     0.000327                       # mshr miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::total     0.000327                       # mshr miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::processor.cores.core.data 50571.428571                       # average SwapReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::total 50571.428571                       # average SwapReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.hits::processor.cores.core.data       853375                       # number of WriteReq hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.hits::total       853375                       # number of WriteReq hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.misses::processor.cores.core.data         8031                       # number of WriteReq misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.misses::total         8031                       # number of WriteReq misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.cores.core.data    125032998                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.missLatency::total    125032998                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.cores.core.data       861406                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.WriteReq.accesses::total       861406                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.cores.core.data     0.009323                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.009323                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.cores.core.data 15568.795667                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 15568.795667                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.cores.core.data         7493                       # number of WriteReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total         7493                       # number of WriteReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.cores.core.data          538                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total          538                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.cores.core.data          144                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total          144                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.cores.core.data     11874000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total     11874000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.cores.core.data     0.000625                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.000625                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.cores.core.data 22070.631970                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 22070.631970                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses         1089                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfIssued        19248                       # number of hwpf issued (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUnused           65                       # number of HardPF blocks evicted w/o reference (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUseful         4359                       # number of useful prefetch (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss         3913                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.226465                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l1dcaches.prefetcher.coverage     0.800110                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache        16208                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR         2538                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfLate        18746                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfIdentified        32666                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit        12521                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand            3                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage          722                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage          414                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.tags.tagsInUse   511.873535                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l1dcaches.tags.totalRefs       343434                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l1dcaches.tags.sampledRefs         1170                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l1dcaches.tags.avgRefs   293.533333                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   198.404200                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1dcaches.tags.occupancies::processor.cores.core.data   313.469336                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.387508                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::processor.cores.core.data     0.612245                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::total     0.999753                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022          216                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          296                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::2           28                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::3          187                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::4            1                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0           63                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::3          218                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::4           10                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.421875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.578125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1dcaches.tags.tagAccesses     13376298                       # Number of tag accesses (Count)
system.cache_hierarchy.l1dcaches.tags.dataAccesses     13376298                       # Number of data accesses (Count)
system.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.demandHits::processor.cores.core.inst      1172275                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1icaches.demandHits::total      1172275                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1icaches.overallHits::processor.cores.core.inst      1172275                       # number of overall hits (Count)
system.cache_hierarchy.l1icaches.overallHits::total      1172275                       # number of overall hits (Count)
system.cache_hierarchy.l1icaches.demandMisses::processor.cores.core.inst         2314                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1icaches.demandMisses::total         2314                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1icaches.overallMisses::processor.cores.core.inst         2314                       # number of overall misses (Count)
system.cache_hierarchy.l1icaches.overallMisses::total         2314                       # number of overall misses (Count)
system.cache_hierarchy.l1icaches.demandMissLatency::processor.cores.core.inst     54084000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMissLatency::total     54084000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMissLatency::processor.cores.core.inst     54084000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMissLatency::total     54084000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandAccesses::processor.cores.core.inst      1174589                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.demandAccesses::total      1174589                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.overallAccesses::processor.cores.core.inst      1174589                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.overallAccesses::total      1174589                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.demandMissRate::processor.cores.core.inst     0.001970                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.demandMissRate::total     0.001970                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMissRate::processor.cores.core.inst     0.001970                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMissRate::total     0.001970                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.cores.core.inst 23372.515125                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1icaches.demandAvgMissLatency::total 23372.515125                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.cores.core.inst 23372.515125                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMissLatency::total 23372.515125                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1icaches.writebacks::writebacks         1942                       # number of writebacks (Count)
system.cache_hierarchy.l1icaches.writebacks::total         1942                       # number of writebacks (Count)
system.cache_hierarchy.l1icaches.demandMshrHits::processor.cores.core.inst          350                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1icaches.demandMshrHits::total          350                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1icaches.overallMshrHits::processor.cores.core.inst          350                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1icaches.overallMshrHits::total          350                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1icaches.demandMshrMisses::processor.cores.core.inst         1964                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1icaches.demandMshrMisses::total         1964                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1icaches.overallMshrMisses::processor.cores.core.inst         1964                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1icaches.overallMshrMisses::total         1964                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.cores.core.inst     44901000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMshrMissLatency::total     44901000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.cores.core.inst     44901000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMshrMissLatency::total     44901000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMshrMissRate::processor.cores.core.inst     0.001672                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.001672                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMshrMissRate::processor.cores.core.inst     0.001672                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.001672                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.cores.core.inst 22862.016293                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 22862.016293                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.cores.core.inst 22862.016293                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 22862.016293                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.replacements         1942                       # number of replacements (Count)
system.cache_hierarchy.l1icaches.ReadReq.hits::processor.cores.core.inst      1172275                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.hits::total      1172275                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.misses::processor.cores.core.inst         2314                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.misses::total         2314                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.cores.core.inst     54084000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.missLatency::total     54084000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.accesses::processor.cores.core.inst      1174589                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1icaches.ReadReq.accesses::total      1174589                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1icaches.ReadReq.missRate::processor.cores.core.inst     0.001970                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.001970                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.cores.core.inst 23372.515125                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 23372.515125                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.cores.core.inst          350                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrHits::total          350                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.cores.core.inst         1964                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total         1964                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.cores.core.inst     44901000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total     44901000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.cores.core.inst     0.001672                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.001672                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.cores.core.inst 22862.016293                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 22862.016293                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.prefetcher.demandMshrMisses         1964                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l1icaches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l1icaches.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l1icaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.tags.tagsInUse   511.998318                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l1icaches.tags.totalRefs       220558                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l1icaches.tags.sampledRefs         1963                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l1icaches.tags.avgRefs   112.357616                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l1icaches.tags.occupancies::processor.cores.core.inst   511.998318                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1icaches.tags.avgOccs::processor.cores.core.inst     0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1icaches.tags.avgOccs::total     0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::0          127                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3          385                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1icaches.tags.tagAccesses      9398675                       # Number of tag accesses (Count)
system.cache_hierarchy.l1icaches.tags.dataAccesses      9398675                       # Number of data accesses (Count)
system.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2buses.transDist::ReadReq           72                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadResp         3900                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WriteReq          144                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WriteResp          144                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WritebackDirty         1477                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WritebackClean         2421                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::HardPFReq           26                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::UpgradeReq          430                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::UpgradeResp          430                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadExReq          122                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadExResp          121                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadSharedReq         3933                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::InvalidateReq           55                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.l1icaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         5847                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.l1dcaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         5201                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.iptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port          516                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.dptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port          626                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount::total        12190                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.l1icaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port       248512                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.l1dcaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port       175968                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.iptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port        21248                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.dptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port        26048                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize::total       471776                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.snoops            1504                       # Total snoops (Count)
system.cache_hierarchy.l2buses.snoopTraffic        57920                       # Total snoop traffic (Byte)
system.cache_hierarchy.l2buses.snoopFanout::samples         5178                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::mean     0.155852                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::stdev     0.386469                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::0         4417     85.30%     85.30% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::1          715     13.81%     99.11% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::2           46      0.89%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::total         5178                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2buses.reqLayer0.occupancy     14846961                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer0.occupancy      5891997                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer1.occupancy      4222000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer2.occupancy       552999                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer3.occupancy       657000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.snoopLayer0.occupancy      1248000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.snoop_filter.totRequests         7469                       # Total number of requests made to the snoop filter. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests         3865                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests          375                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.totSnoops          434                       # Total number of snoops made to the snoop filter. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops          434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher          399                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.mmu.dtb.walker          188                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.mmu.itb.walker          149                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.inst         1637                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.data          609                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::total         2982                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher          399                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.mmu.dtb.walker          188                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.mmu.itb.walker          149                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.inst         1637                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.data          609                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::total         2982                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.demandMisses::cache_hierarchy.l1dcaches.prefetcher          103                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.inst          305                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.data           51                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::total          459                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.overallMisses::cache_hierarchy.l1dcaches.prefetcher          103                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.inst          305                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.data           51                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::total          459                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher      7529991                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.inst     22168000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.data      3306000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::total     33003991                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher      7529991                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.inst     22168000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.data      3306000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::total     33003991                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher          502                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.mmu.dtb.walker          188                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.mmu.itb.walker          149                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.inst         1942                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.data          660                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::total         3441                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher          502                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.mmu.dtb.walker          188                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.mmu.itb.walker          149                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.inst         1942                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.data          660                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::total         3441                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.205179                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.inst     0.157055                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.data     0.077273                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::total     0.133391                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.205179                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.inst     0.157055                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.data     0.077273                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::total     0.133391                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 73106.708738                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.inst 72681.967213                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.data 64823.529412                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::total 71904.119826                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 73106.708738                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.inst 72681.967213                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.data 64823.529412                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::total 71904.119826                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l2caches.writebacks::writebacks          396                       # number of writebacks (Count)
system.cache_hierarchy.l2caches.writebacks::total          396                       # number of writebacks (Count)
system.cache_hierarchy.l2caches.demandMshrHits::cache_hierarchy.l1dcaches.prefetcher           12                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l2caches.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l2caches.overallMshrHits::cache_hierarchy.l1dcaches.prefetcher           12                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l2caches.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher           91                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.inst          305                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.data           51                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::total          447                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher           91                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l2caches.prefetcher           15                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.inst          305                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.data           51                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::total          462                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrUncacheable::processor.cores.core.data          216                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l2caches.overallMshrUncacheable::total          216                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l2caches.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher      6766991                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.inst     21863000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.data      3255000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::total     31884991                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher      6766991                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l2caches.prefetcher       909990                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.inst     21863000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.data      3255000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::total     32794981                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrUncacheableLatency::processor.cores.core.data      6048000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrUncacheableLatency::total      6048000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.181275                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.inst     0.157055                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.data     0.077273                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::total     0.129904                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.181275                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l2caches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.inst     0.157055                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.data     0.077273                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::total     0.134263                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 74362.538462                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.inst 71681.967213                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.data 63823.529412                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 71331.076063                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 74362.538462                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l2caches.prefetcher        60666                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.inst 71681.967213                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.data 63823.529412                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 70984.807359                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::processor.cores.core.data        28000                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::total        28000                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.replacements          396                       # number of replacements (Count)
system.cache_hierarchy.l2caches.HardPFReq.mshrMisses::cache_hierarchy.l2caches.prefetcher           15                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l2caches.HardPFReq.mshrMisses::total           15                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l2caches.HardPFReq.mshrMissLatency::cache_hierarchy.l2caches.prefetcher       909990                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.HardPFReq.mshrMissLatency::total       909990                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.HardPFReq.mshrMissRate::cache_hierarchy.l2caches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l2caches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l2caches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2caches.prefetcher        60666                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.HardPFReq.avgMshrMissLatency::total        60666                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.InvalidateReq.hits::processor.cores.core.data            3                       # number of InvalidateReq hits (Count)
system.cache_hierarchy.l2caches.InvalidateReq.hits::total            3                       # number of InvalidateReq hits (Count)
system.cache_hierarchy.l2caches.InvalidateReq.accesses::processor.cores.core.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.InvalidateReq.accesses::total            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.hits::processor.cores.core.data           94                       # number of ReadExReq hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.hits::total           94                       # number of ReadExReq hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.misses::processor.cores.core.data           22                       # number of ReadExReq misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.misses::total           22                       # number of ReadExReq misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.cores.core.data      1242000                       # number of ReadExReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.missLatency::total      1242000                       # number of ReadExReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.accesses::processor.cores.core.data          116                       # number of ReadExReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.accesses::total          116                       # number of ReadExReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.missRate::processor.cores.core.data     0.189655                       # miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.189655                       # miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.cores.core.data 56454.545455                       # average ReadExReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total 56454.545455                       # average ReadExReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.cores.core.data           22                       # number of ReadExReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total           22                       # number of ReadExReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.cores.core.data      1220000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total      1220000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.cores.core.data     0.189655                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.189655                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.cores.core.data 55454.545455                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total 55454.545455                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::processor.cores.core.data           72                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::total           72                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::processor.cores.core.data      6048000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::total      6048000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data        84000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::total        84000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher          399                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.mmu.dtb.walker          188                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.mmu.itb.walker          149                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.inst         1637                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.data          515                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::total         2888                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher          103                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.inst          305                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.data           29                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::total          437                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher      7529991                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.inst     22168000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.data      2064000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total     31761991                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher          502                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.mmu.dtb.walker          188                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.mmu.itb.walker          149                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.inst         1942                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.data          544                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::total         3325                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.205179                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.inst     0.157055                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.data     0.053309                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.131429                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 73106.708738                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.inst 72681.967213                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.data 71172.413793                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 72681.901602                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches.prefetcher           12                       # number of ReadSharedReq MSHR hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrHits::total           12                       # number of ReadSharedReq MSHR hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher           91                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.inst          305                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.data           29                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total          425                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher      6766991                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.inst     21863000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.data      2035000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total     30664991                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.181275                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.157055                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.053309                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.127820                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 74362.538462                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 71681.967213                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 70172.413793                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 72152.920000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.hits::processor.cores.core.data           21                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.hits::total           21                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.misses::processor.cores.core.data          409                       # number of UpgradeReq misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.misses::total          409                       # number of UpgradeReq misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.missLatency::processor.cores.core.data      8382999                       # number of UpgradeReq miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.missLatency::total      8382999                       # number of UpgradeReq miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.cores.core.data          430                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::total          430                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.missRate::processor.cores.core.data     0.951163                       # miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.missRate::total     0.951163                       # miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.avgMissLatency::processor.cores.core.data 20496.330073                       # average UpgradeReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.avgMissLatency::total 20496.330073                       # average UpgradeReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::processor.cores.core.data          409                       # number of UpgradeReq MSHR misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::total          409                       # number of UpgradeReq MSHR misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::processor.cores.core.data      7973000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::total      7973000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::processor.cores.core.data     0.951163                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::total     0.951163                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::processor.cores.core.data 19493.887531                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::total 19493.887531                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.cores.core.data          144                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total          144                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.WritebackClean.hits::writebacks         2054                       # number of WritebackClean hits (Count)
system.cache_hierarchy.l2caches.WritebackClean.hits::total         2054                       # number of WritebackClean hits (Count)
system.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks         2054                       # number of WritebackClean accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackClean.accesses::total         2054                       # number of WritebackClean accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks         1187                       # number of WritebackDirty hits (Count)
system.cache_hierarchy.l2caches.WritebackDirty.hits::total         1187                       # number of WritebackDirty hits (Count)
system.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks         1187                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackDirty.accesses::total         1187                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2caches.prefetcher.demandMshrMisses          447                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l2caches.prefetcher.pfIssued           15                       # number of hwpf issued (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUnused            4                       # number of HardPF blocks evicted w/o reference (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUseful            3                       # number of useful prefetch (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l2caches.prefetcher.accuracy     0.200000                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l2caches.prefetcher.coverage     0.006667                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l2caches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l2caches.prefetcher.pfIdentified           19                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l2caches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l2caches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l2caches.prefetcher.pfRemovedDemand            4                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l2caches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l2caches.prefetcher.pfSpanPage            1                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l2caches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2caches.tags.tagsInUse  8189.650829                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l2caches.tags.totalRefs         1203                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l2caches.tags.sampledRefs          457                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l2caches.tags.avgRefs     2.632385                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l2caches.tags.occupancies::writebacks   554.970257                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  2311.814903                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l2caches.prefetcher   439.352763                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.mmu.dtb.walker    51.255836                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.mmu.itb.walker           20                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.inst  3737.612906                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.data  1074.644165                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.067745                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.282204                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l2caches.prefetcher     0.053632                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.006257                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.002441                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.inst     0.456252                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.data     0.131182                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::total     0.999713                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022         2755                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024         5436                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1022::3          227                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1022::4         2528                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::3          618                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::4         4812                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.336304                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.663574                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l2caches.tags.tagAccesses       114298                       # Number of tag accesses (Count)
system.cache_hierarchy.l2caches.tags.dataAccesses       114298                       # Number of data accesses (Count)
system.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.transDist::ReadReq           72                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadResp         1051                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WriteReq          144                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WriteResp          144                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WritebackDirty          357                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WritebackClean          103                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::CleanEvict          535                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::UpgradeReq          415                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadExReq           22                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadExResp           22                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadSharedReq          979                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::InvalidateReq           61                       # Transaction distribution (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.iocache.mem_side_port::system.memory.mem_ctrl.port         1336                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.iocache.mem_side_port::total         1336                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.memory.mem_ctrl.port         1656                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_pic.pio           72                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.bridge.cpu_side_port          360                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::total         2088                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount::total         3424                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.iocache.mem_side_port::system.memory.mem_ctrl.port        12480                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.iocache.mem_side_port::total        12480                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.memory.mem_ctrl.port        50240                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_pic.pio          144                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.bridge.cpu_side_port          720                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::total        51104                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize::total        63584                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.snoops              481                       # Total snoops (Count)
system.cache_hierarchy.membus.snoopTraffic        30784                       # Total snoop traffic (Byte)
system.cache_hierarchy.membus.snoopFanout::samples         1693                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::mean     0.378618                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::stdev     0.485186                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::0         1052     62.14%     62.14% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::1          641     37.86%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::total         1693                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.reqLayer0.occupancy      2932010                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer4.occupancy        36000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer4.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer6.occupancy       324000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer6.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.respLayer1.occupancy      1139000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.respLayer2.occupancy      1336741                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.snoop_filter.totRequests         2472                       # Total number of requests made to the snoop filter. (Count)
system.cache_hierarchy.membus.snoop_filter.hitSingleRequests         1410                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.hitMultiRequests          637                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
system.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.clint.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   575                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  575                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  211                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 211                       # Transaction distribution (Count)
system.iobus.pktCount_system.lupio_blk.dma::system.cache_hierarchy.iocache.cpu_side_port         1212                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.lupio_blk.dma::total         1212                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lupio_blk.pio          360                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total          360                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     1572                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.lupio_blk.dma::system.cache_hierarchy.iocache.cpu_side_port        36864                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.lupio_blk.dma::total        36864                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.lupio_blk.pio          720                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total          720                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     37584                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy               863000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer1.occupancy               324000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy             2671000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              216000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.lupio_blk.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_ipi.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_pic.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_rng.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_rtc.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_sys.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_tmr.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_tty.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.memory.mem_ctrl.avgPriority_writebacks::samples       460.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples        50.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_cache_hierarchy.l2caches.prefetcher::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_lupio_blk::samples       128.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples       304.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.data::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.memory.mem_ctrl.priorityMaxLatency 0.000507476750                       # per QoS priority maximum request to response latency (Second)
system.memory.mem_ctrl.numReadWriteTurnArounds           25                       # Number of turnarounds from READ to WRITE (Count)
system.memory.mem_ctrl.numWriteReadTurnArounds           25                       # Number of turnarounds from WRITE to READ (Count)
system.memory.mem_ctrl.numStayReadState          2239                       # Number of times bus staying in READ state (Count)
system.memory.mem_ctrl.numStayWriteState          437                       # Number of times bus staying in WRITE state (Count)
system.memory.mem_ctrl.readReqs                   520                       # Number of read requests accepted (Count)
system.memory.mem_ctrl.writeReqs                  460                       # Number of write requests accepted (Count)
system.memory.mem_ctrl.readBursts                 520                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.memory.mem_ctrl.writeBursts                460                       # Number of controller write bursts, including those merged in the write queue (Count)
system.memory.mem_ctrl.servicedByWrQ                4                       # Number of controller read bursts serviced by the write queue (Count)
system.memory.mem_ctrl.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
system.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.memory.mem_ctrl.avgRdQLen                11.45                       # Average read queue length when enqueuing ((Count/Tick))
system.memory.mem_ctrl.avgWrQLen                18.66                       # Average write queue length when enqueuing ((Count/Tick))
system.memory.mem_ctrl.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
system.memory.mem_ctrl.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
system.memory.mem_ctrl.readPktSize::0               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::1               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::2               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::3               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::4               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::5               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::6             520                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::0              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::1              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::2              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::3              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::4              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::5              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::6            460                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.rdQLenPdf::0               298                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::1                58                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::2                29                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::3                20                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::4                15                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::5                10                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::6                10                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::7                 9                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::8                 9                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::9                 9                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::10                9                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::11                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::12                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::13                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::14                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::15                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::15                9                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::16               10                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::17               24                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::18               25                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::19               25                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::20               27                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::21               25                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::22               26                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::23               25                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::24               24                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::25               25                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::26               25                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::27               26                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::28               26                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::29               57                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::30               31                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::31               25                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::32               25                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdPerTurnAround::samples           25                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::mean    15.360000                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::gmean    14.660107                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::stdev     3.534119                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::3            1      4.00%      4.00% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::10            2      8.00%     12.00% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::12            1      4.00%     16.00% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::13            1      4.00%     20.00% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::15            1      4.00%     24.00% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::16           11     44.00%     68.00% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::17            2      8.00%     76.00% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::18            4     16.00%     92.00% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::19            1      4.00%     96.00% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::20            1      4.00%    100.00% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::total           25                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.wrPerTurnAround::samples           25                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::mean    18.480000                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::gmean    18.082558                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::stdev     4.350479                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::16           15     60.00%     60.00% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::18            4     16.00%     76.00% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::19            1      4.00%     80.00% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::20            1      4.00%     84.00% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::25            1      4.00%     88.00% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::27            1      4.00%     92.00% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::29            1      4.00%     96.00% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::30            1      4.00%    100.00% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::total           25                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.bytesReadWrQ               256                       # Total number of bytes read from write queue (Byte)
system.memory.mem_ctrl.bytesReadSys             33280                       # Total read bytes from the system interface side (Byte)
system.memory.mem_ctrl.bytesWrittenSys          29440                       # Total written bytes from the system interface side (Byte)
system.memory.mem_ctrl.avgRdBWSys        9424574.23749587                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.memory.mem_ctrl.avgWrBWSys        8337123.36393866                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.memory.mem_ctrl.totGap              3531931000                       # Total gap between requests (Tick)
system.memory.mem_ctrl.avgGap              3604011.22                       # Average gap between requests ((Tick/Count))
system.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher         3200                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2caches.prefetcher          384                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::lupio_blk         8192                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst        19456                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.data         1792                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorWriteBytes::writebacks        29568                       # Per-requestor bytes write to memory (Byte)
system.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 906209.061297680018                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2caches.prefetcher 108745.087355721596                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::lupio_blk 2319895.196922061034                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst 5509751.092689894140                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.data 507477.074326700822                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorWriteRate::writebacks 8373371.726390563883                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher           50                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2caches.prefetcher            6                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::lupio_blk          128                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst          305                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.data           31                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorWriteAccesses::writebacks          460                       # Per-requestor write serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher      1723752                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2caches.prefetcher       169500                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::lupio_blk      8632000                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst      9268000                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.data       893000                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorWriteTotalLat::writebacks  16414454750                       # Per-requestor write total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     34475.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2caches.prefetcher     28250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::lupio_blk     67437.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst     30386.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.data     28806.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorWriteAvgLat::writebacks  35683597.28                       # Per-requestor write average memory access latency ((Tick/Count))
system.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher         3200                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2caches.prefetcher          384                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::lupio_blk         8192                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst        19520                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.data         1984                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::total        33280                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst        19520                       # Number of instructions bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesInstRead::total        19520                       # Number of instructions bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesWritten::writebacks        22848                       # Number of bytes written to this memory (Byte)
system.memory.mem_ctrl.dram.bytesWritten::total        22848                       # Number of bytes written to this memory (Byte)
system.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches.prefetcher           50                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2caches.prefetcher            6                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::lupio_blk          128                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.inst          305                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.data           31                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::total          520                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numWrites::writebacks          357                       # Number of write requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numWrites::total          357                       # Number of write requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher       906209                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2caches.prefetcher       108745                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::lupio_blk      2319895                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst      5527875                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.data       561850                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::total      9424574                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst      5527875                       # Instruction read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwInstRead::total      5527875                       # Instruction read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwWrite::writebacks      6470333                       # Write bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwWrite::total      6470333                       # Write bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::writebacks      6470333                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher       906209                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2caches.prefetcher       108745                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::lupio_blk      2319895                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst      5527875                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.data       561850                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::total     15894907                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.readBursts            516                       # Number of DRAM read bursts (Count)
system.memory.mem_ctrl.dram.writeBursts           462                       # Number of DRAM write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::0           17                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::1           18                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::2           62                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::3           19                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::4           76                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::5          169                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::6           70                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::7           10                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::8            7                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::9            6                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::10            8                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::11           18                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::12           32                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::13            2                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::14            2                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::0           39                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::1           25                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::2           19                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::3           74                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::4           32                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::5           17                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::6           25                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::7            6                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::8           31                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::9           22                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::10           61                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::11           13                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::12           37                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::13           16                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::14           34                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::15           11                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.totQLat          11011252                       # Total ticks spent queuing (Tick)
system.memory.mem_ctrl.dram.totBusLat         2580000                       # Total ticks spent in databus transfers (Tick)
system.memory.mem_ctrl.dram.totMemAccLat     20686252                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.memory.mem_ctrl.dram.avgQLat          21339.64                       # Average queueing delay per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.avgBusLat         5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.avgMemAccLat     40089.64                       # Average memory access latency per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.readRowHits           418                       # Number of row buffer hits during reads (Count)
system.memory.mem_ctrl.dram.writeRowHits          263                       # Number of row buffer hits during writes (Count)
system.memory.mem_ctrl.dram.readRowHitRate        81.01                       # Row buffer hit rate for reads (Ratio)
system.memory.mem_ctrl.dram.writeRowHitRate        56.93                       # Row buffer hit rate for writes (Ratio)
system.memory.mem_ctrl.dram.bytesPerActivate::samples          293                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::mean   212.313993                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::gmean   137.930723                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::stdev   244.436976                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::0-127          131     44.71%     44.71% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::128-255           80     27.30%     72.01% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::256-383           39     13.31%     85.32% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::384-511           12      4.10%     89.42% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::512-639            7      2.39%     91.81% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::640-767            6      2.05%     93.86% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::896-1023            2      0.68%     94.54% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           16      5.46%    100.00% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::total          293                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesRead           33024                       # Total bytes read (Byte)
system.memory.mem_ctrl.dram.bytesWritten        29568                       # Total bytes written (Byte)
system.memory.mem_ctrl.dram.avgRdBW          9.352078                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.memory.mem_ctrl.dram.avgWrBW          8.373372                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.memory.mem_ctrl.dram.peakBW           12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.memory.mem_ctrl.dram.busUtil              0.14                       # Data bus utilization in percentage (Ratio)
system.memory.mem_ctrl.dram.busUtilRead          0.07                       # Data bus utilization in percentage for reads (Ratio)
system.memory.mem_ctrl.dram.busUtilWrite         0.07                       # Data bus utilization in percentage for writes (Ratio)
system.memory.mem_ctrl.dram.pageHitRate         69.63                       # Row buffer hit rate, read and write combined (Ratio)
system.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.memory.mem_ctrl.dram.rank0.actEnergy      1228080                       # Energy for activate commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.preEnergy       641355                       # Energy for precharge commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.readEnergy      3148740                       # Energy for read commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.writeEnergy      1237140                       # Energy for write commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.refreshEnergy 278431920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.actBackEnergy    100797660                       # Energy for active background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.preBackEnergy   1271024160                       # Energy for precharge background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.totalEnergy   1656509055                       # Total energy per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.averagePower   469.107349                       # Core power per rank (mW) (Watt)
system.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE   3303292750                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::REF    118040000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT    109919250                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.actEnergy       892500                       # Energy for activate commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.preEnergy       470580                       # Energy for precharge commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.readEnergy       535500                       # Energy for read commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.writeEnergy      1174500                       # Energy for write commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.refreshEnergy 278431920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.actBackEnergy     82333080                       # Energy for active background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.preBackEnergy   1286573280                       # Energy for precharge background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.totalEnergy   1650411360                       # Total energy per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.averagePower   467.380540                       # Core power per rank (mW) (Watt)
system.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3343965000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::REF    118040000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     69247000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.pic.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.numCycles         3531194                       # Number of cpu cycles simulated (Cycle)
system.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.processor.cores.core.instsAdded        6587452                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.processor.cores.core.nonSpecInstsAdded       208451                       # Number of non-speculative instructions added to the IQ (Count)
system.processor.cores.core.instsIssued       6471947                       # Number of instructions issued (Count)
system.processor.cores.core.squashedInstsIssued         1988                       # Number of squashed instructions issued (Count)
system.processor.cores.core.squashedInstsExamined       995777                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.processor.cores.core.squashedOperandsExamined       440958                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.processor.cores.core.squashedNonSpecRemoved        56462                       # Number of squashed non-spec instructions that were removed (Count)
system.processor.cores.core.numIssuedDist::samples      3519499                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::mean     1.838883                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::stdev     2.250603                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::0      1584135     45.01%     45.01% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::1       512850     14.57%     59.58% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::2       311366      8.85%     68.43% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::3       234639      6.67%     75.10% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::4       305469      8.68%     83.77% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::5       244175      6.94%     90.71% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::6       162600      4.62%     95.33% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::7       100023      2.84%     98.17% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::8        64242      1.83%    100.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::total      3519499                       # Number of insts issued each cycle (Count)
system.processor.cores.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::mlb            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntAlu        19966      9.83%      9.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntMult        72446     35.68%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntDiv            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatAdd            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatCmp            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatCvt            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMult            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMultAcc            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatDiv            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMisc            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatSqrt            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAdd            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAddAcc            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAlu            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdCmp            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdCvt            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMisc            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMult            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMultAcc            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShift            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShiftAcc            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdDiv            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSqrt            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatAdd            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatAlu            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatCmp            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatCvt            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatDiv            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMisc            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMult            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMultAcc            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatSqrt            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceAdd            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceAlu            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceCmp            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAes            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAesMix            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha1Hash            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha1Hash2            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha256Hash            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha256Hash2            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShaSigma2            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShaSigma3            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdPredAlu            0      0.00%     45.51% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::MemRead        53502     26.35%     71.86% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::MemWrite        56634     27.89%     99.75% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMemRead          300      0.15%     99.90% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMemWrite          213      0.10%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statIssuedInstType_0::No_OpClass       130544      2.02%      2.02% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::mlb          151      0.00%      2.02% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntAlu      4013483     62.01%     64.03% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntMult       219189      3.39%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntDiv           57      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatAdd            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatCmp            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatCvt            2      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMult            1      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatDiv            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMisc            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatSqrt            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAdd            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAlu            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdCmp            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdCvt            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMisc            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMult            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShift            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdDiv            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSqrt            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAes            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAesMix            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.42% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::MemRead      1191789     18.41%     85.84% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::MemWrite       913527     14.12%     99.95% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMemRead         1602      0.02%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMemWrite         1602      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::total      6471947                       # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.issueRate        1.832793                       # Inst issue rate ((Count/Cycle))
system.processor.cores.core.fuBusy             203061                       # FU busy when requested (Count)
system.processor.cores.core.fuBusyRate       0.031376                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.processor.cores.core.intInstQueueReads     16661515                       # Number of integer instruction queue reads (Count)
system.processor.cores.core.intInstQueueWrites      7810772                       # Number of integer instruction queue writes (Count)
system.processor.cores.core.intInstQueueWakeupAccesses      6428246                       # Number of integer instruction queue wakeup accesses (Count)
system.processor.cores.core.fpInstQueueReads         6927                       # Number of floating instruction queue reads (Count)
system.processor.cores.core.fpInstQueueWrites         3208                       # Number of floating instruction queue writes (Count)
system.processor.cores.core.fpInstQueueWakeupAccesses         3207                       # Number of floating instruction queue wakeup accesses (Count)
system.processor.cores.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
system.processor.cores.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
system.processor.cores.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.processor.cores.core.intAluAccesses      6540744                       # Number of integer alu accesses (Count)
system.processor.cores.core.fpAluAccesses         3720                       # Number of floating point alu accesses (Count)
system.processor.cores.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
system.processor.cores.core.numInsts          6438916                       # Number of executed instructions (Count)
system.processor.cores.core.numLoadInsts      1156226                       # Number of load instructions executed (Count)
system.processor.cores.core.numSquashedInsts        32148                       # Number of squashed instructions skipped in execute (Count)
system.processor.cores.core.numSwp                  0                       # Number of swp insts executed (Count)
system.processor.cores.core.numNop                  0                       # Number of nop insts executed (Count)
system.processor.cores.core.numRefs           2080935                       # Number of memory reference insts executed (Count)
system.processor.cores.core.numBranches        822470                       # Number of branches executed (Count)
system.processor.cores.core.numStoreInsts       924709                       # Number of stores executed (Count)
system.processor.cores.core.numRate          1.823439                       # Inst execution rate ((Count/Cycle))
system.processor.cores.core.timesIdled            375                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.processor.cores.core.idleCycles          11695                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.processor.cores.core.committedInsts      5789408                       # Number of Instructions Simulated (Count)
system.processor.cores.core.committedOps      5800126                       # Number of Ops (including micro ops) Simulated (Count)
system.processor.cores.core.cpi              0.609940                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.processor.cores.core.totalCpi         0.609940                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.processor.cores.core.ipc              1.639504                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.processor.cores.core.totalIpc         1.639504                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.processor.cores.core.intRegfileReads      7651495                       # Number of integer regfile reads (Count)
system.processor.cores.core.intRegfileWrites      4936012                       # Number of integer regfile writes (Count)
system.processor.cores.core.fpRegfileReads         1605                       # Number of floating regfile reads (Count)
system.processor.cores.core.fpRegfileWrites         1604                       # Number of floating regfile writes (Count)
system.processor.cores.core.miscRegfileReads     46071793                       # number of misc regfile reads (Count)
system.processor.cores.core.miscRegfileWrites         2302                       # number of misc regfile writes (Count)
system.processor.cores.core.MemDepUnit__0.insertedLoads      1251976                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__0.insertedStores      1033437                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__0.conflictingLoads       638902                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__0.conflictingStores       430623                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.branchPred.lookups      1107011                       # Number of BP lookups (Count)
system.processor.cores.core.branchPred.condPredicted       328046                       # Number of conditional branches predicted (Count)
system.processor.cores.core.branchPred.condIncorrect         5869                       # Number of conditional branches incorrect (Count)
system.processor.cores.core.branchPred.BTBLookups       163072                       # Number of BTB lookups (Count)
system.processor.cores.core.branchPred.BTBHits       159158                       # Number of BTB hits (Count)
system.processor.cores.core.branchPred.BTBHitRatio     0.975998                       # BTB Hit Ratio (Ratio)
system.processor.cores.core.branchPred.RASUsed       372406                       # Number of times the RAS was used to get a target. (Count)
system.processor.cores.core.branchPred.RASIncorrect          561                       # Number of incorrect RAS predictions. (Count)
system.processor.cores.core.branchPred.indirectLookups       390960                       # Number of indirect predictor lookups. (Count)
system.processor.cores.core.branchPred.indirectHits       377782                       # Number of indirect target hits. (Count)
system.processor.cores.core.branchPred.indirectMisses        13178                       # Number of indirect misses. (Count)
system.processor.cores.core.branchPred.indirectMispredicted         1837                       # Number of mispredicted indirect branches. (Count)
system.processor.cores.core.commit.commitSquashedInsts       993430                       # The number of squashed insts skipped by commit (Count)
system.processor.cores.core.commit.commitNonSpecStalls       151989                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.processor.cores.core.commit.branchMispredicts         5224                       # The number of times a branch was mispredicted (Count)
system.processor.cores.core.commit.numCommittedDist::samples      3379334                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::mean     1.716352                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::stdev     2.591103                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::0      1674338     49.55%     49.55% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::1       768716     22.75%     72.29% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::2       102081      3.02%     75.31% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::3       171606      5.08%     80.39% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::4       131955      3.90%     84.30% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::5       106459      3.15%     87.45% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::6        59158      1.75%     89.20% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::7        22801      0.67%     89.87% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::8       342220     10.13%    100.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::total      3379334                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.instsCommitted      5789408                       # Number of instructions committed (Count)
system.processor.cores.core.commit.opsCommitted      5800126                       # Number of ops (including micro ops) committed (Count)
system.processor.cores.core.commit.memRefs      1882985                       # Number of memory references committed (Count)
system.processor.cores.core.commit.loads       999998                       # Number of loads committed (Count)
system.processor.cores.core.commit.amos         21437                       # Number of atomic instructions committed (Count)
system.processor.cores.core.commit.membars        42944                       # Number of memory barriers committed (Count)
system.processor.cores.core.commit.branches       711628                       # Number of branches committed (Count)
system.processor.cores.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.processor.cores.core.commit.floating         3206                       # Number of committed floating point instructions. (Count)
system.processor.cores.core.commit.integer      5755374                       # Number of committed integer instructions. (Count)
system.processor.cores.core.commit.functionCalls       256257                       # Number of function calls committed. (Count)
system.processor.cores.core.commit.committedInstType_0::No_OpClass       130434      2.25%      2.25% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::mlb          120      0.00%      2.25% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntAlu      3568032     61.52%     63.77% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntMult       218548      3.77%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntDiv           54      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatAdd            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatCmp            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatCvt            2      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMult            1      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatDiv            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMisc            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatSqrt            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAdd            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAlu            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdCmp            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdCvt            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMisc            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMult            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShift            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdDiv            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSqrt            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAes            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAesMix            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.54% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::MemRead      1019783     17.58%     85.12% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::MemWrite       859949     14.83%     99.94% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMemRead         1602      0.03%     99.97% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMemWrite         1601      0.03%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::total      5800126                       # Class of committed instruction (Count)
system.processor.cores.core.commit.commitEligibleSamples       342220                       # number cycles where commit BW limit reached (Cycle)
system.processor.cores.core.decode.idleCycles       172808                       # Number of cycles decode is idle (Cycle)
system.processor.cores.core.decode.blockedCycles      2319067                       # Number of cycles decode is blocked (Cycle)
system.processor.cores.core.decode.runCycles       809229                       # Number of cycles decode is running (Cycle)
system.processor.cores.core.decode.unblockCycles       190912                       # Number of cycles decode is unblocking (Cycle)
system.processor.cores.core.decode.squashCycles        27483                       # Number of cycles decode is squashing (Cycle)
system.processor.cores.core.decode.branchResolved       127410                       # Number of times decode resolved a branch (Count)
system.processor.cores.core.decode.branchMispred          739                       # Number of times decode detected a branch misprediction (Count)
system.processor.cores.core.decode.decodedInsts      7043364                       # Number of instructions handled by decode (Count)
system.processor.cores.core.decode.squashedInsts         3269                       # Number of squashed instructions handled by decode (Count)
system.processor.cores.core.fetch.icacheStallCycles        47339                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.processor.cores.core.fetch.insts       8048684                       # Number of instructions fetch has processed (Count)
system.processor.cores.core.fetch.branches      1107011                       # Number of branches that fetch encountered (Count)
system.processor.cores.core.fetch.predictedBranches       909346                       # Number of branches that fetch has predicted taken (Count)
system.processor.cores.core.fetch.cycles      3438485                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.processor.cores.core.fetch.squashCycles        56384                       # Number of cycles fetch has spent squashing (Cycle)
system.processor.cores.core.fetch.tlbCycles         2694                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.processor.cores.core.fetch.miscStallCycles          900                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.processor.cores.core.fetch.pendingTrapStallCycles         1889                       # Number of stall cycles due to pending traps (Cycle)
system.processor.cores.core.fetch.cacheLines      1174589                       # Number of cache lines fetched (Count)
system.processor.cores.core.fetch.icacheSquashes          995                       # Number of outstanding Icache misses that were squashed (Count)
system.processor.cores.core.fetch.tlbSquashes           62                       # Number of outstanding ITLB misses that were squashed (Count)
system.processor.cores.core.fetch.nisnDist::samples      3519499                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::mean     2.290053                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::stdev     2.996177                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::0      1888118     53.65%     53.65% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::1       198816      5.65%     59.30% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::2       187664      5.33%     64.63% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::3       100335      2.85%     67.48% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::4       264059      7.50%     74.98% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::5       155981      4.43%     79.41% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::6       210262      5.97%     85.39% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::7        27135      0.77%     86.16% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::8       487129     13.84%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::total      3519499                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.branchRate     0.313495                       # Number of branch fetches per cycle (Ratio)
system.processor.cores.core.fetch.rate       2.279309                       # Number of inst fetches per cycle ((Count/Cycle))
system.processor.cores.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
system.processor.cores.core.iew.squashCycles        27483                       # Number of cycles IEW is squashing (Cycle)
system.processor.cores.core.iew.blockCycles       114509                       # Number of cycles IEW is blocking (Cycle)
system.processor.cores.core.iew.unblockCycles          469                       # Number of cycles IEW is unblocking (Cycle)
system.processor.cores.core.iew.dispatchedInsts      6795903                       # Number of instructions dispatched to IQ (Count)
system.processor.cores.core.iew.dispSquashedInsts          934                       # Number of squashed instructions skipped by dispatch (Count)
system.processor.cores.core.iew.dispLoadInsts      1251976                       # Number of dispatched load instructions (Count)
system.processor.cores.core.iew.dispStoreInsts      1033437                       # Number of dispatched store instructions (Count)
system.processor.cores.core.iew.dispNonSpecInsts       142817                       # Number of dispatched non-speculative instructions (Count)
system.processor.cores.core.iew.iqFullEvents           70                       # Number of times the IQ has become full, causing a stall (Count)
system.processor.cores.core.iew.lsqFullEvents          299                       # Number of times the LSQ has become full, causing a stall (Count)
system.processor.cores.core.iew.memOrderViolationEvents        22346                       # Number of memory order violations (Count)
system.processor.cores.core.iew.predictedTakenIncorrect         2406                       # Number of branches that were predicted taken incorrectly (Count)
system.processor.cores.core.iew.predictedNotTakenIncorrect         4965                       # Number of branches that were predicted not taken incorrectly (Count)
system.processor.cores.core.iew.branchMispredicts         7371                       # Number of branch mispredicts detected at execute (Count)
system.processor.cores.core.iew.instsToCommit      6435008                       # Cumulative count of insts sent to commit (Count)
system.processor.cores.core.iew.writebackCount      6431453                       # Cumulative count of insts written-back (Count)
system.processor.cores.core.iew.producerInst      4297054                       # Number of instructions producing a value (Count)
system.processor.cores.core.iew.consumerInst      6461168                       # Number of instructions consuming a value (Count)
system.processor.cores.core.iew.wbRate       1.821325                       # Insts written-back per cycle ((Count/Cycle))
system.processor.cores.core.iew.wbFanout     0.665058                       # Average fanout of values written-back ((Count/Count))
system.processor.cores.core.lsq0.forwLoads       365405                       # Number of loads that had data forwarded from stores (Count)
system.processor.cores.core.lsq0.squashedLoads       251978                       # Number of loads squashed (Count)
system.processor.cores.core.lsq0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed (Count)
system.processor.cores.core.lsq0.memOrderViolation        22346                       # Number of memory ordering violations (Count)
system.processor.cores.core.lsq0.squashedStores       150450                       # Number of stores squashed (Count)
system.processor.cores.core.lsq0.rescheduledLoads          435                       # Number of loads that were rescheduled (Count)
system.processor.cores.core.lsq0.blockedByCache          380                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.processor.cores.core.lsq0.loadToUse::samples       999998                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::mean     2.356487                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::stdev     1.706709                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::0-9       998401     99.84%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::10-19          914      0.09%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::20-29          134      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::30-39           62      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::40-49           47      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::50-59          100      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::60-69          165      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::70-79          134      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::80-89            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::90-99            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::130-139           33      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::150-159            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::160-169            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::180-189            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::max_value          182                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::total       999998                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.mmu.dtb.readHits      1155027                       # read hits (Count)
system.processor.cores.core.mmu.dtb.readMisses          754                       # read misses (Count)
system.processor.cores.core.mmu.dtb.readAccesses      1155781                       # read accesses (Count)
system.processor.cores.core.mmu.dtb.writeHits       924721                       # write hits (Count)
system.processor.cores.core.mmu.dtb.writeMisses          130                       # write misses (Count)
system.processor.cores.core.mmu.dtb.writeAccesses       924851                       # write accesses (Count)
system.processor.cores.core.mmu.dtb.hits      2079748                       # Total TLB (read and write) hits (Count)
system.processor.cores.core.mmu.dtb.misses          884                       # Total TLB (read and write) misses (Count)
system.processor.cores.core.mmu.dtb.accesses      2080632                       # Total TLB (read and write) accesses (Count)
system.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.mmu.itb.readHits      1174634                       # read hits (Count)
system.processor.cores.core.mmu.itb.readMisses          694                       # read misses (Count)
system.processor.cores.core.mmu.itb.readAccesses      1175328                       # read accesses (Count)
system.processor.cores.core.mmu.itb.writeHits            0                       # write hits (Count)
system.processor.cores.core.mmu.itb.writeMisses            0                       # write misses (Count)
system.processor.cores.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.processor.cores.core.mmu.itb.hits      1174634                       # Total TLB (read and write) hits (Count)
system.processor.cores.core.mmu.itb.misses          694                       # Total TLB (read and write) misses (Count)
system.processor.cores.core.mmu.itb.accesses      1175328                       # Total TLB (read and write) accesses (Count)
system.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.power_state.pwrStateResidencyTicks::ON 133195687000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.rename.squashCycles        27483                       # Number of cycles rename is squashing (Cycle)
system.processor.cores.core.rename.idleCycles       254865                       # Number of cycles rename is idle (Cycle)
system.processor.cores.core.rename.blockCycles       117403                       # Number of cycles rename is blocking (Cycle)
system.processor.cores.core.rename.serializeStallCycles      1997139                       # count of cycles rename stalled for serializing inst (Cycle)
system.processor.cores.core.rename.runCycles       915174                       # Number of cycles rename is running (Cycle)
system.processor.cores.core.rename.unblockCycles       207435                       # Number of cycles rename is unblocking (Cycle)
system.processor.cores.core.rename.renamedInsts      6837400                       # Number of instructions processed by rename (Count)
system.processor.cores.core.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full (Count)
system.processor.cores.core.rename.IQFullEvents        72306                       # Number of times rename has blocked due to IQ full (Count)
system.processor.cores.core.rename.LQFullEvents         6349                       # Number of times rename has blocked due to LQ full (Count)
system.processor.cores.core.rename.SQFullEvents         4964                       # Number of times rename has blocked due to SQ full (Count)
system.processor.cores.core.rename.renamedOperands      5191477                       # Number of destination operands rename has renamed (Count)
system.processor.cores.core.rename.lookups      8306340                       # Number of register rename lookups that rename has made (Count)
system.processor.cores.core.rename.intLookups      8120449                       # Number of integer rename lookups (Count)
system.processor.cores.core.rename.fpLookups         1608                       # Number of floating rename lookups (Count)
system.processor.cores.core.rename.committedMaps      4440272                       # Number of HB maps that are committed (Count)
system.processor.cores.core.rename.undoneMaps       751205                       # Number of HB maps that are undone due to squashing (Count)
system.processor.cores.core.rename.serializing       110316                       # count of serializing insts renamed (Count)
system.processor.cores.core.rename.tempSerializing       110401                       # count of temporary serializing insts renamed (Count)
system.processor.cores.core.rename.skidInsts       821543                       # count of insts added to the skid buffer (Count)
system.processor.cores.core.rob.reads         9829796                       # The number of ROB reads (Count)
system.processor.cores.core.rob.writes       13727528                       # The number of ROB writes (Count)
system.processor.cores.core.thread_0.numInsts      5789408                       # Number of Instructions committed (Count)
system.processor.cores.core.thread_0.numOps      5800126                       # Number of Ops committed (Count)
system.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.003104                       # Number of seconds simulated (Second)
simTicks                                   3104140000                       # Number of ticks simulated (Tick)
finalTick                                136299846000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     14.48                       # Real time elapsed on the host (Second)
hostTickRate                                214362779                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     159480                       # Number of bytes of host memory used (Byte)
simInsts                                    190323992                       # Number of instructions simulated (Count)
simOps                                      190797879                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 13143146                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   13175865                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.dptw_caches.demandHits::processor.cores.core.mmu.dtb.walker          691                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.dptw_caches.demandHits::total          691                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.dptw_caches.overallHits::processor.cores.core.mmu.dtb.walker          691                       # number of overall hits (Count)
system.cache_hierarchy.dptw_caches.overallHits::total          691                       # number of overall hits (Count)
system.cache_hierarchy.dptw_caches.demandMisses::processor.cores.core.mmu.dtb.walker           74                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.dptw_caches.demandMisses::total           74                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.dptw_caches.overallMisses::processor.cores.core.mmu.dtb.walker           74                       # number of overall misses (Count)
system.cache_hierarchy.dptw_caches.overallMisses::total           74                       # number of overall misses (Count)
system.cache_hierarchy.dptw_caches.demandMissLatency::processor.cores.core.mmu.dtb.walker      1142000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMissLatency::total      1142000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMissLatency::processor.cores.core.mmu.dtb.walker      1142000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMissLatency::total      1142000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandAccesses::processor.cores.core.mmu.dtb.walker          765                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.demandAccesses::total          765                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.overallAccesses::processor.cores.core.mmu.dtb.walker          765                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.overallAccesses::total          765                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.demandMissRate::processor.cores.core.mmu.dtb.walker     0.096732                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandMissRate::total     0.096732                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMissRate::processor.cores.core.mmu.dtb.walker     0.096732                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMissRate::total     0.096732                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.cores.core.mmu.dtb.walker 15432.432432                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.dptw_caches.demandAvgMissLatency::total 15432.432432                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.cores.core.mmu.dtb.walker 15432.432432                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMissLatency::total 15432.432432                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.dptw_caches.writebacks::writebacks           73                       # number of writebacks (Count)
system.cache_hierarchy.dptw_caches.writebacks::total           73                       # number of writebacks (Count)
system.cache_hierarchy.dptw_caches.demandMshrMisses::processor.cores.core.mmu.dtb.walker           74                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.dptw_caches.demandMshrMisses::total           74                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.dptw_caches.overallMshrMisses::processor.cores.core.mmu.dtb.walker           74                       # number of overall MSHR misses (Count)
system.cache_hierarchy.dptw_caches.overallMshrMisses::total           74                       # number of overall MSHR misses (Count)
system.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.cores.core.mmu.dtb.walker      1068000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMshrMissLatency::total      1068000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.cores.core.mmu.dtb.walker      1068000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMshrMissLatency::total      1068000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.cores.core.mmu.dtb.walker     0.096732                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.096732                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.cores.core.mmu.dtb.walker     0.096732                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.096732                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 14432.432432                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total 14432.432432                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 14432.432432                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total 14432.432432                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.replacements           73                       # number of replacements (Count)
system.cache_hierarchy.dptw_caches.ReadReq.hits::processor.cores.core.mmu.dtb.walker          691                       # number of ReadReq hits (Count)
system.cache_hierarchy.dptw_caches.ReadReq.hits::total          691                       # number of ReadReq hits (Count)
system.cache_hierarchy.dptw_caches.ReadReq.misses::processor.cores.core.mmu.dtb.walker           74                       # number of ReadReq misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.cores.core.mmu.dtb.walker      1142000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.missLatency::total      1142000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.cores.core.mmu.dtb.walker          765                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.ReadReq.accesses::total          765                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.cores.core.mmu.dtb.walker     0.096732                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.096732                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.dtb.walker 15432.432432                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total 15432.432432                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.dtb.walker           74                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total           74                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker      1068000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total      1068000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.096732                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.096732                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker 14432.432432                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total 14432.432432                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.dptw_caches.tags.tagsInUse   108.917957                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.dptw_caches.tags.totalRefs          683                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.dptw_caches.tags.sampledRefs           73                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.dptw_caches.tags.avgRefs     9.356164                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.dptw_caches.tags.occupancies::processor.cores.core.mmu.dtb.walker   108.917957                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.dptw_caches.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.850922                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.dptw_caches.tags.avgOccs::total     0.850922                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024          109                       # Occupied blocks per task id (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3           17                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4           83                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024     0.851562                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.dptw_caches.tags.tagAccesses         3134                       # Number of tag accesses (Count)
system.cache_hierarchy.dptw_caches.tags.dataAccesses         3134                       # Number of data accesses (Count)
system.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iocache.demandMisses::lupio_blk          539                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iocache.demandMisses::total          539                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iocache.overallMisses::lupio_blk          539                       # number of overall misses (Count)
system.cache_hierarchy.iocache.overallMisses::total          539                       # number of overall misses (Count)
system.cache_hierarchy.iocache.demandMissLatency::lupio_blk     80623000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iocache.demandMissLatency::total     80623000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iocache.overallMissLatency::lupio_blk     80623000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iocache.overallMissLatency::total     80623000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iocache.demandAccesses::lupio_blk          539                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iocache.demandAccesses::total          539                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iocache.overallAccesses::lupio_blk          539                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iocache.overallAccesses::total          539                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iocache.demandMissRate::lupio_blk            1                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iocache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iocache.overallMissRate::lupio_blk            1                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iocache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iocache.demandAvgMissLatency::lupio_blk 149578.849722                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iocache.demandAvgMissLatency::total 149578.849722                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMissLatency::lupio_blk 149578.849722                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMissLatency::total 149578.849722                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iocache.demandMshrMisses::lupio_blk          539                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iocache.demandMshrMisses::total          539                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iocache.overallMshrMisses::lupio_blk          539                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iocache.overallMshrMisses::total          539                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iocache.demandMshrMissLatency::lupio_blk     53673000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.demandMshrMissLatency::total     53673000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.overallMshrMissLatency::lupio_blk     53673000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.overallMshrMissLatency::total     53673000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.demandMshrMissRate::lupio_blk            1                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iocache.overallMshrMissRate::lupio_blk            1                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iocache.demandAvgMshrMissLatency::lupio_blk 99578.849722                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.demandAvgMshrMissLatency::total 99578.849722                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMshrMissLatency::lupio_blk 99578.849722                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMshrMissLatency::total 99578.849722                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.replacements          535                       # number of replacements (Count)
system.cache_hierarchy.iocache.ReadReq.misses::lupio_blk          539                       # number of ReadReq misses (Count)
system.cache_hierarchy.iocache.ReadReq.misses::total          539                       # number of ReadReq misses (Count)
system.cache_hierarchy.iocache.ReadReq.missLatency::lupio_blk     80623000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.missLatency::total     80623000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.accesses::lupio_blk          539                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.ReadReq.accesses::total          539                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.ReadReq.missRate::lupio_blk            1                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.avgMissLatency::lupio_blk 149578.849722                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.avgMissLatency::total 149578.849722                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.mshrMisses::lupio_blk          539                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iocache.ReadReq.mshrMisses::total          539                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iocache.ReadReq.mshrMissLatency::lupio_blk     53673000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.mshrMissLatency::total     53673000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.mshrMissRate::lupio_blk            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::lupio_blk 99578.849722                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::total 99578.849722                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iocache.tags.tagsInUse    15.996933                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.iocache.tags.totalRefs          539                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.iocache.tags.sampledRefs          539                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.iocache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.iocache.tags.occupancies::lupio_blk    15.996933                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.iocache.tags.avgOccs::lupio_blk     0.999808                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iocache.tags.avgOccs::total     0.999808                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.cache_hierarchy.iocache.tags.ageTaskId_1023::1           16                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.iocache.tags.tagAccesses         4851                       # Number of tag accesses (Count)
system.cache_hierarchy.iocache.tags.dataAccesses         4851                       # Number of data accesses (Count)
system.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iptw_caches.demandHits::processor.cores.core.mmu.itb.walker          492                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iptw_caches.demandHits::total          492                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iptw_caches.overallHits::processor.cores.core.mmu.itb.walker          492                       # number of overall hits (Count)
system.cache_hierarchy.iptw_caches.overallHits::total          492                       # number of overall hits (Count)
system.cache_hierarchy.iptw_caches.demandMisses::processor.cores.core.mmu.itb.walker           52                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iptw_caches.demandMisses::total           52                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iptw_caches.overallMisses::processor.cores.core.mmu.itb.walker           52                       # number of overall misses (Count)
system.cache_hierarchy.iptw_caches.overallMisses::total           52                       # number of overall misses (Count)
system.cache_hierarchy.iptw_caches.demandMissLatency::processor.cores.core.mmu.itb.walker       794000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMissLatency::total       794000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMissLatency::processor.cores.core.mmu.itb.walker       794000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMissLatency::total       794000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandAccesses::processor.cores.core.mmu.itb.walker          544                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.demandAccesses::total          544                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.overallAccesses::processor.cores.core.mmu.itb.walker          544                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.overallAccesses::total          544                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.demandMissRate::processor.cores.core.mmu.itb.walker     0.095588                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandMissRate::total     0.095588                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMissRate::processor.cores.core.mmu.itb.walker     0.095588                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMissRate::total     0.095588                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandAvgMissLatency::processor.cores.core.mmu.itb.walker 15269.230769                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iptw_caches.demandAvgMissLatency::total 15269.230769                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMissLatency::processor.cores.core.mmu.itb.walker 15269.230769                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMissLatency::total 15269.230769                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iptw_caches.writebacks::writebacks           52                       # number of writebacks (Count)
system.cache_hierarchy.iptw_caches.writebacks::total           52                       # number of writebacks (Count)
system.cache_hierarchy.iptw_caches.demandMshrMisses::processor.cores.core.mmu.itb.walker           52                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iptw_caches.demandMshrMisses::total           52                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iptw_caches.overallMshrMisses::processor.cores.core.mmu.itb.walker           52                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iptw_caches.overallMshrMisses::total           52                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iptw_caches.demandMshrMissLatency::processor.cores.core.mmu.itb.walker       742000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMshrMissLatency::total       742000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMshrMissLatency::processor.cores.core.mmu.itb.walker       742000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMshrMissLatency::total       742000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMshrMissRate::processor.cores.core.mmu.itb.walker     0.095588                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandMshrMissRate::total     0.095588                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMshrMissRate::processor.cores.core.mmu.itb.walker     0.095588                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMshrMissRate::total     0.095588                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 14269.230769                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::total 14269.230769                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 14269.230769                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::total 14269.230769                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.replacements           52                       # number of replacements (Count)
system.cache_hierarchy.iptw_caches.ReadReq.hits::processor.cores.core.mmu.itb.walker          492                       # number of ReadReq hits (Count)
system.cache_hierarchy.iptw_caches.ReadReq.hits::total          492                       # number of ReadReq hits (Count)
system.cache_hierarchy.iptw_caches.ReadReq.misses::processor.cores.core.mmu.itb.walker           52                       # number of ReadReq misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.misses::total           52                       # number of ReadReq misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.missLatency::processor.cores.core.mmu.itb.walker       794000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.missLatency::total       794000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.cores.core.mmu.itb.walker          544                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.ReadReq.accesses::total          544                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.ReadReq.missRate::processor.cores.core.mmu.itb.walker     0.095588                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.missRate::total     0.095588                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.itb.walker 15269.230769                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::total 15269.230769                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.itb.walker           52                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::total           52                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.itb.walker       742000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::total       742000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.095588                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::total     0.095588                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker 14269.230769                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::total 14269.230769                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iptw_caches.tags.tagsInUse           40                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.iptw_caches.tags.totalRefs          441                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.iptw_caches.tags.sampledRefs           52                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.iptw_caches.tags.avgRefs     8.480769                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.iptw_caches.tags.occupancies::processor.cores.core.mmu.itb.walker           40                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.iptw_caches.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.312500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.312500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           30                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.312500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.iptw_caches.tags.tagAccesses         2228                       # Number of tag accesses (Count)
system.cache_hierarchy.iptw_caches.tags.dataAccesses         2228                       # Number of data accesses (Count)
system.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.demandHits::processor.cores.core.data      1466236                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1dcaches.demandHits::total      1466236                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1dcaches.overallHits::processor.cores.core.data      1466236                       # number of overall hits (Count)
system.cache_hierarchy.l1dcaches.overallHits::total      1466236                       # number of overall hits (Count)
system.cache_hierarchy.l1dcaches.demandMisses::processor.cores.core.data         8317                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1dcaches.demandMisses::total         8317                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1dcaches.overallMisses::processor.cores.core.data         8317                       # number of overall misses (Count)
system.cache_hierarchy.l1dcaches.overallMisses::total         8317                       # number of overall misses (Count)
system.cache_hierarchy.l1dcaches.demandMissLatency::processor.cores.core.data    115049999                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMissLatency::total    115049999                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMissLatency::processor.cores.core.data    115049999                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMissLatency::total    115049999                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandAccesses::processor.cores.core.data      1474553                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.demandAccesses::total      1474553                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.overallAccesses::processor.cores.core.data      1474553                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.overallAccesses::total      1474553                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.demandMissRate::processor.cores.core.data     0.005640                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandMissRate::total     0.005640                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMissRate::processor.cores.core.data     0.005640                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMissRate::total     0.005640                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.cores.core.data 13833.112781                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 13833.112781                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.cores.core.data 13833.112781                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 13833.112781                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1dcaches.blockedCycles::no_targets         1234                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1dcaches.blockedCauses::no_targets          358                       # number of times access was blocked (Count)
system.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1dcaches.avgBlocked::no_targets     3.446927                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1dcaches.writebacks::writebacks          628                       # number of writebacks (Count)
system.cache_hierarchy.l1dcaches.writebacks::total          628                       # number of writebacks (Count)
system.cache_hierarchy.l1dcaches.demandMshrHits::processor.cores.core.data         7615                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1dcaches.demandMshrHits::total         7615                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1dcaches.overallMshrHits::processor.cores.core.data         7615                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1dcaches.overallMshrHits::total         7615                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1dcaches.demandMshrMisses::processor.cores.core.data          702                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1dcaches.demandMshrMisses::total          702                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher          328                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::processor.cores.core.data          702                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::total         1030                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.cores.core.data          192                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrUncacheable::total          192                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.cores.core.data     13171000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMshrMissLatency::total     13171000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher      5131145                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.cores.core.data     13171000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::total     18302145                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.cores.core.data      5632000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total      5632000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.cores.core.data     0.000476                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.000476                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.cores.core.data     0.000476                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.000699                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.cores.core.data 18762.108262                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 18762.108262                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 15643.734756                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.cores.core.data 18762.108262                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 17769.072816                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.cores.core.data 29333.333333                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total 29333.333333                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.replacements          628                       # number of replacements (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher          328                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total          328                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher      5131145                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total      5131145                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 15643.734756                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 15643.734756                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.hits::processor.cores.core.data       702314                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.hits::total       702314                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.misses::processor.cores.core.data          791                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.misses::total          791                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.cores.core.data      9717000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.missLatency::total      9717000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.cores.core.data       703105                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.ReadReq.accesses::total       703105                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.cores.core.data     0.001125                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.001125                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.cores.core.data 12284.450063                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 12284.450063                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.cores.core.data          548                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total          548                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.cores.core.data          243                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total          243                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.cores.core.data           64                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total           64                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.cores.core.data      3361000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total      3361000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.cores.core.data      5632000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total      5632000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.cores.core.data     0.000346                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.000346                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.cores.core.data 13831.275720                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 13831.275720                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data        88000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total        88000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.hits::processor.cores.core.data        19010                       # number of SwapReq hits (Count)
system.cache_hierarchy.l1dcaches.SwapReq.hits::total        19010                       # number of SwapReq hits (Count)
system.cache_hierarchy.l1dcaches.SwapReq.misses::processor.cores.core.data            6                       # number of SwapReq misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.misses::total            6                       # number of SwapReq misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.missLatency::processor.cores.core.data       338000                       # number of SwapReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.missLatency::total       338000                       # number of SwapReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.accesses::processor.cores.core.data        19016                       # number of SwapReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.SwapReq.accesses::total        19016                       # number of SwapReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.SwapReq.missRate::processor.cores.core.data     0.000316                       # miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.missRate::total     0.000316                       # miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::processor.cores.core.data 56333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::total 56333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::processor.cores.core.data            6                       # number of SwapReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::processor.cores.core.data       332000                       # number of SwapReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::total       332000                       # number of SwapReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::processor.cores.core.data     0.000316                       # mshr miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::total     0.000316                       # mshr miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::processor.cores.core.data 55333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::total 55333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.hits::processor.cores.core.data       763922                       # number of WriteReq hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.hits::total       763922                       # number of WriteReq hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.misses::processor.cores.core.data         7526                       # number of WriteReq misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.misses::total         7526                       # number of WriteReq misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.cores.core.data    105332999                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.missLatency::total    105332999                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.cores.core.data       771448                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.WriteReq.accesses::total       771448                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.cores.core.data     0.009756                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.009756                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.cores.core.data 13995.880813                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 13995.880813                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.cores.core.data         7067                       # number of WriteReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total         7067                       # number of WriteReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.cores.core.data          459                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total          459                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.cores.core.data          128                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total          128                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.cores.core.data      9810000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total      9810000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.cores.core.data     0.000595                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.000595                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.cores.core.data 21372.549020                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 21372.549020                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses          702                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfIssued        18075                       # number of hwpf issued (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUnused           28                       # number of HardPF blocks evicted w/o reference (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUseful         3856                       # number of useful prefetch (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss         3563                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.213333                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l1dcaches.prefetcher.coverage     0.845985                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache        16130                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR         1617                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfLate        17747                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfIdentified        30478                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit        11656                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand            2                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage          598                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage          334                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l1dcaches.tags.totalRefs       526246                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l1dcaches.tags.sampledRefs          628                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l1dcaches.tags.avgRefs   837.971338                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   218.781482                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1dcaches.tags.occupancies::processor.cores.core.data   293.218518                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.427308                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::processor.cores.core.data     0.572692                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022          229                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          283                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::2           30                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::3          198                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::4            1                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0           52                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2            6                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::3          215                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::4           10                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.447266                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.552734                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1dcaches.tags.tagAccesses     11949180                       # Number of tag accesses (Count)
system.cache_hierarchy.l1dcaches.tags.dataAccesses     11949180                       # Number of data accesses (Count)
system.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.demandHits::processor.cores.core.inst      1036786                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1icaches.demandHits::total      1036786                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1icaches.overallHits::processor.cores.core.inst      1036786                       # number of overall hits (Count)
system.cache_hierarchy.l1icaches.overallHits::total      1036786                       # number of overall hits (Count)
system.cache_hierarchy.l1icaches.demandMisses::processor.cores.core.inst         1410                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1icaches.demandMisses::total         1410                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1icaches.overallMisses::processor.cores.core.inst         1410                       # number of overall misses (Count)
system.cache_hierarchy.l1icaches.overallMisses::total         1410                       # number of overall misses (Count)
system.cache_hierarchy.l1icaches.demandMissLatency::processor.cores.core.inst     19423000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMissLatency::total     19423000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMissLatency::processor.cores.core.inst     19423000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMissLatency::total     19423000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandAccesses::processor.cores.core.inst      1038196                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.demandAccesses::total      1038196                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.overallAccesses::processor.cores.core.inst      1038196                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.overallAccesses::total      1038196                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.demandMissRate::processor.cores.core.inst     0.001358                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.demandMissRate::total     0.001358                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMissRate::processor.cores.core.inst     0.001358                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMissRate::total     0.001358                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.cores.core.inst 13775.177305                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1icaches.demandAvgMissLatency::total 13775.177305                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.cores.core.inst 13775.177305                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMissLatency::total 13775.177305                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1icaches.writebacks::writebacks         1245                       # number of writebacks (Count)
system.cache_hierarchy.l1icaches.writebacks::total         1245                       # number of writebacks (Count)
system.cache_hierarchy.l1icaches.demandMshrHits::processor.cores.core.inst          158                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1icaches.demandMshrHits::total          158                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1icaches.overallMshrHits::processor.cores.core.inst          158                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1icaches.overallMshrHits::total          158                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1icaches.demandMshrMisses::processor.cores.core.inst         1252                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1icaches.demandMshrMisses::total         1252                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1icaches.overallMshrMisses::processor.cores.core.inst         1252                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1icaches.overallMshrMisses::total         1252                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.cores.core.inst     17303000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMshrMissLatency::total     17303000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.cores.core.inst     17303000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMshrMissLatency::total     17303000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMshrMissRate::processor.cores.core.inst     0.001206                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.001206                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMshrMissRate::processor.cores.core.inst     0.001206                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.001206                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.cores.core.inst 13820.287540                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 13820.287540                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.cores.core.inst 13820.287540                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 13820.287540                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.replacements         1245                       # number of replacements (Count)
system.cache_hierarchy.l1icaches.ReadReq.hits::processor.cores.core.inst      1036786                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.hits::total      1036786                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.misses::processor.cores.core.inst         1410                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.misses::total         1410                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.cores.core.inst     19423000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.missLatency::total     19423000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.accesses::processor.cores.core.inst      1038196                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1icaches.ReadReq.accesses::total      1038196                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1icaches.ReadReq.missRate::processor.cores.core.inst     0.001358                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.001358                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.cores.core.inst 13775.177305                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 13775.177305                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.cores.core.inst          158                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrHits::total          158                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.cores.core.inst         1252                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total         1252                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.cores.core.inst     17303000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total     17303000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.cores.core.inst     0.001206                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.001206                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.cores.core.inst 13820.287540                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 13820.287540                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.prefetcher.demandMshrMisses         1252                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l1icaches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l1icaches.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l1icaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.tags.tagsInUse   511.999415                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l1icaches.tags.totalRefs      1043494                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l1icaches.tags.sampledRefs         1251                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l1icaches.tags.avgRefs   834.127898                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l1icaches.tags.occupancies::processor.cores.core.inst   511.999415                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1icaches.tags.avgOccs::processor.cores.core.inst     0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1icaches.tags.avgOccs::total     0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::0          112                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3          400                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1icaches.tags.tagAccesses      8306819                       # Number of tag accesses (Count)
system.cache_hierarchy.l1icaches.tags.dataAccesses      8306819                       # Number of data accesses (Count)
system.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2buses.transDist::ReadReq           64                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadResp         2422                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WriteReq          128                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WriteResp          128                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WritebackDirty          694                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WritebackClean         1316                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::UpgradeReq          410                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::UpgradeResp          410                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadExReq           58                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadExResp           58                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadSharedReq         2463                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.l1icaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         3742                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.l1dcaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         3498                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.iptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port          150                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.dptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port          213                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount::total         7603                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.l1icaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port       159360                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.l1dcaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port       107392                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.iptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         6272                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.dptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         8896                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize::total       281920                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.snoops             959                       # Total snoops (Count)
system.cache_hierarchy.l2buses.snoopTraffic        28416                       # Total snoop traffic (Byte)
system.cache_hierarchy.l2buses.snoopFanout::samples         3135                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::mean     0.166826                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::stdev     0.378823                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::0         2619     83.54%     83.54% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::1          509     16.24%     99.78% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::2            7      0.22%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::total         3135                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2buses.reqLayer0.occupancy      8738971                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer0.occupancy      3753999                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer1.occupancy      2550000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer2.occupancy       156000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer3.occupancy       222000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.snoopLayer0.occupancy      1233000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.snoop_filter.totRequests         4414                       # Total number of requests made to the snoop filter. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests         2397                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests          102                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.totSnoops          419                       # Total number of snoops made to the snoop filter. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops          419                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher          328                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.mmu.dtb.walker           65                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.mmu.itb.walker           46                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.inst         1238                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.data          290                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::total         1967                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher          328                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.mmu.dtb.walker           65                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.mmu.itb.walker           46                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.inst         1238                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.data          290                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::total         1967                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.mmu.dtb.walker            1                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.inst            8                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.data            9                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::total           18                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.mmu.dtb.walker            1                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.inst            8                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.data            9                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::total           18                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.mmu.dtb.walker        75000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.inst       572000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.data       290000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::total       937000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.mmu.dtb.walker        75000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.inst       572000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.data       290000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::total       937000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher          328                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.mmu.dtb.walker           66                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.mmu.itb.walker           46                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.inst         1246                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.data          299                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::total         1985                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher          328                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.mmu.dtb.walker           66                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.mmu.itb.walker           46                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.inst         1246                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.data          299                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::total         1985                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.mmu.dtb.walker     0.015152                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.inst     0.006421                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.data     0.030100                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::total     0.009068                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.mmu.dtb.walker     0.015152                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.inst     0.006421                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.data     0.030100                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::total     0.009068                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.mmu.dtb.walker        75000                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.inst        71500                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.data 32222.222222                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::total 52055.555556                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.mmu.dtb.walker        75000                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.inst        71500                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.data 32222.222222                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::total 52055.555556                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l2caches.writebacks::writebacks           12                       # number of writebacks (Count)
system.cache_hierarchy.l2caches.writebacks::total           12                       # number of writebacks (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.mmu.dtb.walker            1                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.inst            8                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.data            9                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::total           18                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.mmu.dtb.walker            1                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.inst            8                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.data            9                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::total           18                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrUncacheable::processor.cores.core.data          192                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l2caches.overallMshrUncacheable::total          192                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.mmu.dtb.walker        74000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.inst       564000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.data       281000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::total       919000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.mmu.dtb.walker        74000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.inst       564000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.data       281000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::total       919000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrUncacheableLatency::processor.cores.core.data      5376000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrUncacheableLatency::total      5376000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.mmu.dtb.walker     0.015152                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.inst     0.006421                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.data     0.030100                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::total     0.009068                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.mmu.dtb.walker     0.015152                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.inst     0.006421                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.data     0.030100                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::total     0.009068                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker        74000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.inst        70500                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.data 31222.222222                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 51055.555556                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker        74000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.inst        70500                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.data 31222.222222                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 51055.555556                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::processor.cores.core.data        28000                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::total        28000                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.replacements           12                       # number of replacements (Count)
system.cache_hierarchy.l2caches.ReadExReq.hits::processor.cores.core.data           51                       # number of ReadExReq hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.hits::total           51                       # number of ReadExReq hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.misses::processor.cores.core.data            7                       # number of ReadExReq misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.misses::total            7                       # number of ReadExReq misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.cores.core.data       140000                       # number of ReadExReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.missLatency::total       140000                       # number of ReadExReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.accesses::processor.cores.core.data           58                       # number of ReadExReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.accesses::total           58                       # number of ReadExReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.missRate::processor.cores.core.data     0.120690                       # miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.120690                       # miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.cores.core.data        20000                       # average ReadExReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total        20000                       # average ReadExReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.cores.core.data            7                       # number of ReadExReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total            7                       # number of ReadExReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.cores.core.data       133000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total       133000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.cores.core.data     0.120690                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.120690                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.cores.core.data        19000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total        19000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::processor.cores.core.data           64                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::total           64                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::processor.cores.core.data      5376000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::total      5376000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data        84000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::total        84000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher          328                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.mmu.dtb.walker           65                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.mmu.itb.walker           46                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.inst         1238                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.data          239                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::total         1916                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.mmu.dtb.walker            1                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.inst            8                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.data            2                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::total           11                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.mmu.dtb.walker        75000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.inst       572000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.data       150000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total       797000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher          328                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.mmu.dtb.walker           66                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.mmu.itb.walker           46                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.inst         1246                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.data          241                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::total         1927                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.mmu.dtb.walker     0.015152                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.inst     0.006421                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.data     0.008299                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.005708                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.mmu.dtb.walker        75000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.inst        71500                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.data        75000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 72454.545455                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.mmu.dtb.walker            1                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.inst            8                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.data            2                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total           11                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker        74000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.inst       564000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.data       148000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total       786000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.015152                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.006421                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.008299                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.005708                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker        74000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst        70500                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data        74000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 71454.545455                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.hits::processor.cores.core.data            6                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.hits::total            6                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.misses::processor.cores.core.data          404                       # number of UpgradeReq misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.misses::total          404                       # number of UpgradeReq misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.missLatency::processor.cores.core.data      8285998                       # number of UpgradeReq miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.missLatency::total      8285998                       # number of UpgradeReq miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.cores.core.data          410                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::total          410                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.missRate::processor.cores.core.data     0.985366                       # miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.missRate::total     0.985366                       # miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.avgMissLatency::processor.cores.core.data 20509.896040                       # average UpgradeReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.avgMissLatency::total 20509.896040                       # average UpgradeReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::processor.cores.core.data          404                       # number of UpgradeReq MSHR misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::total          404                       # number of UpgradeReq MSHR misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::processor.cores.core.data      7880000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::total      7880000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::processor.cores.core.data     0.985366                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::total     0.985366                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::processor.cores.core.data 19504.950495                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::total 19504.950495                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.cores.core.data          128                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total          128                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.WritebackClean.hits::writebacks         1243                       # number of WritebackClean hits (Count)
system.cache_hierarchy.l2caches.WritebackClean.hits::total         1243                       # number of WritebackClean hits (Count)
system.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks         1243                       # number of WritebackClean accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackClean.accesses::total         1243                       # number of WritebackClean accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks          684                       # number of WritebackDirty hits (Count)
system.cache_hierarchy.l2caches.WritebackDirty.hits::total          684                       # number of WritebackDirty hits (Count)
system.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks          684                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackDirty.accesses::total          684                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2caches.prefetcher.demandMshrMisses           18                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l2caches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l2caches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l2caches.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l2caches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l2caches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l2caches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l2caches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l2caches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l2caches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l2caches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l2caches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2caches.tags.tagsInUse         8191                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l2caches.tags.totalRefs           27                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l2caches.tags.sampledRefs           12                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l2caches.tags.avgRefs     2.250000                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l2caches.tags.occupancies::writebacks   551.918967                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  2277.410020                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l2caches.prefetcher   434.001050                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.mmu.dtb.walker    51.918969                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.mmu.itb.walker           20                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.inst  3786.587821                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.data  1069.163173                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.067373                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.278004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l2caches.prefetcher     0.052979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.006338                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.002441                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.inst     0.462230                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.data     0.130513                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::total     0.999878                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022         2748                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024         5443                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1022::3          144                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1022::4         2604                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::3          602                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::4         4841                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.335449                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.664429                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l2caches.tags.tagAccesses        69164                       # Number of tag accesses (Count)
system.cache_hierarchy.l2caches.tags.dataAccesses        69164                       # Number of data accesses (Count)
system.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.transDist::ReadReq           64                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadResp          614                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WriteReq          128                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WriteResp          128                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WritebackDirty           10                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WritebackClean            2                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::CleanEvict          535                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::UpgradeReq          411                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadSharedReq          550                       # Transaction distribution (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.iocache.mem_side_port::system.memory.mem_ctrl.port         1202                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.iocache.mem_side_port::total         1202                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.memory.mem_ctrl.port          445                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_pic.pio           64                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.bridge.cpu_side_port          320                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::total          829                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount::total         2031                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.iocache.mem_side_port::system.memory.mem_ctrl.port         8192                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.iocache.mem_side_port::total         8192                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.memory.mem_ctrl.port         1472                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_pic.pio          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.bridge.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::total         2240                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize::total        10432                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.snoops              411                       # Total snoops (Count)
system.cache_hierarchy.membus.snoopTraffic        26304                       # Total snoop traffic (Byte)
system.cache_hierarchy.membus.snoopFanout::samples         1153                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::mean     0.450130                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::stdev     0.497723                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::0          634     54.99%     54.99% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::1          519     45.01%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::total         1153                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.reqLayer0.occupancy      1520002                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer4.occupancy        32000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer4.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer6.occupancy       288000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer6.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.respLayer1.occupancy      1134000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.respLayer2.occupancy       283000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.snoop_filter.totRequests         1508                       # Total number of requests made to the snoop filter. (Count)
system.cache_hierarchy.membus.snoop_filter.hitSingleRequests          954                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.hitMultiRequests          519                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
system.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.clint.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   571                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  571                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  128                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 128                       # Transaction distribution (Count)
system.iobus.pktCount_system.lupio_blk.dma::system.cache_hierarchy.iocache.cpu_side_port         1078                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.lupio_blk.dma::total         1078                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lupio_blk.pio          320                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total          320                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     1398                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.lupio_blk.dma::system.cache_hierarchy.iocache.cpu_side_port        32768                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.lupio_blk.dma::total        32768                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.lupio_blk.pio          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     33408                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy               539000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer1.occupancy               288000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy             2604000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              192000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.lupio_blk.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_ipi.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_pic.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_rng.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_rtc.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_sys.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_tmr.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_tty.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.memory.mem_ctrl.avgPriority_writebacks::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_lupio_blk::samples       128.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.mmu.dtb.walker::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.data::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.memory.mem_ctrl.priorityMaxLatency 0.006487964500                       # per QoS priority maximum request to response latency (Second)
system.memory.mem_ctrl.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE (Count)
system.memory.mem_ctrl.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ (Count)
system.memory.mem_ctrl.numStayReadState           992                       # Number of times bus staying in READ state (Count)
system.memory.mem_ctrl.numStayWriteState           17                       # Number of times bus staying in WRITE state (Count)
system.memory.mem_ctrl.readReqs                   139                       # Number of read requests accepted (Count)
system.memory.mem_ctrl.writeReqs                   12                       # Number of write requests accepted (Count)
system.memory.mem_ctrl.readBursts                 139                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.memory.mem_ctrl.writeBursts                 12                       # Number of controller write bursts, including those merged in the write queue (Count)
system.memory.mem_ctrl.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
system.memory.mem_ctrl.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
system.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.memory.mem_ctrl.avgRdQLen                12.58                       # Average read queue length when enqueuing ((Count/Tick))
system.memory.mem_ctrl.avgWrQLen                17.64                       # Average write queue length when enqueuing ((Count/Tick))
system.memory.mem_ctrl.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
system.memory.mem_ctrl.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
system.memory.mem_ctrl.readPktSize::0               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::1               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::2               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::3               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::4               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::5               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::6             139                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::0              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::1              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::2              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::3              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::4              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::5              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::6             12                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.rdQLenPdf::0                19                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::1                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::2                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::3                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::4                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::5                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::6                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::7                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::8                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::9                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::10                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::11                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::12                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::13                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::14                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::15                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::15                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::16                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::23                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::24                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::25                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::26                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::27                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::28                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::29                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::30                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::31                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::32                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::mean          145                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::gmean   145.000000                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::stdev          nan                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::144-151            1    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.rdPerTurnAround::total            1                       # Reads before turning the bus around for writes (Count)
system.memory.mem_ctrl.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::mean           18                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::stdev          nan                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::18            1    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.wrPerTurnAround::total            1                       # Writes before turning the bus around for reads (Count)
system.memory.mem_ctrl.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
system.memory.mem_ctrl.bytesReadSys              8896                       # Total read bytes from the system interface side (Byte)
system.memory.mem_ctrl.bytesWrittenSys            768                       # Total written bytes from the system interface side (Byte)
system.memory.mem_ctrl.avgRdBWSys        2865850.12273931                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.memory.mem_ctrl.avgWrBWSys        247411.52138757                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.memory.mem_ctrl.totGap              3025895000                       # Total gap between requests (Tick)
system.memory.mem_ctrl.avgGap             20039039.74                       # Average gap between requests ((Tick/Count))
system.memory.mem_ctrl.requestorReadBytes::lupio_blk         8192                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.mmu.dtb.walker           64                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst          512                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.data          128                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorWriteBytes::writebacks         1152                       # Per-requestor bytes write to memory (Byte)
system.memory.mem_ctrl.requestorReadRate::lupio_blk 2639056.228134040255                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.mmu.dtb.walker 20617.626782297189                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst 164941.014258377516                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.data 41235.253564594379                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorWriteRate::writebacks 371117.282081349404                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadAccesses::lupio_blk          128                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.mmu.dtb.walker            1                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.data            2                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorWriteAccesses::writebacks           12                       # Per-requestor write serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadTotalLat::lupio_blk      8000000                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.mmu.dtb.walker        32500                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst       232500                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.data        65000                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorWriteTotalLat::writebacks  46261006000                       # Per-requestor write total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadAvgLat::lupio_blk     62500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.mmu.dtb.walker     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst     29062.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.data     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorWriteAvgLat::writebacks 3855083833.33                       # Per-requestor write average memory access latency ((Tick/Count))
system.memory.mem_ctrl.dram.bytesRead::lupio_blk         8192                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.mmu.dtb.walker           64                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst          512                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.data          128                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::total         8896                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesInstRead::total          512                       # Number of instructions bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesWritten::writebacks          640                       # Number of bytes written to this memory (Byte)
system.memory.mem_ctrl.dram.bytesWritten::total          640                       # Number of bytes written to this memory (Byte)
system.memory.mem_ctrl.dram.numReads::lupio_blk          128                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.mmu.dtb.walker            1                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.inst            8                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.data            2                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::total          139                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numWrites::writebacks           10                       # Number of write requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numWrites::total           10                       # Number of write requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.bwRead::lupio_blk      2639056                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.mmu.dtb.walker        20618                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst       164941                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.data        41235                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::total      2865850                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst       164941                       # Instruction read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwInstRead::total       164941                       # Instruction read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwWrite::writebacks       206176                       # Write bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwWrite::total       206176                       # Write bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::writebacks       206176                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::lupio_blk      2639056                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.mmu.dtb.walker        20618                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst       164941                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.data        41235                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::total      3072026                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.readBursts            139                       # Number of DRAM read bursts (Count)
system.memory.mem_ctrl.dram.writeBursts            18                       # Number of DRAM write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::0            2                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::1            2                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::3            1                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::5          129                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::6            2                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::9            1                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::10            1                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::13            1                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::1           10                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::2            2                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::3            2                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::4            4                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.totQLat           5723750                       # Total ticks spent queuing (Tick)
system.memory.mem_ctrl.dram.totBusLat          695000                       # Total ticks spent in databus transfers (Tick)
system.memory.mem_ctrl.dram.totMemAccLat      8330000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.memory.mem_ctrl.dram.avgQLat          41178.06                       # Average queueing delay per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.avgBusLat         5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.avgMemAccLat     59928.06                       # Average memory access latency per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.readRowHits           122                       # Number of row buffer hits during reads (Count)
system.memory.mem_ctrl.dram.writeRowHits           12                       # Number of row buffer hits during writes (Count)
system.memory.mem_ctrl.dram.readRowHitRate        87.77                       # Row buffer hit rate for reads (Ratio)
system.memory.mem_ctrl.dram.writeRowHitRate        66.67                       # Row buffer hit rate for writes (Ratio)
system.memory.mem_ctrl.dram.bytesPerActivate::samples           27                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::mean   386.370370                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::gmean   185.687810                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::stdev   436.053997                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::0-127           13     48.15%     48.15% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::128-255            5     18.52%     66.67% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::640-767            1      3.70%     70.37% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::1024-1151            8     29.63%    100.00% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::total           27                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesRead            8896                       # Total bytes read (Byte)
system.memory.mem_ctrl.dram.bytesWritten         1152                       # Total bytes written (Byte)
system.memory.mem_ctrl.dram.avgRdBW          2.865850                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.memory.mem_ctrl.dram.avgWrBW          0.371117                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.memory.mem_ctrl.dram.peakBW           12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.memory.mem_ctrl.dram.busUtil              0.03                       # Data bus utilization in percentage (Ratio)
system.memory.mem_ctrl.dram.busUtilRead          0.02                       # Data bus utilization in percentage for reads (Ratio)
system.memory.mem_ctrl.dram.busUtilWrite         0.00                       # Data bus utilization in percentage for writes (Ratio)
system.memory.mem_ctrl.dram.pageHitRate         85.35                       # Row buffer hit rate, read and write combined (Ratio)
system.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.memory.mem_ctrl.dram.rank0.actEnergy       142800                       # Energy for activate commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.preEnergy        87285                       # Energy for precharge commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.readEnergy       971040                       # Energy for read commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.writeEnergy        93960                       # Energy for write commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.refreshEnergy 245241360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.actBackEnergy     50689530                       # Energy for active background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.preBackEnergy   1149303840                       # Energy for precharge background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.totalEnergy   1446529815                       # Total energy per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.averagePower   466.000185                       # Core power per rank (mW) (Watt)
system.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2987339250                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::REF    103740000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT     13079750                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.actEnergy        21420                       # Energy for activate commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.preEnergy        15180                       # Energy for precharge commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.readEnergy        21420                       # Energy for read commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.refreshEnergy 245241360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.actBackEnergy     50325300                       # Energy for active background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.preBackEnergy   1149610560                       # Energy for precharge background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.totalEnergy   1445235240                       # Total energy per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.averagePower   465.583137                       # Core power per rank (mW) (Watt)
system.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE   2988235000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::REF    103740000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     12184000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.pic.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.numCycles         3104140                       # Number of cpu cycles simulated (Cycle)
system.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.processor.cores.core.instsAdded        5945510                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.processor.cores.core.nonSpecInstsAdded       184069                       # Number of non-speculative instructions added to the IQ (Count)
system.processor.cores.core.instsIssued       5849336                       # Number of instructions issued (Count)
system.processor.cores.core.squashedInstsIssued         1448                       # Number of squashed instructions issued (Count)
system.processor.cores.core.squashedInstsExamined       864151                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.processor.cores.core.squashedOperandsExamined       380446                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.processor.cores.core.squashedNonSpecRemoved        49935                       # Number of squashed non-spec instructions that were removed (Count)
system.processor.cores.core.numIssuedDist::samples      3103772                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::mean     1.884589                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::stdev     2.290157                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::0      1389230     44.76%     44.76% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::1       441521     14.23%     58.98% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::2       269098      8.67%     67.65% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::3       199231      6.42%     74.07% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::4       278309      8.97%     83.04% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::5       224508      7.23%     90.27% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::6       144215      4.65%     94.92% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::7        90420      2.91%     97.83% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::8        67240      2.17%    100.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::total      3103772                       # Number of insts issued each cycle (Count)
system.processor.cores.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::mlb            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntAlu        22936     12.11%     12.11% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntMult        72259     38.15%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntDiv            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatAdd            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatCmp            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatCvt            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMult            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMultAcc            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatDiv            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMisc            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatSqrt            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAdd            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAddAcc            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAlu            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdCmp            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdCvt            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMisc            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMult            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMultAcc            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShift            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShiftAcc            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdDiv            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSqrt            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatAdd            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatAlu            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatCmp            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatCvt            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatDiv            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMisc            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMult            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMultAcc            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatSqrt            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceAdd            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceAlu            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceCmp            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAes            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAesMix            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha1Hash            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha1Hash2            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha256Hash            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha256Hash2            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShaSigma2            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShaSigma3            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdPredAlu            0      0.00%     50.26% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::MemRead        47400     25.02%     75.28% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::MemWrite        46443     24.52%     99.80% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMemRead          216      0.11%     99.91% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMemWrite          169      0.09%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statIssuedInstType_0::No_OpClass       115078      1.97%      1.97% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::mlb           91      0.00%      1.97% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntAlu      3632462     62.10%     64.07% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntMult       219126      3.75%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntDiv           42      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatAdd            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatCvt            2      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMult            1      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatDiv            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMisc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatSqrt            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAdd            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAlu            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdCvt            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMisc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMult            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShift            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdDiv            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSqrt            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAes            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAesMix            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::MemRead      1063234     18.18%     85.99% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::MemWrite       816993     13.97%     99.96% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMemRead         1154      0.02%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMemWrite         1153      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::total      5849336                       # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.issueRate        1.884366                       # Inst issue rate ((Count/Cycle))
system.processor.cores.core.fuBusy             189423                       # FU busy when requested (Count)
system.processor.cores.core.fuBusyRate       0.032384                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.processor.cores.core.intInstQueueReads     14988310                       # Number of integer instruction queue reads (Count)
system.processor.cores.core.intInstQueueWrites      7011193                       # Number of integer instruction queue writes (Count)
system.processor.cores.core.intInstQueueWakeupAccesses      5813988                       # Number of integer instruction queue wakeup accesses (Count)
system.processor.cores.core.fpInstQueueReads         5005                       # Number of floating instruction queue reads (Count)
system.processor.cores.core.fpInstQueueWrites         2310                       # Number of floating instruction queue writes (Count)
system.processor.cores.core.fpInstQueueWakeupAccesses         2310                       # Number of floating instruction queue wakeup accesses (Count)
system.processor.cores.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
system.processor.cores.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
system.processor.cores.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.processor.cores.core.intAluAccesses      5920986                       # Number of integer alu accesses (Count)
system.processor.cores.core.fpAluAccesses         2695                       # Number of floating point alu accesses (Count)
system.processor.cores.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
system.processor.cores.core.numInsts          5822310                       # Number of executed instructions (Count)
system.processor.cores.core.numLoadInsts      1032383                       # Number of load instructions executed (Count)
system.processor.cores.core.numSquashedInsts        26681                       # Number of squashed instructions skipped in execute (Count)
system.processor.cores.core.numSwp                  0                       # Number of swp insts executed (Count)
system.processor.cores.core.numNop                  0                       # Number of nop insts executed (Count)
system.processor.cores.core.numRefs           1859305                       # Number of memory reference insts executed (Count)
system.processor.cores.core.numBranches        723977                       # Number of branches executed (Count)
system.processor.cores.core.numStoreInsts       826922                       # Number of stores executed (Count)
system.processor.cores.core.numRate          1.875660                       # Inst execution rate ((Count/Cycle))
system.processor.cores.core.timesIdled             73                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.processor.cores.core.idleCycles            368                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.processor.cores.core.committedInsts      5255920                       # Number of Instructions Simulated (Count)
system.processor.cores.core.committedOps      5265428                       # Number of Ops (including micro ops) Simulated (Count)
system.processor.cores.core.cpi              0.590599                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.processor.cores.core.totalCpi         0.590599                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.processor.cores.core.ipc              1.693197                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.processor.cores.core.totalIpc         1.693197                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.processor.cores.core.intRegfileReads      6998377                       # Number of integer regfile reads (Count)
system.processor.cores.core.intRegfileWrites      4487970                       # Number of integer regfile writes (Count)
system.processor.cores.core.fpRegfileReads         1156                       # Number of floating regfile reads (Count)
system.processor.cores.core.fpRegfileWrites         1156                       # Number of floating regfile writes (Count)
system.processor.cores.core.miscRegfileReads     41022967                       # number of misc regfile reads (Count)
system.processor.cores.core.miscRegfileWrites         1717                       # number of misc regfile writes (Count)
system.processor.cores.core.MemDepUnit__0.insertedLoads      1113843                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__0.insertedStores       921864                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__0.conflictingLoads       562137                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__0.conflictingStores       359787                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.branchPred.lookups       964696                       # Number of BP lookups (Count)
system.processor.cores.core.branchPred.condPredicted       284308                       # Number of conditional branches predicted (Count)
system.processor.cores.core.branchPred.condIncorrect         3778                       # Number of conditional branches incorrect (Count)
system.processor.cores.core.branchPred.BTBLookups       140902                       # Number of BTB lookups (Count)
system.processor.cores.core.branchPred.BTBHits       139504                       # Number of BTB hits (Count)
system.processor.cores.core.branchPred.BTBHitRatio     0.990078                       # BTB Hit Ratio (Ratio)
system.processor.cores.core.branchPred.RASUsed       325710                       # Number of times the RAS was used to get a target. (Count)
system.processor.cores.core.branchPred.RASIncorrect          412                       # Number of incorrect RAS predictions. (Count)
system.processor.cores.core.branchPred.indirectLookups       341533                       # Number of indirect predictor lookups. (Count)
system.processor.cores.core.branchPred.indirectHits       332056                       # Number of indirect target hits. (Count)
system.processor.cores.core.branchPred.indirectMisses         9477                       # Number of indirect misses. (Count)
system.processor.cores.core.branchPred.indirectMispredicted         1148                       # Number of mispredicted indirect branches. (Count)
system.processor.cores.core.commit.commitSquashedInsts       862297                       # The number of squashed insts skipped by commit (Count)
system.processor.cores.core.commit.commitNonSpecStalls       134134                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.processor.cores.core.commit.branchMispredicts         3597                       # The number of times a branch was mispredicted (Count)
system.processor.cores.core.commit.numCommittedDist::samples      2982551                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::mean     1.765411                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::stdev     2.635367                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::0      1456430     48.83%     48.83% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::1       688911     23.10%     71.93% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::2        85360      2.86%     74.79% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::3       145252      4.87%     79.66% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::4       118177      3.96%     83.62% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::5        94322      3.16%     86.79% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::6        53567      1.80%     88.58% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::7        19935      0.67%     89.25% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::8       320597     10.75%    100.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::total      2982551                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.instsCommitted      5255920                       # Number of instructions committed (Count)
system.processor.cores.core.commit.opsCommitted      5265428                       # Number of ops (including micro ops) committed (Count)
system.processor.cores.core.commit.memRefs      1686202                       # Number of memory references committed (Count)
system.processor.cores.core.commit.loads       895610                       # Number of loads committed (Count)
system.processor.cores.core.commit.amos         19016                       # Number of atomic instructions committed (Count)
system.processor.cores.core.commit.membars        38096                       # Number of memory barriers committed (Count)
system.processor.cores.core.commit.branches       627613                       # Number of branches committed (Count)
system.processor.cores.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.processor.cores.core.commit.floating         2310                       # Number of committed floating point instructions. (Count)
system.processor.cores.core.commit.integer      5225896                       # Number of committed integer instructions. (Count)
system.processor.cores.core.commit.functionCalls       227040                       # Number of function calls committed. (Count)
system.processor.cores.core.commit.committedInstType_0::No_OpClass       115038      2.18%      2.18% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::mlb           82      0.00%      2.19% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntAlu      3245618     61.64%     63.83% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntMult       218479      4.15%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntDiv           42      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatAdd            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatCmp            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatCvt            2      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMult            1      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatDiv            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMisc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatSqrt            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAdd            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAlu            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdCmp            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdCvt            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMisc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMult            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShift            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdDiv            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSqrt            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAes            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAesMix            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::MemRead       913436     17.35%     85.32% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::MemWrite       770423     14.63%     99.96% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMemRead         1154      0.02%     99.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMemWrite         1153      0.02%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::total      5265428                       # Class of committed instruction (Count)
system.processor.cores.core.commit.commitEligibleSamples       320597                       # number cycles where commit BW limit reached (Cycle)
system.processor.cores.core.decode.idleCycles       141683                       # Number of cycles decode is idle (Cycle)
system.processor.cores.core.decode.blockedCycles      2040596                       # Number of cycles decode is blocked (Cycle)
system.processor.cores.core.decode.runCycles       727815                       # Number of cycles decode is running (Cycle)
system.processor.cores.core.decode.unblockCycles       170390                       # Number of cycles decode is unblocking (Cycle)
system.processor.cores.core.decode.squashCycles        23288                       # Number of cycles decode is squashing (Cycle)
system.processor.cores.core.decode.branchResolved       110476                       # Number of times decode resolved a branch (Count)
system.processor.cores.core.decode.branchMispred          221                       # Number of times decode detected a branch misprediction (Count)
system.processor.cores.core.decode.decodedInsts      6336093                       # Number of instructions handled by decode (Count)
system.processor.cores.core.decode.squashedInsts          979                       # Number of squashed instructions handled by decode (Count)
system.processor.cores.core.fetch.icacheStallCycles        34102                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.processor.cores.core.fetch.insts       7186258                       # Number of instructions fetch has processed (Count)
system.processor.cores.core.fetch.branches       964696                       # Number of branches that fetch encountered (Count)
system.processor.cores.core.fetch.predictedBranches       797270                       # Number of branches that fetch has predicted taken (Count)
system.processor.cores.core.fetch.cycles      3043958                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.processor.cores.core.fetch.squashCycles        46990                       # Number of cycles fetch has spent squashing (Cycle)
system.processor.cores.core.fetch.tlbCycles          816                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.processor.cores.core.fetch.miscStallCycles          792                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.processor.cores.core.fetch.pendingTrapStallCycles          609                       # Number of stall cycles due to pending traps (Cycle)
system.processor.cores.core.fetch.cacheLines      1038196                       # Number of cache lines fetched (Count)
system.processor.cores.core.fetch.icacheSquashes          513                       # Number of outstanding Icache misses that were squashed (Count)
system.processor.cores.core.fetch.tlbSquashes           16                       # Number of outstanding ITLB misses that were squashed (Count)
system.processor.cores.core.fetch.nisnDist::samples      3103772                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::mean     2.318494                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::stdev     3.009154                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::0      1652560     53.24%     53.24% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::1       176947      5.70%     58.94% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::2       162265      5.23%     64.17% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::3        90599      2.92%     67.09% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::4       232598      7.49%     74.59% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::5       139506      4.49%     79.08% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::6       187764      6.05%     85.13% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::7        23966      0.77%     85.90% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::8       437567     14.10%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::total      3103772                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.branchRate     0.310777                       # Number of branch fetches per cycle (Ratio)
system.processor.cores.core.fetch.rate       2.315056                       # Number of inst fetches per cycle ((Count/Cycle))
system.processor.cores.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
system.processor.cores.core.iew.squashCycles        23288                       # Number of cycles IEW is squashing (Cycle)
system.processor.cores.core.iew.blockCycles        98811                       # Number of cycles IEW is blocking (Cycle)
system.processor.cores.core.iew.unblockCycles          128                       # Number of cycles IEW is unblocking (Cycle)
system.processor.cores.core.iew.dispatchedInsts      6129579                       # Number of instructions dispatched to IQ (Count)
system.processor.cores.core.iew.dispSquashedInsts          538                       # Number of squashed instructions skipped by dispatch (Count)
system.processor.cores.core.iew.dispLoadInsts      1113843                       # Number of dispatched load instructions (Count)
system.processor.cores.core.iew.dispStoreInsts       921864                       # Number of dispatched store instructions (Count)
system.processor.cores.core.iew.dispNonSpecInsts       125881                       # Number of dispatched non-speculative instructions (Count)
system.processor.cores.core.iew.iqFullEvents           25                       # Number of times the IQ has become full, causing a stall (Count)
system.processor.cores.core.iew.lsqFullEvents           64                       # Number of times the LSQ has become full, causing a stall (Count)
system.processor.cores.core.iew.memOrderViolationEvents        19797                       # Number of memory order violations (Count)
system.processor.cores.core.iew.predictedTakenIncorrect         1833                       # Number of branches that were predicted taken incorrectly (Count)
system.processor.cores.core.iew.predictedNotTakenIncorrect         3307                       # Number of branches that were predicted not taken incorrectly (Count)
system.processor.cores.core.iew.branchMispredicts         5140                       # Number of branch mispredicts detected at execute (Count)
system.processor.cores.core.iew.instsToCommit      5819143                       # Cumulative count of insts sent to commit (Count)
system.processor.cores.core.iew.writebackCount      5816298                       # Cumulative count of insts written-back (Count)
system.processor.cores.core.iew.producerInst      3916480                       # Number of instructions producing a value (Count)
system.processor.cores.core.iew.consumerInst      5872979                       # Number of instructions consuming a value (Count)
system.processor.cores.core.iew.wbRate       1.873723                       # Insts written-back per cycle ((Count/Cycle))
system.processor.cores.core.iew.wbFanout     0.666864                       # Average fanout of values written-back ((Count/Count))
system.processor.cores.core.lsq0.forwLoads       327666                       # Number of loads that had data forwarded from stores (Count)
system.processor.cores.core.lsq0.squashedLoads       218233                       # Number of loads squashed (Count)
system.processor.cores.core.lsq0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed (Count)
system.processor.cores.core.lsq0.memOrderViolation        19797                       # Number of memory ordering violations (Count)
system.processor.cores.core.lsq0.squashedStores       131272                       # Number of stores squashed (Count)
system.processor.cores.core.lsq0.rescheduledLoads          433                       # Number of loads that were rescheduled (Count)
system.processor.cores.core.lsq0.blockedByCache          356                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.processor.cores.core.lsq0.loadToUse::samples       895610                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::mean     2.318172                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::stdev     1.120075                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::0-9       894831     99.91%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::10-19          598      0.07%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::20-29           60      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::30-39           24      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::40-49           28      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::50-59            5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::60-69           32      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::130-139           31      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::180-189            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::max_value          182                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::total       895610                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.mmu.dtb.readHits      1031302                       # read hits (Count)
system.processor.cores.core.mmu.dtb.readMisses          294                       # read misses (Count)
system.processor.cores.core.mmu.dtb.readAccesses      1031596                       # read accesses (Count)
system.processor.cores.core.mmu.dtb.writeHits       826926                       # write hits (Count)
system.processor.cores.core.mmu.dtb.writeMisses           51                       # write misses (Count)
system.processor.cores.core.mmu.dtb.writeAccesses       826977                       # write accesses (Count)
system.processor.cores.core.mmu.dtb.hits      1858228                       # Total TLB (read and write) hits (Count)
system.processor.cores.core.mmu.dtb.misses          345                       # Total TLB (read and write) misses (Count)
system.processor.cores.core.mmu.dtb.accesses      1858573                       # Total TLB (read and write) accesses (Count)
system.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.mmu.itb.readHits      1038207                       # read hits (Count)
system.processor.cores.core.mmu.itb.readMisses          229                       # read misses (Count)
system.processor.cores.core.mmu.itb.readAccesses      1038436                       # read accesses (Count)
system.processor.cores.core.mmu.itb.writeHits            0                       # write hits (Count)
system.processor.cores.core.mmu.itb.writeMisses            0                       # write misses (Count)
system.processor.cores.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.processor.cores.core.mmu.itb.hits      1038207                       # Total TLB (read and write) hits (Count)
system.processor.cores.core.mmu.itb.misses          229                       # Total TLB (read and write) misses (Count)
system.processor.cores.core.mmu.itb.accesses      1038436                       # Total TLB (read and write) accesses (Count)
system.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.power_state.pwrStateResidencyTicks::ON   3104159000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.rename.squashCycles        23288                       # Number of cycles rename is squashing (Cycle)
system.processor.cores.core.rename.idleCycles       215898                       # Number of cycles rename is idle (Cycle)
system.processor.cores.core.rename.blockCycles       100491                       # Number of cycles rename is blocking (Cycle)
system.processor.cores.core.rename.serializeStallCycles      1758227                       # count of cycles rename stalled for serializing inst (Cycle)
system.processor.cores.core.rename.runCycles       821530                       # Number of cycles rename is running (Cycle)
system.processor.cores.core.rename.unblockCycles       184338                       # Number of cycles rename is unblocking (Cycle)
system.processor.cores.core.rename.renamedInsts      6159839                       # Number of instructions processed by rename (Count)
system.processor.cores.core.rename.ROBFullEvents          340                       # Number of times rename has blocked due to ROB full (Count)
system.processor.cores.core.rename.IQFullEvents        62353                       # Number of times rename has blocked due to IQ full (Count)
system.processor.cores.core.rename.LQFullEvents         5426                       # Number of times rename has blocked due to LQ full (Count)
system.processor.cores.core.rename.SQFullEvents         3617                       # Number of times rename has blocked due to SQ full (Count)
system.processor.cores.core.rename.renamedOperands      4702866                       # Number of destination operands rename has renamed (Count)
system.processor.cores.core.rename.lookups      7561269                       # Number of register rename lookups that rename has made (Count)
system.processor.cores.core.rename.intLookups      7397457                       # Number of integer rename lookups (Count)
system.processor.cores.core.rename.fpLookups         1156                       # Number of floating rename lookups (Count)
system.processor.cores.core.rename.committedMaps      4055222                       # Number of HB maps that are committed (Count)
system.processor.cores.core.rename.undoneMaps       647644                       # Number of HB maps that are undone due to squashing (Count)
system.processor.cores.core.rename.serializing        97041                       # count of serializing insts renamed (Count)
system.processor.cores.core.rename.tempSerializing        97121                       # count of temporary serializing insts renamed (Count)
system.processor.cores.core.rename.skidInsts       753388                       # count of insts added to the skid buffer (Count)
system.processor.cores.core.rob.reads         8789147                       # The number of ROB reads (Count)
system.processor.cores.core.rob.writes       12376900                       # The number of ROB writes (Count)
system.processor.cores.core.thread_0.numInsts      5255920                       # Number of Instructions committed (Count)
system.processor.cores.core.thread_0.numOps      5265428                       # Number of Ops committed (Count)
system.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.003069                       # Number of seconds simulated (Second)
simTicks                                   3069423000                       # Number of ticks simulated (Tick)
finalTick                                139369288000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     14.26                       # Real time elapsed on the host (Second)
hostTickRate                                215313560                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     159480                       # Number of bytes of host memory used (Byte)
simInsts                                    195580146                       # Number of instructions simulated (Count)
simOps                                      196063541                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 13719457                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   13753360                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.dptw_caches.demandHits::processor.cores.core.mmu.dtb.walker          692                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.dptw_caches.demandHits::total          692                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.dptw_caches.overallHits::processor.cores.core.mmu.dtb.walker          692                       # number of overall hits (Count)
system.cache_hierarchy.dptw_caches.overallHits::total          692                       # number of overall hits (Count)
system.cache_hierarchy.dptw_caches.demandMisses::processor.cores.core.mmu.dtb.walker           68                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.dptw_caches.demandMisses::total           68                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.dptw_caches.overallMisses::processor.cores.core.mmu.dtb.walker           68                       # number of overall misses (Count)
system.cache_hierarchy.dptw_caches.overallMisses::total           68                       # number of overall misses (Count)
system.cache_hierarchy.dptw_caches.demandMissLatency::processor.cores.core.mmu.dtb.walker      1053000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMissLatency::total      1053000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMissLatency::processor.cores.core.mmu.dtb.walker      1053000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMissLatency::total      1053000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandAccesses::processor.cores.core.mmu.dtb.walker          760                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.demandAccesses::total          760                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.overallAccesses::processor.cores.core.mmu.dtb.walker          760                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.overallAccesses::total          760                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.demandMissRate::processor.cores.core.mmu.dtb.walker     0.089474                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandMissRate::total     0.089474                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMissRate::processor.cores.core.mmu.dtb.walker     0.089474                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMissRate::total     0.089474                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.cores.core.mmu.dtb.walker 15485.294118                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.dptw_caches.demandAvgMissLatency::total 15485.294118                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.cores.core.mmu.dtb.walker 15485.294118                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMissLatency::total 15485.294118                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.dptw_caches.writebacks::writebacks           67                       # number of writebacks (Count)
system.cache_hierarchy.dptw_caches.writebacks::total           67                       # number of writebacks (Count)
system.cache_hierarchy.dptw_caches.demandMshrMisses::processor.cores.core.mmu.dtb.walker           68                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.dptw_caches.demandMshrMisses::total           68                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.dptw_caches.overallMshrMisses::processor.cores.core.mmu.dtb.walker           68                       # number of overall MSHR misses (Count)
system.cache_hierarchy.dptw_caches.overallMshrMisses::total           68                       # number of overall MSHR misses (Count)
system.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.cores.core.mmu.dtb.walker       985000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMshrMissLatency::total       985000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.cores.core.mmu.dtb.walker       985000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMshrMissLatency::total       985000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.cores.core.mmu.dtb.walker     0.089474                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.089474                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.cores.core.mmu.dtb.walker     0.089474                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.089474                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 14485.294118                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total 14485.294118                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 14485.294118                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total 14485.294118                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.replacements           67                       # number of replacements (Count)
system.cache_hierarchy.dptw_caches.ReadReq.hits::processor.cores.core.mmu.dtb.walker          692                       # number of ReadReq hits (Count)
system.cache_hierarchy.dptw_caches.ReadReq.hits::total          692                       # number of ReadReq hits (Count)
system.cache_hierarchy.dptw_caches.ReadReq.misses::processor.cores.core.mmu.dtb.walker           68                       # number of ReadReq misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.misses::total           68                       # number of ReadReq misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.cores.core.mmu.dtb.walker      1053000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.missLatency::total      1053000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.cores.core.mmu.dtb.walker          760                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.ReadReq.accesses::total          760                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.cores.core.mmu.dtb.walker     0.089474                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.089474                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.dtb.walker 15485.294118                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total 15485.294118                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.dtb.walker           68                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total           68                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker       985000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total       985000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.089474                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.089474                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker 14485.294118                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total 14485.294118                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.dptw_caches.tags.tagsInUse   109.999826                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.dptw_caches.tags.totalRefs          592                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.dptw_caches.tags.sampledRefs           67                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.dptw_caches.tags.avgRefs     8.835821                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.dptw_caches.tags.occupancies::processor.cores.core.mmu.dtb.walker   109.999826                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.dptw_caches.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.859374                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.dptw_caches.tags.avgOccs::total     0.859374                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024          110                       # Occupied blocks per task id (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3           18                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4           83                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024     0.859375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.dptw_caches.tags.tagAccesses         3108                       # Number of tag accesses (Count)
system.cache_hierarchy.dptw_caches.tags.dataAccesses         3108                       # Number of data accesses (Count)
system.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iocache.demandMisses::lupio_blk          539                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iocache.demandMisses::total          539                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iocache.overallMisses::lupio_blk          539                       # number of overall misses (Count)
system.cache_hierarchy.iocache.overallMisses::total          539                       # number of overall misses (Count)
system.cache_hierarchy.iocache.demandMissLatency::lupio_blk     80623000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iocache.demandMissLatency::total     80623000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iocache.overallMissLatency::lupio_blk     80623000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iocache.overallMissLatency::total     80623000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iocache.demandAccesses::lupio_blk          539                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iocache.demandAccesses::total          539                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iocache.overallAccesses::lupio_blk          539                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iocache.overallAccesses::total          539                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iocache.demandMissRate::lupio_blk            1                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iocache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iocache.overallMissRate::lupio_blk            1                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iocache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iocache.demandAvgMissLatency::lupio_blk 149578.849722                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iocache.demandAvgMissLatency::total 149578.849722                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMissLatency::lupio_blk 149578.849722                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMissLatency::total 149578.849722                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iocache.demandMshrMisses::lupio_blk          539                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iocache.demandMshrMisses::total          539                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iocache.overallMshrMisses::lupio_blk          539                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iocache.overallMshrMisses::total          539                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iocache.demandMshrMissLatency::lupio_blk     53673000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.demandMshrMissLatency::total     53673000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.overallMshrMissLatency::lupio_blk     53673000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.overallMshrMissLatency::total     53673000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.demandMshrMissRate::lupio_blk            1                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iocache.overallMshrMissRate::lupio_blk            1                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iocache.demandAvgMshrMissLatency::lupio_blk 99578.849722                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.demandAvgMshrMissLatency::total 99578.849722                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMshrMissLatency::lupio_blk 99578.849722                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMshrMissLatency::total 99578.849722                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.replacements          535                       # number of replacements (Count)
system.cache_hierarchy.iocache.ReadReq.misses::lupio_blk          539                       # number of ReadReq misses (Count)
system.cache_hierarchy.iocache.ReadReq.misses::total          539                       # number of ReadReq misses (Count)
system.cache_hierarchy.iocache.ReadReq.missLatency::lupio_blk     80623000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.missLatency::total     80623000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.accesses::lupio_blk          539                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.ReadReq.accesses::total          539                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.ReadReq.missRate::lupio_blk            1                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.avgMissLatency::lupio_blk 149578.849722                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.avgMissLatency::total 149578.849722                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.mshrMisses::lupio_blk          539                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iocache.ReadReq.mshrMisses::total          539                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iocache.ReadReq.mshrMissLatency::lupio_blk     53673000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.mshrMissLatency::total     53673000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.mshrMissRate::lupio_blk            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::lupio_blk 99578.849722                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::total 99578.849722                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iocache.tags.tagsInUse    15.996934                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.iocache.tags.totalRefs          539                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.iocache.tags.sampledRefs          539                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.iocache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.iocache.tags.occupancies::lupio_blk    15.996934                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.iocache.tags.avgOccs::lupio_blk     0.999808                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iocache.tags.avgOccs::total     0.999808                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.cache_hierarchy.iocache.tags.ageTaskId_1023::1           16                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.iocache.tags.tagAccesses         4851                       # Number of tag accesses (Count)
system.cache_hierarchy.iocache.tags.dataAccesses         4851                       # Number of data accesses (Count)
system.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iptw_caches.demandHits::processor.cores.core.mmu.itb.walker          509                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iptw_caches.demandHits::total          509                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iptw_caches.overallHits::processor.cores.core.mmu.itb.walker          509                       # number of overall hits (Count)
system.cache_hierarchy.iptw_caches.overallHits::total          509                       # number of overall hits (Count)
system.cache_hierarchy.iptw_caches.demandMisses::processor.cores.core.mmu.itb.walker           52                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iptw_caches.demandMisses::total           52                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iptw_caches.overallMisses::processor.cores.core.mmu.itb.walker           52                       # number of overall misses (Count)
system.cache_hierarchy.iptw_caches.overallMisses::total           52                       # number of overall misses (Count)
system.cache_hierarchy.iptw_caches.demandMissLatency::processor.cores.core.mmu.itb.walker       800000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMissLatency::total       800000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMissLatency::processor.cores.core.mmu.itb.walker       800000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMissLatency::total       800000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandAccesses::processor.cores.core.mmu.itb.walker          561                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.demandAccesses::total          561                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.overallAccesses::processor.cores.core.mmu.itb.walker          561                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.overallAccesses::total          561                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.demandMissRate::processor.cores.core.mmu.itb.walker     0.092692                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandMissRate::total     0.092692                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMissRate::processor.cores.core.mmu.itb.walker     0.092692                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMissRate::total     0.092692                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandAvgMissLatency::processor.cores.core.mmu.itb.walker 15384.615385                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iptw_caches.demandAvgMissLatency::total 15384.615385                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMissLatency::processor.cores.core.mmu.itb.walker 15384.615385                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMissLatency::total 15384.615385                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iptw_caches.writebacks::writebacks           52                       # number of writebacks (Count)
system.cache_hierarchy.iptw_caches.writebacks::total           52                       # number of writebacks (Count)
system.cache_hierarchy.iptw_caches.demandMshrMisses::processor.cores.core.mmu.itb.walker           52                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iptw_caches.demandMshrMisses::total           52                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iptw_caches.overallMshrMisses::processor.cores.core.mmu.itb.walker           52                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iptw_caches.overallMshrMisses::total           52                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iptw_caches.demandMshrMissLatency::processor.cores.core.mmu.itb.walker       748000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMshrMissLatency::total       748000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMshrMissLatency::processor.cores.core.mmu.itb.walker       748000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMshrMissLatency::total       748000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMshrMissRate::processor.cores.core.mmu.itb.walker     0.092692                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandMshrMissRate::total     0.092692                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMshrMissRate::processor.cores.core.mmu.itb.walker     0.092692                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMshrMissRate::total     0.092692                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 14384.615385                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::total 14384.615385                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 14384.615385                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::total 14384.615385                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.replacements           52                       # number of replacements (Count)
system.cache_hierarchy.iptw_caches.ReadReq.hits::processor.cores.core.mmu.itb.walker          509                       # number of ReadReq hits (Count)
system.cache_hierarchy.iptw_caches.ReadReq.hits::total          509                       # number of ReadReq hits (Count)
system.cache_hierarchy.iptw_caches.ReadReq.misses::processor.cores.core.mmu.itb.walker           52                       # number of ReadReq misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.misses::total           52                       # number of ReadReq misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.missLatency::processor.cores.core.mmu.itb.walker       800000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.missLatency::total       800000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.cores.core.mmu.itb.walker          561                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.ReadReq.accesses::total          561                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.ReadReq.missRate::processor.cores.core.mmu.itb.walker     0.092692                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.missRate::total     0.092692                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.itb.walker 15384.615385                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::total 15384.615385                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.itb.walker           52                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::total           52                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.itb.walker       748000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::total       748000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.092692                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::total     0.092692                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker 14384.615385                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::total 14384.615385                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iptw_caches.tags.tagsInUse           40                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.iptw_caches.tags.totalRefs          454                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.iptw_caches.tags.sampledRefs           52                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.iptw_caches.tags.avgRefs     8.730769                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.iptw_caches.tags.occupancies::processor.cores.core.mmu.itb.walker           40                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.iptw_caches.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.312500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.312500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           30                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.312500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.iptw_caches.tags.tagAccesses         2296                       # Number of tag accesses (Count)
system.cache_hierarchy.iptw_caches.tags.dataAccesses         2296                       # Number of data accesses (Count)
system.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.demandHits::processor.cores.core.data      1452001                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1dcaches.demandHits::total      1452001                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1dcaches.overallHits::processor.cores.core.data      1452001                       # number of overall hits (Count)
system.cache_hierarchy.l1dcaches.overallHits::total      1452001                       # number of overall hits (Count)
system.cache_hierarchy.l1dcaches.demandMisses::processor.cores.core.data         8341                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1dcaches.demandMisses::total         8341                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1dcaches.overallMisses::processor.cores.core.data         8341                       # number of overall misses (Count)
system.cache_hierarchy.l1dcaches.overallMisses::total         8341                       # number of overall misses (Count)
system.cache_hierarchy.l1dcaches.demandMissLatency::processor.cores.core.data    115031999                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMissLatency::total    115031999                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMissLatency::processor.cores.core.data    115031999                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMissLatency::total    115031999                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandAccesses::processor.cores.core.data      1460342                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.demandAccesses::total      1460342                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.overallAccesses::processor.cores.core.data      1460342                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.overallAccesses::total      1460342                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.demandMissRate::processor.cores.core.data     0.005712                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandMissRate::total     0.005712                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMissRate::processor.cores.core.data     0.005712                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMissRate::total     0.005712                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.cores.core.data 13791.152020                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 13791.152020                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.cores.core.data 13791.152020                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 13791.152020                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1dcaches.blockedCycles::no_targets         1236                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1dcaches.blockedCauses::no_targets          358                       # number of times access was blocked (Count)
system.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1dcaches.avgBlocked::no_targets     3.452514                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1dcaches.writebacks::writebacks          657                       # number of writebacks (Count)
system.cache_hierarchy.l1dcaches.writebacks::total          657                       # number of writebacks (Count)
system.cache_hierarchy.l1dcaches.demandMshrHits::processor.cores.core.data         7630                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1dcaches.demandMshrHits::total         7630                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1dcaches.overallMshrHits::processor.cores.core.data         7630                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1dcaches.overallMshrHits::total         7630                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1dcaches.demandMshrMisses::processor.cores.core.data          711                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1dcaches.demandMshrMisses::total          711                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher          348                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::processor.cores.core.data          711                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::total         1059                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.cores.core.data          192                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrUncacheable::total          192                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.cores.core.data     13173000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMshrMissLatency::total     13173000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher      5490134                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.cores.core.data     13173000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::total     18663134                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.cores.core.data      5632000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total      5632000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.cores.core.data     0.000487                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.000487                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.cores.core.data     0.000487                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.000725                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.cores.core.data 18527.426160                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 18527.426160                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 15776.247126                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.cores.core.data 18527.426160                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 17623.355996                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.cores.core.data 29333.333333                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total 29333.333333                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.replacements          657                       # number of replacements (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher          348                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total          348                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher      5490134                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total      5490134                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 15776.247126                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 15776.247126                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.hits::processor.cores.core.data       688031                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.hits::total       688031                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.misses::processor.cores.core.data          813                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.misses::total          813                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.cores.core.data      9647000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.missLatency::total      9647000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.cores.core.data       688844                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.ReadReq.accesses::total       688844                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.cores.core.data     0.001180                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.001180                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.cores.core.data 11865.928659                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 11865.928659                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.cores.core.data          560                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total          560                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.cores.core.data          253                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total          253                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.cores.core.data           64                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total           64                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.cores.core.data      3382000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total      3382000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.cores.core.data      5632000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total      5632000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.cores.core.data     0.000367                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.000367                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.cores.core.data 13367.588933                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 13367.588933                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data        88000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total        88000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.hits::processor.cores.core.data        19010                       # number of SwapReq hits (Count)
system.cache_hierarchy.l1dcaches.SwapReq.hits::total        19010                       # number of SwapReq hits (Count)
system.cache_hierarchy.l1dcaches.SwapReq.misses::processor.cores.core.data            6                       # number of SwapReq misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.misses::total            6                       # number of SwapReq misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.missLatency::processor.cores.core.data       338000                       # number of SwapReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.missLatency::total       338000                       # number of SwapReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.accesses::processor.cores.core.data        19016                       # number of SwapReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.SwapReq.accesses::total        19016                       # number of SwapReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.SwapReq.missRate::processor.cores.core.data     0.000316                       # miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.missRate::total     0.000316                       # miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::processor.cores.core.data 56333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::total 56333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::processor.cores.core.data            6                       # number of SwapReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::processor.cores.core.data       332000                       # number of SwapReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::total       332000                       # number of SwapReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::processor.cores.core.data     0.000316                       # mshr miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::total     0.000316                       # mshr miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::processor.cores.core.data 55333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::total 55333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.hits::processor.cores.core.data       763970                       # number of WriteReq hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.hits::total       763970                       # number of WriteReq hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.misses::processor.cores.core.data         7528                       # number of WriteReq misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.misses::total         7528                       # number of WriteReq misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.cores.core.data    105384999                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.missLatency::total    105384999                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.cores.core.data       771498                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.WriteReq.accesses::total       771498                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.cores.core.data     0.009758                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.009758                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.cores.core.data 13999.070005                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 13999.070005                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.cores.core.data         7070                       # number of WriteReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total         7070                       # number of WriteReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.cores.core.data          458                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total          458                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.cores.core.data          128                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total          128                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.cores.core.data      9791000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total      9791000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.cores.core.data     0.000594                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.000594                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.cores.core.data 21377.729258                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 21377.729258                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses          711                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfIssued        18093                       # number of hwpf issued (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUnused           50                       # number of HardPF blocks evicted w/o reference (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUseful         3896                       # number of useful prefetch (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss         3599                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.215332                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l1dcaches.prefetcher.coverage     0.845670                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache        16106                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR         1639                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfLate        17745                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfIdentified        30550                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit        11695                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand            2                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage          602                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage          334                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l1dcaches.tags.totalRefs       694966                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l1dcaches.tags.sampledRefs          657                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l1dcaches.tags.avgRefs  1057.786910                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   219.679603                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1dcaches.tags.occupancies::processor.cores.core.data   292.320397                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.429062                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::processor.cores.core.data     0.570938                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022          226                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          286                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::2           30                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::3          195                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::4            1                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0           56                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::3          212                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::4           13                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.441406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.558594                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1dcaches.tags.tagAccesses     11835521                       # Number of tag accesses (Count)
system.cache_hierarchy.l1dcaches.tags.dataAccesses     11835521                       # Number of data accesses (Count)
system.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.demandHits::processor.cores.core.inst      1034906                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1icaches.demandHits::total      1034906                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1icaches.overallHits::processor.cores.core.inst      1034906                       # number of overall hits (Count)
system.cache_hierarchy.l1icaches.overallHits::total      1034906                       # number of overall hits (Count)
system.cache_hierarchy.l1icaches.demandMisses::processor.cores.core.inst         1361                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1icaches.demandMisses::total         1361                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1icaches.overallMisses::processor.cores.core.inst         1361                       # number of overall misses (Count)
system.cache_hierarchy.l1icaches.overallMisses::total         1361                       # number of overall misses (Count)
system.cache_hierarchy.l1icaches.demandMissLatency::processor.cores.core.inst     18356000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMissLatency::total     18356000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMissLatency::processor.cores.core.inst     18356000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMissLatency::total     18356000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandAccesses::processor.cores.core.inst      1036267                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.demandAccesses::total      1036267                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.overallAccesses::processor.cores.core.inst      1036267                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.overallAccesses::total      1036267                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.demandMissRate::processor.cores.core.inst     0.001313                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.demandMissRate::total     0.001313                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMissRate::processor.cores.core.inst     0.001313                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMissRate::total     0.001313                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.cores.core.inst 13487.141807                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1icaches.demandAvgMissLatency::total 13487.141807                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.cores.core.inst 13487.141807                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMissLatency::total 13487.141807                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1icaches.writebacks::writebacks         1203                       # number of writebacks (Count)
system.cache_hierarchy.l1icaches.writebacks::total         1203                       # number of writebacks (Count)
system.cache_hierarchy.l1icaches.demandMshrHits::processor.cores.core.inst          151                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1icaches.demandMshrHits::total          151                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1icaches.overallMshrHits::processor.cores.core.inst          151                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1icaches.overallMshrHits::total          151                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1icaches.demandMshrMisses::processor.cores.core.inst         1210                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1icaches.demandMshrMisses::total         1210                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1icaches.overallMshrMisses::processor.cores.core.inst         1210                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1icaches.overallMshrMisses::total         1210                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.cores.core.inst     16433000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMshrMissLatency::total     16433000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.cores.core.inst     16433000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMshrMissLatency::total     16433000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMshrMissRate::processor.cores.core.inst     0.001168                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.001168                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMshrMissRate::processor.cores.core.inst     0.001168                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.001168                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.cores.core.inst 13580.991736                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 13580.991736                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.cores.core.inst 13580.991736                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 13580.991736                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.replacements         1203                       # number of replacements (Count)
system.cache_hierarchy.l1icaches.ReadReq.hits::processor.cores.core.inst      1034906                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.hits::total      1034906                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.misses::processor.cores.core.inst         1361                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.misses::total         1361                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.cores.core.inst     18356000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.missLatency::total     18356000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.accesses::processor.cores.core.inst      1036267                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1icaches.ReadReq.accesses::total      1036267                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1icaches.ReadReq.missRate::processor.cores.core.inst     0.001313                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.001313                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.cores.core.inst 13487.141807                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 13487.141807                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.cores.core.inst          151                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrHits::total          151                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.cores.core.inst         1210                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total         1210                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.cores.core.inst     16433000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total     16433000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.cores.core.inst     0.001168                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.001168                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.cores.core.inst 13580.991736                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 13580.991736                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.prefetcher.demandMshrMisses         1210                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l1icaches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l1icaches.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l1icaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.tags.tagsInUse   511.999423                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l1icaches.tags.totalRefs      1037052                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l1icaches.tags.sampledRefs         1209                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l1icaches.tags.avgRefs   857.776675                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l1icaches.tags.occupancies::processor.cores.core.inst   511.999423                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1icaches.tags.avgOccs::processor.cores.core.inst     0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1icaches.tags.avgOccs::total     0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::0          115                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3          397                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1icaches.tags.tagAccesses      8291345                       # Number of tag accesses (Count)
system.cache_hierarchy.l1icaches.tags.dataAccesses      8291345                       # Number of data accesses (Count)
system.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2buses.transDist::ReadReq           64                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadResp         2402                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WriteReq          128                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WriteResp          128                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WritebackDirty          701                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WritebackClean         1281                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::UpgradeReq          410                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::UpgradeResp          410                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadExReq           57                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadExResp           57                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadSharedReq         2443                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::InvalidateReq            2                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::InvalidateResp            2                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.l1icaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         3615                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.l1dcaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         3585                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.iptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port          151                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.dptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port          196                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount::total         7547                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.l1icaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port       153920                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.l1dcaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port       110976                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.iptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         6336                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.dptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         8192                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize::total       279424                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.snoops             949                       # Total snoops (Count)
system.cache_hierarchy.l2buses.snoopTraffic        27776                       # Total snoop traffic (Byte)
system.cache_hierarchy.l2buses.snoopFanout::samples         3107                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::mean     0.168008                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::stdev     0.379913                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::0         2592     83.42%     83.42% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::1          508     16.35%     99.77% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::2            7      0.23%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::total         3107                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2buses.reqLayer0.occupancy      8661973                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer0.occupancy      3628998                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer1.occupancy      2633999                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer2.occupancy       156000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer3.occupancy       204000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.snoopLayer0.occupancy      1233000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.snoop_filter.totRequests         4376                       # Total number of requests made to the snoop filter. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests         2380                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests           99                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.totSnoops          419                       # Total number of snoops made to the snoop filter. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops          419                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher          348                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.mmu.dtb.walker           60                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.mmu.itb.walker           47                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.inst         1201                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.data          299                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::total         1955                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher          348                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.mmu.dtb.walker           60                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.mmu.itb.walker           47                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.inst         1201                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.data          299                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::total         1955                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.mmu.dtb.walker            1                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.inst            2                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.data            7                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::total           10                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.mmu.dtb.walker            1                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.inst            2                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.data            7                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::total           10                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.mmu.dtb.walker        75000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.inst       150000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.data       140000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::total       365000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.mmu.dtb.walker        75000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.inst       150000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.data       140000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::total       365000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher          348                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.mmu.dtb.walker           61                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.mmu.itb.walker           47                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.inst         1203                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.data          306                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::total         1965                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher          348                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.mmu.dtb.walker           61                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.mmu.itb.walker           47                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.inst         1203                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.data          306                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::total         1965                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.mmu.dtb.walker     0.016393                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.inst     0.001663                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.data     0.022876                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::total     0.005089                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.mmu.dtb.walker     0.016393                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.inst     0.001663                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.data     0.022876                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::total     0.005089                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.mmu.dtb.walker        75000                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.inst        75000                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.data        20000                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::total        36500                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.mmu.dtb.walker        75000                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.inst        75000                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.data        20000                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::total        36500                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l2caches.writebacks::writebacks            3                       # number of writebacks (Count)
system.cache_hierarchy.l2caches.writebacks::total            3                       # number of writebacks (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.mmu.dtb.walker            1                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.inst            2                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.data            7                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::total           10                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.mmu.dtb.walker            1                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.inst            2                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.data            7                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::total           10                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrUncacheable::processor.cores.core.data          192                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l2caches.overallMshrUncacheable::total          192                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.mmu.dtb.walker        74000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.inst       148000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.data       133000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::total       355000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.mmu.dtb.walker        74000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.inst       148000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.data       133000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::total       355000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrUncacheableLatency::processor.cores.core.data      5376000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrUncacheableLatency::total      5376000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.mmu.dtb.walker     0.016393                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.inst     0.001663                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.data     0.022876                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::total     0.005089                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.mmu.dtb.walker     0.016393                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.inst     0.001663                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.data     0.022876                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::total     0.005089                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker        74000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.inst        74000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.data        19000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total        35500                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker        74000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.inst        74000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.data        19000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total        35500                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::processor.cores.core.data        28000                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::total        28000                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.replacements            3                       # number of replacements (Count)
system.cache_hierarchy.l2caches.InvalidateReq.hits::processor.cores.core.data            2                       # number of InvalidateReq hits (Count)
system.cache_hierarchy.l2caches.InvalidateReq.hits::total            2                       # number of InvalidateReq hits (Count)
system.cache_hierarchy.l2caches.InvalidateReq.accesses::processor.cores.core.data            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.InvalidateReq.accesses::total            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.hits::processor.cores.core.data           50                       # number of ReadExReq hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.hits::total           50                       # number of ReadExReq hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.misses::processor.cores.core.data            7                       # number of ReadExReq misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.misses::total            7                       # number of ReadExReq misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.cores.core.data       140000                       # number of ReadExReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.missLatency::total       140000                       # number of ReadExReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.accesses::processor.cores.core.data           57                       # number of ReadExReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.accesses::total           57                       # number of ReadExReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.missRate::processor.cores.core.data     0.122807                       # miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.122807                       # miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.cores.core.data        20000                       # average ReadExReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total        20000                       # average ReadExReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.cores.core.data            7                       # number of ReadExReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total            7                       # number of ReadExReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.cores.core.data       133000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total       133000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.cores.core.data     0.122807                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.122807                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.cores.core.data        19000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total        19000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::processor.cores.core.data           64                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::total           64                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::processor.cores.core.data      5376000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::total      5376000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data        84000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::total        84000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher          348                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.mmu.dtb.walker           60                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.mmu.itb.walker           47                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.inst         1201                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.data          249                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::total         1905                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.mmu.dtb.walker            1                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.inst            2                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::total            3                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.mmu.dtb.walker        75000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.inst       150000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total       225000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher          348                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.mmu.dtb.walker           61                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.mmu.itb.walker           47                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.inst         1203                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.data          249                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::total         1908                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.mmu.dtb.walker     0.016393                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.inst     0.001663                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.001572                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.mmu.dtb.walker        75000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.inst        75000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total        75000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.mmu.dtb.walker            1                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.inst            2                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total            3                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker        74000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.inst       148000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total       222000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.016393                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.001663                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.001572                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker        74000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst        74000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total        74000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.hits::processor.cores.core.data            6                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.hits::total            6                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.misses::processor.cores.core.data          404                       # number of UpgradeReq misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.misses::total          404                       # number of UpgradeReq misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.missLatency::processor.cores.core.data      8282999                       # number of UpgradeReq miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.missLatency::total      8282999                       # number of UpgradeReq miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.cores.core.data          410                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::total          410                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.missRate::processor.cores.core.data     0.985366                       # miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.missRate::total     0.985366                       # miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.avgMissLatency::processor.cores.core.data 20502.472772                       # average UpgradeReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.avgMissLatency::total 20502.472772                       # average UpgradeReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::processor.cores.core.data          404                       # number of UpgradeReq MSHR misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::total          404                       # number of UpgradeReq MSHR misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::processor.cores.core.data      7878000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::total      7878000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::processor.cores.core.data     0.985366                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::total     0.985366                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::processor.cores.core.data        19500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::total        19500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.cores.core.data          128                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total          128                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.WritebackClean.hits::writebacks         1212                       # number of WritebackClean hits (Count)
system.cache_hierarchy.l2caches.WritebackClean.hits::total         1212                       # number of WritebackClean hits (Count)
system.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks         1212                       # number of WritebackClean accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackClean.accesses::total         1212                       # number of WritebackClean accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks          698                       # number of WritebackDirty hits (Count)
system.cache_hierarchy.l2caches.WritebackDirty.hits::total          698                       # number of WritebackDirty hits (Count)
system.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks          698                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackDirty.accesses::total          698                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2caches.prefetcher.demandMshrMisses           10                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l2caches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l2caches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l2caches.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l2caches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l2caches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l2caches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l2caches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l2caches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l2caches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l2caches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l2caches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2caches.tags.tagsInUse  8189.681911                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l2caches.tags.totalRefs           20                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l2caches.tags.sampledRefs            5                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l2caches.tags.avgRefs            4                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l2caches.tags.occupancies::writebacks   550.681911                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  2275.999465                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l2caches.prefetcher          434                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.mmu.dtb.walker    52.999827                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.mmu.itb.walker           20                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.inst  3787.958488                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.data  1068.042221                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.067222                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.277832                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l2caches.prefetcher     0.052979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.006470                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.002441                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.inst     0.462397                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.data     0.130376                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::total     0.999717                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022         2746                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024         5444                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1022::3          119                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1022::4         2627                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::3          573                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::4         4870                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.335205                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.664551                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l2caches.tags.tagAccesses        68596                       # Number of tag accesses (Count)
system.cache_hierarchy.l2caches.tags.dataAccesses        68596                       # Number of data accesses (Count)
system.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.transDist::ReadReq           64                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadResp          606                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WriteReq          128                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WriteResp          128                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WritebackDirty            3                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::CleanEvict          535                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::UpgradeReq          411                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadSharedReq          542                       # Transaction distribution (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.iocache.mem_side_port::system.memory.mem_ctrl.port         1202                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.iocache.mem_side_port::total         1202                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.memory.mem_ctrl.port          420                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_pic.pio           64                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.bridge.cpu_side_port          320                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::total          804                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount::total         2006                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.iocache.mem_side_port::system.memory.mem_ctrl.port         8192                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.iocache.mem_side_port::total         8192                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.memory.mem_ctrl.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_pic.pio          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.bridge.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::total         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize::total         9344                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.snoops              411                       # Total snoops (Count)
system.cache_hierarchy.membus.snoopTraffic        26304                       # Total snoop traffic (Byte)
system.cache_hierarchy.membus.snoopFanout::samples         1145                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::mean     0.453275                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::stdev     0.498030                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::0          626     54.67%     54.67% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::1          519     45.33%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::total         1145                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.reqLayer0.occupancy      1494001                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer4.occupancy        32000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer4.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer6.occupancy       288000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer6.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.respLayer1.occupancy      1134000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.respLayer2.occupancy       263500                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.snoop_filter.totRequests         1491                       # Total number of requests made to the snoop filter. (Count)
system.cache_hierarchy.membus.snoop_filter.hitSingleRequests          945                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.hitMultiRequests          519                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
system.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.clint.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   571                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  571                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  128                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 128                       # Transaction distribution (Count)
system.iobus.pktCount_system.lupio_blk.dma::system.cache_hierarchy.iocache.cpu_side_port         1078                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.lupio_blk.dma::total         1078                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lupio_blk.pio          320                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total          320                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     1398                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.lupio_blk.dma::system.cache_hierarchy.iocache.cpu_side_port        32768                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.lupio_blk.dma::total        32768                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.lupio_blk.pio          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     33408                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy               539000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer1.occupancy               288000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy             2604000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              192000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.lupio_blk.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_ipi.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_pic.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_rng.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_rtc.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_sys.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_tmr.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_tty.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.memory.mem_ctrl.avgPriority_writebacks::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_lupio_blk::samples       128.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.mmu.dtb.walker::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.priorityMinLatency 0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.memory.mem_ctrl.priorityMaxLatency 0.000000138750                       # per QoS priority maximum request to response latency (Second)
system.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.memory.mem_ctrl.numStayReadState           957                       # Number of times bus staying in READ state (Count)
system.memory.mem_ctrl.numStayWriteState            0                       # Number of times bus staying in WRITE state (Count)
system.memory.mem_ctrl.readReqs                   131                       # Number of read requests accepted (Count)
system.memory.mem_ctrl.writeReqs                    3                       # Number of write requests accepted (Count)
system.memory.mem_ctrl.readBursts                 131                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.memory.mem_ctrl.writeBursts                  3                       # Number of controller write bursts, including those merged in the write queue (Count)
system.memory.mem_ctrl.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
system.memory.mem_ctrl.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
system.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.memory.mem_ctrl.avgRdQLen                12.57                       # Average read queue length when enqueuing ((Count/Tick))
system.memory.mem_ctrl.avgWrQLen                18.96                       # Average write queue length when enqueuing ((Count/Tick))
system.memory.mem_ctrl.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
system.memory.mem_ctrl.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
system.memory.mem_ctrl.readPktSize::0               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::1               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::2               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::3               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::4               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::5               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::6             131                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::0              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::1              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::2              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::3              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::4              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::5              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::6              3                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.rdQLenPdf::0                11                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::1                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::2                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::3                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::4                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::5                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::6                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::7                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::8                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::9                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::10                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::11                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::12                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::13                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::14                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::15                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::17                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::18                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::19                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
system.memory.mem_ctrl.bytesReadSys              8384                       # Total read bytes from the system interface side (Byte)
system.memory.mem_ctrl.bytesWrittenSys            192                       # Total written bytes from the system interface side (Byte)
system.memory.mem_ctrl.avgRdBWSys        2731457.99715451                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.memory.mem_ctrl.avgWrBWSys        62552.47321728                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.memory.mem_ctrl.totGap              3145777000                       # Total gap between requests (Tick)
system.memory.mem_ctrl.avgGap             23475947.76                       # Average gap between requests ((Tick/Count))
system.memory.mem_ctrl.requestorReadBytes::lupio_blk         8192                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.mmu.dtb.walker           64                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst          128                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadRate::lupio_blk 2668905.523937235121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.mmu.dtb.walker 20850.824405759649                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst 41701.648811519299                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadAccesses::lupio_blk          128                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.mmu.dtb.walker            1                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorWriteAccesses::writebacks            3                       # Per-requestor write serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadTotalLat::lupio_blk      8000000                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.mmu.dtb.walker        32500                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst        65000                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadAvgLat::lupio_blk     62500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.mmu.dtb.walker     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.memory.mem_ctrl.dram.bytesRead::lupio_blk         8192                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.mmu.dtb.walker           64                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst          128                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::total         8384                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesInstRead::total          128                       # Number of instructions bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesWritten::writebacks          192                       # Number of bytes written to this memory (Byte)
system.memory.mem_ctrl.dram.bytesWritten::total          192                       # Number of bytes written to this memory (Byte)
system.memory.mem_ctrl.dram.numReads::lupio_blk          128                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.mmu.dtb.walker            1                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.inst            2                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::total          131                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numWrites::writebacks            3                       # Number of write requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numWrites::total            3                       # Number of write requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.bwRead::lupio_blk      2668906                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.mmu.dtb.walker        20851                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst        41702                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::total      2731458                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst        41702                       # Instruction read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwInstRead::total        41702                       # Instruction read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwWrite::writebacks        62552                       # Write bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwWrite::total        62552                       # Write bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::writebacks        62552                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::lupio_blk      2668906                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.mmu.dtb.walker        20851                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst        41702                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::total      2794010                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.readBursts            131                       # Number of DRAM read bursts (Count)
system.memory.mem_ctrl.dram.writeBursts             0                       # Number of DRAM write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::5          128                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::6            1                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::10            1                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::11            1                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.totQLat           5641250                       # Total ticks spent queuing (Tick)
system.memory.mem_ctrl.dram.totBusLat          655000                       # Total ticks spent in databus transfers (Tick)
system.memory.mem_ctrl.dram.totMemAccLat      8097500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.memory.mem_ctrl.dram.avgQLat          43062.98                       # Average queueing delay per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.avgBusLat         5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.avgMemAccLat     61812.98                       # Average memory access latency per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.readRowHits           120                       # Number of row buffer hits during reads (Count)
system.memory.mem_ctrl.dram.writeRowHits            0                       # Number of row buffer hits during writes (Count)
system.memory.mem_ctrl.dram.readRowHitRate        91.60                       # Row buffer hit rate for reads (Ratio)
system.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
system.memory.mem_ctrl.dram.bytesPerActivate::samples           10                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::mean          832                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::gmean   588.133558                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::stdev   404.771541                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::0-127            2     20.00%     20.00% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::1024-1151            8     80.00%    100.00% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::total           10                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesRead            8384                       # Total bytes read (Byte)
system.memory.mem_ctrl.dram.bytesWritten            0                       # Total bytes written (Byte)
system.memory.mem_ctrl.dram.avgRdBW          2.731458                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.memory.mem_ctrl.dram.avgWrBW                 0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.memory.mem_ctrl.dram.peakBW           12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.memory.mem_ctrl.dram.busUtil              0.02                       # Data bus utilization in percentage (Ratio)
system.memory.mem_ctrl.dram.busUtilRead          0.02                       # Data bus utilization in percentage for reads (Ratio)
system.memory.mem_ctrl.dram.busUtilWrite         0.00                       # Data bus utilization in percentage for writes (Ratio)
system.memory.mem_ctrl.dram.pageHitRate         91.60                       # Row buffer hit rate, read and write combined (Ratio)
system.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.memory.mem_ctrl.dram.rank0.actEnergy        64260                       # Energy for activate commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.preEnergy        30360                       # Energy for precharge commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.readEnergy       921060                       # Energy for read commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.refreshEnergy 242168160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.actBackEnergy     45614250                       # Energy for active background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.preBackEnergy   1140246720                       # Energy for precharge background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.totalEnergy   1429044810                       # Total energy per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.averagePower   465.574413                       # Core power per rank (mW) (Watt)
system.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2963884000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::REF    102440000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT      3118000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.actEnergy        14280                       # Energy for activate commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.preEnergy         7590                       # Energy for precharge commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.readEnergy        14280                       # Energy for read commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.refreshEnergy 242168160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.actBackEnergy     47449650                       # Energy for active background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.preBackEnergy   1138701120                       # Energy for precharge background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.totalEnergy   1428355080                       # Total energy per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.averagePower   465.349703                       # Core power per rank (mW) (Watt)
system.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE   2959939500                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::REF    102440000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT      7062500                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.pic.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.numCycles         3069423                       # Number of cpu cycles simulated (Cycle)
system.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.processor.cores.core.instsAdded        5940333                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.processor.cores.core.nonSpecInstsAdded       184012                       # Number of non-speculative instructions added to the IQ (Count)
system.processor.cores.core.instsIssued       5846693                       # Number of instructions issued (Count)
system.processor.cores.core.squashedInstsIssued         1147                       # Number of squashed instructions issued (Count)
system.processor.cores.core.squashedInstsExamined       858685                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.processor.cores.core.squashedOperandsExamined       376103                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.processor.cores.core.squashedNonSpecRemoved        49878                       # Number of squashed non-spec instructions that were removed (Count)
system.processor.cores.core.numIssuedDist::samples      3069041                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::mean     1.905055                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::stdev     2.314152                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::0      1378246     44.91%     44.91% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::1       427374     13.93%     58.83% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::2       262284      8.55%     67.38% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::3       193373      6.30%     73.68% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::4       267139      8.70%     82.38% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::5       226932      7.39%     89.78% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::6       152542      4.97%     94.75% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::7        93044      3.03%     97.78% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::8        68107      2.22%    100.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::total      3069041                       # Number of insts issued each cycle (Count)
system.processor.cores.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::mlb            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntAlu        19444     10.39%     10.39% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntMult        70606     37.73%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntDiv            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatAdd            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatCmp            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatCvt            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMult            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMultAcc            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatDiv            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMisc            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatSqrt            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAdd            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAddAcc            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAlu            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdCmp            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdCvt            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMisc            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMult            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMultAcc            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShift            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShiftAcc            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdDiv            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSqrt            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatAdd            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatAlu            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatCmp            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatCvt            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatDiv            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMisc            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMult            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMultAcc            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatSqrt            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceAdd            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceAlu            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceCmp            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAes            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAesMix            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha1Hash            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha1Hash2            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha256Hash            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha256Hash2            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShaSigma2            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShaSigma3            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdPredAlu            0      0.00%     48.12% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::MemRead        46721     24.97%     73.08% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::MemWrite        49985     26.71%     99.79% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMemRead          216      0.12%     99.91% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMemWrite          171      0.09%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statIssuedInstType_0::No_OpClass       115078      1.97%      1.97% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::mlb           91      0.00%      1.97% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntAlu      3631169     62.11%     64.08% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntMult       219056      3.75%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntDiv           43      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatAdd            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatCvt            2      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMult            1      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatDiv            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMisc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatSqrt            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAdd            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAlu            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdCvt            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMisc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMult            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShift            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdDiv            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSqrt            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAes            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAesMix            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.82% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::MemRead      1062074     18.17%     85.99% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::MemWrite       816872     13.97%     99.96% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMemRead         1154      0.02%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMemWrite         1153      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::total      5846693                       # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.issueRate        1.904818                       # Inst issue rate ((Count/Cycle))
system.processor.cores.core.fuBusy             187143                       # FU busy when requested (Count)
system.processor.cores.core.fuBusyRate       0.032008                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.processor.cores.core.intInstQueueReads     14945710                       # Number of integer instruction queue reads (Count)
system.processor.cores.core.intInstQueueWrites      7000430                       # Number of integer instruction queue writes (Count)
system.processor.cores.core.intInstQueueWakeupAccesses      5812306                       # Number of integer instruction queue wakeup accesses (Count)
system.processor.cores.core.fpInstQueueReads         5007                       # Number of floating instruction queue reads (Count)
system.processor.cores.core.fpInstQueueWrites         2310                       # Number of floating instruction queue writes (Count)
system.processor.cores.core.fpInstQueueWakeupAccesses         2310                       # Number of floating instruction queue wakeup accesses (Count)
system.processor.cores.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
system.processor.cores.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
system.processor.cores.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.processor.cores.core.intAluAccesses      5916061                       # Number of integer alu accesses (Count)
system.processor.cores.core.fpAluAccesses         2697                       # Number of floating point alu accesses (Count)
system.processor.cores.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
system.processor.cores.core.numInsts          5820207                       # Number of executed instructions (Count)
system.processor.cores.core.numLoadInsts      1031619                       # Number of load instructions executed (Count)
system.processor.cores.core.numSquashedInsts        26149                       # Number of squashed instructions skipped in execute (Count)
system.processor.cores.core.numSwp                  0                       # Number of swp insts executed (Count)
system.processor.cores.core.numNop                  0                       # Number of nop insts executed (Count)
system.processor.cores.core.numRefs           1858416                       # Number of memory reference insts executed (Count)
system.processor.cores.core.numBranches        723602                       # Number of branches executed (Count)
system.processor.cores.core.numStoreInsts       826797                       # Number of stores executed (Count)
system.processor.cores.core.numRate          1.896189                       # Inst execution rate ((Count/Cycle))
system.processor.cores.core.timesIdled             66                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.processor.cores.core.idleCycles            382                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.processor.cores.core.committedInsts      5256152                       # Number of Instructions Simulated (Count)
system.processor.cores.core.committedOps      5265660                       # Number of Ops (including micro ops) Simulated (Count)
system.processor.cores.core.cpi              0.583968                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.processor.cores.core.totalCpi         0.583968                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.processor.cores.core.ipc              1.712423                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.processor.cores.core.totalIpc         1.712423                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.processor.cores.core.intRegfileReads      6996303                       # Number of integer regfile reads (Count)
system.processor.cores.core.intRegfileWrites      4486365                       # Number of integer regfile writes (Count)
system.processor.cores.core.fpRegfileReads         1156                       # Number of floating regfile reads (Count)
system.processor.cores.core.fpRegfileWrites         1156                       # Number of floating regfile writes (Count)
system.processor.cores.core.miscRegfileReads     40809645                       # number of misc regfile reads (Count)
system.processor.cores.core.miscRegfileWrites         1717                       # number of misc regfile writes (Count)
system.processor.cores.core.MemDepUnit__0.insertedLoads      1112039                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__0.insertedStores       921269                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__0.conflictingLoads       553148                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__0.conflictingStores       340472                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.branchPred.lookups       962581                       # Number of BP lookups (Count)
system.processor.cores.core.branchPred.condPredicted       283503                       # Number of conditional branches predicted (Count)
system.processor.cores.core.branchPred.condIncorrect         3535                       # Number of conditional branches incorrect (Count)
system.processor.cores.core.branchPred.BTBLookups       140167                       # Number of BTB lookups (Count)
system.processor.cores.core.branchPred.BTBHits       139026                       # Number of BTB hits (Count)
system.processor.cores.core.branchPred.BTBHitRatio     0.991860                       # BTB Hit Ratio (Ratio)
system.processor.cores.core.branchPred.RASUsed       325276                       # Number of times the RAS was used to get a target. (Count)
system.processor.cores.core.branchPred.RASIncorrect          403                       # Number of incorrect RAS predictions. (Count)
system.processor.cores.core.branchPred.indirectLookups       340938                       # Number of indirect predictor lookups. (Count)
system.processor.cores.core.branchPred.indirectHits       331745                       # Number of indirect target hits. (Count)
system.processor.cores.core.branchPred.indirectMisses         9193                       # Number of indirect misses. (Count)
system.processor.cores.core.branchPred.indirectMispredicted         1119                       # Number of mispredicted indirect branches. (Count)
system.processor.cores.core.commit.commitSquashedInsts       856811                       # The number of squashed insts skipped by commit (Count)
system.processor.cores.core.commit.commitNonSpecStalls       134134                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.processor.cores.core.commit.branchMispredicts         3401                       # The number of times a branch was mispredicted (Count)
system.processor.cores.core.commit.numCommittedDist::samples      2948664                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::mean     1.785778                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::stdev     2.660619                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::0      1445335     49.02%     49.02% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::1       663417     22.50%     71.52% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::2        93573      3.17%     74.69% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::3       139782      4.74%     79.43% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::4       113766      3.86%     83.29% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::5        88965      3.02%     86.30% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::6        56386      1.91%     88.22% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::7        21974      0.75%     88.96% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::8       325466     11.04%    100.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::total      2948664                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.instsCommitted      5256152                       # Number of instructions committed (Count)
system.processor.cores.core.commit.opsCommitted      5265660                       # Number of ops (including micro ops) committed (Count)
system.processor.cores.core.commit.memRefs      1686298                       # Number of memory references committed (Count)
system.processor.cores.core.commit.loads       895656                       # Number of loads committed (Count)
system.processor.cores.core.commit.amos         19016                       # Number of atomic instructions committed (Count)
system.processor.cores.core.commit.membars        38096                       # Number of memory barriers committed (Count)
system.processor.cores.core.commit.branches       627650                       # Number of branches committed (Count)
system.processor.cores.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.processor.cores.core.commit.floating         2310                       # Number of committed floating point instructions. (Count)
system.processor.cores.core.commit.integer      5226128                       # Number of committed integer instructions. (Count)
system.processor.cores.core.commit.functionCalls       227040                       # Number of function calls committed. (Count)
system.processor.cores.core.commit.committedInstType_0::No_OpClass       115038      2.18%      2.18% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::mlb           82      0.00%      2.19% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntAlu      3245754     61.64%     63.83% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntMult       218479      4.15%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntDiv           42      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatAdd            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatCmp            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatCvt            2      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMult            1      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatDiv            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMisc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatSqrt            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAdd            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAlu            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdCmp            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdCvt            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMisc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMult            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShift            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdDiv            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSqrt            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAes            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAesMix            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::MemRead       913482     17.35%     85.32% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::MemWrite       770473     14.63%     99.96% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMemRead         1154      0.02%     99.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMemWrite         1153      0.02%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::total      5265660                       # Class of committed instruction (Count)
system.processor.cores.core.commit.commitEligibleSamples       325466                       # number cycles where commit BW limit reached (Cycle)
system.processor.cores.core.decode.idleCycles       144910                       # Number of cycles decode is idle (Cycle)
system.processor.cores.core.decode.blockedCycles      2007466                       # Number of cycles decode is blocked (Cycle)
system.processor.cores.core.decode.runCycles       727077                       # Number of cycles decode is running (Cycle)
system.processor.cores.core.decode.unblockCycles       166548                       # Number of cycles decode is unblocking (Cycle)
system.processor.cores.core.decode.squashCycles        23040                       # Number of cycles decode is squashing (Cycle)
system.processor.cores.core.decode.branchResolved       109042                       # Number of times decode resolved a branch (Count)
system.processor.cores.core.decode.branchMispred          163                       # Number of times decode detected a branch misprediction (Count)
system.processor.cores.core.decode.decodedInsts      6315014                       # Number of instructions handled by decode (Count)
system.processor.cores.core.decode.squashedInsts          736                       # Number of squashed instructions handled by decode (Count)
system.processor.cores.core.fetch.icacheStallCycles        36175                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.processor.cores.core.fetch.insts       7157920                       # Number of instructions fetch has processed (Count)
system.processor.cores.core.fetch.branches       962581                       # Number of branches that fetch encountered (Count)
system.processor.cores.core.fetch.predictedBranches       796047                       # Number of branches that fetch has predicted taken (Count)
system.processor.cores.core.fetch.cycles      3007393                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.processor.cores.core.fetch.squashCycles        46400                       # Number of cycles fetch has spent squashing (Cycle)
system.processor.cores.core.fetch.tlbCycles          828                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.processor.cores.core.fetch.miscStallCycles          778                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.processor.cores.core.fetch.pendingTrapStallCycles          667                       # Number of stall cycles due to pending traps (Cycle)
system.processor.cores.core.fetch.cacheLines      1036267                       # Number of cache lines fetched (Count)
system.processor.cores.core.fetch.icacheSquashes          446                       # Number of outstanding Icache misses that were squashed (Count)
system.processor.cores.core.fetch.tlbSquashes           19                       # Number of outstanding ITLB misses that were squashed (Count)
system.processor.cores.core.fetch.nisnDist::samples      3069041                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::mean     2.335493                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::stdev     3.012680                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::0      1623916     52.91%     52.91% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::1       172339      5.62%     58.53% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::2       166114      5.41%     63.94% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::3        91453      2.98%     66.92% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::4       228375      7.44%     74.36% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::5       139602      4.55%     78.91% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::6       188914      6.16%     85.07% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::7        22820      0.74%     85.81% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::8       435508     14.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::total      3069041                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.branchRate     0.313603                       # Number of branch fetches per cycle (Ratio)
system.processor.cores.core.fetch.rate       2.332008                       # Number of inst fetches per cycle ((Count/Cycle))
system.processor.cores.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
system.processor.cores.core.iew.squashCycles        23040                       # Number of cycles IEW is squashing (Cycle)
system.processor.cores.core.iew.blockCycles        98201                       # Number of cycles IEW is blocking (Cycle)
system.processor.cores.core.iew.unblockCycles          152                       # Number of cycles IEW is unblocking (Cycle)
system.processor.cores.core.iew.dispatchedInsts      6124345                       # Number of instructions dispatched to IQ (Count)
system.processor.cores.core.iew.dispSquashedInsts          541                       # Number of squashed instructions skipped by dispatch (Count)
system.processor.cores.core.iew.dispLoadInsts      1112039                       # Number of dispatched load instructions (Count)
system.processor.cores.core.iew.dispStoreInsts       921269                       # Number of dispatched store instructions (Count)
system.processor.cores.core.iew.dispNonSpecInsts       125866                       # Number of dispatched non-speculative instructions (Count)
system.processor.cores.core.iew.iqFullEvents           46                       # Number of times the IQ has become full, causing a stall (Count)
system.processor.cores.core.iew.lsqFullEvents           58                       # Number of times the LSQ has become full, causing a stall (Count)
system.processor.cores.core.iew.memOrderViolationEvents        19729                       # Number of memory order violations (Count)
system.processor.cores.core.iew.predictedTakenIncorrect         1722                       # Number of branches that were predicted taken incorrectly (Count)
system.processor.cores.core.iew.predictedNotTakenIncorrect         3094                       # Number of branches that were predicted not taken incorrectly (Count)
system.processor.cores.core.iew.branchMispredicts         4816                       # Number of branch mispredicts detected at execute (Count)
system.processor.cores.core.iew.instsToCommit      5817172                       # Cumulative count of insts sent to commit (Count)
system.processor.cores.core.iew.writebackCount      5814616                       # Cumulative count of insts written-back (Count)
system.processor.cores.core.iew.producerInst      3916785                       # Number of instructions producing a value (Count)
system.processor.cores.core.iew.consumerInst      5866008                       # Number of instructions consuming a value (Count)
system.processor.cores.core.iew.wbRate       1.894368                       # Insts written-back per cycle ((Count/Cycle))
system.processor.cores.core.iew.wbFanout     0.667709                       # Average fanout of values written-back ((Count/Count))
system.processor.cores.core.lsq0.forwLoads       341155                       # Number of loads that had data forwarded from stores (Count)
system.processor.cores.core.lsq0.squashedLoads       216383                       # Number of loads squashed (Count)
system.processor.cores.core.lsq0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed (Count)
system.processor.cores.core.lsq0.memOrderViolation        19729                       # Number of memory ordering violations (Count)
system.processor.cores.core.lsq0.squashedStores       130627                       # Number of stores squashed (Count)
system.processor.cores.core.lsq0.rescheduledLoads          438                       # Number of loads that were rescheduled (Count)
system.processor.cores.core.lsq0.blockedByCache          356                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.processor.cores.core.lsq0.loadToUse::samples       895656                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::mean     2.322508                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::stdev     1.124486                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::0-9       894858     99.91%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::10-19          616      0.07%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::20-29           60      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::30-39           20      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::40-49           33      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::50-59            4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::60-69           32      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::70-79            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::130-139           31      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::140-149            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::max_value          148                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::total       895656                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.mmu.dtb.readHits      1030533                       # read hits (Count)
system.processor.cores.core.mmu.dtb.readMisses          288                       # read misses (Count)
system.processor.cores.core.mmu.dtb.readAccesses      1030821                       # read accesses (Count)
system.processor.cores.core.mmu.dtb.writeHits       826801                       # write hits (Count)
system.processor.cores.core.mmu.dtb.writeMisses           49                       # write misses (Count)
system.processor.cores.core.mmu.dtb.writeAccesses       826850                       # write accesses (Count)
system.processor.cores.core.mmu.dtb.hits      1857334                       # Total TLB (read and write) hits (Count)
system.processor.cores.core.mmu.dtb.misses          337                       # Total TLB (read and write) misses (Count)
system.processor.cores.core.mmu.dtb.accesses      1857671                       # Total TLB (read and write) accesses (Count)
system.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.mmu.itb.readHits      1036281                       # read hits (Count)
system.processor.cores.core.mmu.itb.readMisses          237                       # read misses (Count)
system.processor.cores.core.mmu.itb.readAccesses      1036518                       # read accesses (Count)
system.processor.cores.core.mmu.itb.writeHits            0                       # write hits (Count)
system.processor.cores.core.mmu.itb.writeMisses            0                       # write misses (Count)
system.processor.cores.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.processor.cores.core.mmu.itb.hits      1036281                       # Total TLB (read and write) hits (Count)
system.processor.cores.core.mmu.itb.misses          237                       # Total TLB (read and write) misses (Count)
system.processor.cores.core.mmu.itb.accesses      1036518                       # Total TLB (read and write) accesses (Count)
system.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.power_state.pwrStateResidencyTicks::ON   3069442000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.rename.squashCycles        23040                       # Number of cycles rename is squashing (Cycle)
system.processor.cores.core.rename.idleCycles       216169                       # Number of cycles rename is idle (Cycle)
system.processor.cores.core.rename.blockCycles       100024                       # Number of cycles rename is blocking (Cycle)
system.processor.cores.core.rename.serializeStallCycles      1731019                       # count of cycles rename stalled for serializing inst (Cycle)
system.processor.cores.core.rename.runCycles       822170                       # Number of cycles rename is running (Cycle)
system.processor.cores.core.rename.unblockCycles       176619                       # Number of cycles rename is unblocking (Cycle)
system.processor.cores.core.rename.renamedInsts      6152225                       # Number of instructions processed by rename (Count)
system.processor.cores.core.rename.ROBFullEvents          515                       # Number of times rename has blocked due to ROB full (Count)
system.processor.cores.core.rename.IQFullEvents        58506                       # Number of times rename has blocked due to IQ full (Count)
system.processor.cores.core.rename.LQFullEvents         6131                       # Number of times rename has blocked due to LQ full (Count)
system.processor.cores.core.rename.SQFullEvents         3610                       # Number of times rename has blocked due to SQ full (Count)
system.processor.cores.core.rename.renamedOperands      4697090                       # Number of destination operands rename has renamed (Count)
system.processor.cores.core.rename.lookups      7552294                       # Number of register rename lookups that rename has made (Count)
system.processor.cores.core.rename.intLookups      7388551                       # Number of integer rename lookups (Count)
system.processor.cores.core.rename.fpLookups         1156                       # Number of floating rename lookups (Count)
system.processor.cores.core.rename.committedMaps      4055367                       # Number of HB maps that are committed (Count)
system.processor.cores.core.rename.undoneMaps       641723                       # Number of HB maps that are undone due to squashing (Count)
system.processor.cores.core.rename.serializing        97050                       # count of serializing insts renamed (Count)
system.processor.cores.core.rename.tempSerializing        97126                       # count of temporary serializing insts renamed (Count)
system.processor.cores.core.rename.skidInsts       711939                       # count of insts added to the skid buffer (Count)
system.processor.cores.core.rob.reads         8745137                       # The number of ROB reads (Count)
system.processor.cores.core.rob.writes       12365509                       # The number of ROB writes (Count)
system.processor.cores.core.thread_0.numInsts      5256152                       # Number of Instructions committed (Count)
system.processor.cores.core.thread_0.numOps      5265660                       # Number of Ops committed (Count)
system.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.003107                       # Number of seconds simulated (Second)
simTicks                                   3107161000                       # Number of ticks simulated (Tick)
finalTick                                142476468000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     13.78                       # Real time elapsed on the host (Second)
hostTickRate                                225493528                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     159480                       # Number of bytes of host memory used (Byte)
simInsts                                    200836300                       # Number of instructions simulated (Count)
simOps                                      201329203                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 14575051                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   14610814                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.dptw_caches.demandHits::processor.cores.core.mmu.dtb.walker          680                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.dptw_caches.demandHits::total          680                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.dptw_caches.overallHits::processor.cores.core.mmu.dtb.walker          680                       # number of overall hits (Count)
system.cache_hierarchy.dptw_caches.overallHits::total          680                       # number of overall hits (Count)
system.cache_hierarchy.dptw_caches.demandMisses::processor.cores.core.mmu.dtb.walker           69                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.dptw_caches.demandMisses::total           69                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.dptw_caches.overallMisses::processor.cores.core.mmu.dtb.walker           69                       # number of overall misses (Count)
system.cache_hierarchy.dptw_caches.overallMisses::total           69                       # number of overall misses (Count)
system.cache_hierarchy.dptw_caches.demandMissLatency::processor.cores.core.mmu.dtb.walker      1005000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMissLatency::total      1005000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMissLatency::processor.cores.core.mmu.dtb.walker      1005000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMissLatency::total      1005000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandAccesses::processor.cores.core.mmu.dtb.walker          749                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.demandAccesses::total          749                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.overallAccesses::processor.cores.core.mmu.dtb.walker          749                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.overallAccesses::total          749                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.demandMissRate::processor.cores.core.mmu.dtb.walker     0.092123                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandMissRate::total     0.092123                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMissRate::processor.cores.core.mmu.dtb.walker     0.092123                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMissRate::total     0.092123                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.cores.core.mmu.dtb.walker 14565.217391                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.dptw_caches.demandAvgMissLatency::total 14565.217391                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.cores.core.mmu.dtb.walker 14565.217391                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMissLatency::total 14565.217391                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.dptw_caches.writebacks::writebacks           69                       # number of writebacks (Count)
system.cache_hierarchy.dptw_caches.writebacks::total           69                       # number of writebacks (Count)
system.cache_hierarchy.dptw_caches.demandMshrMisses::processor.cores.core.mmu.dtb.walker           69                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.dptw_caches.demandMshrMisses::total           69                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.dptw_caches.overallMshrMisses::processor.cores.core.mmu.dtb.walker           69                       # number of overall MSHR misses (Count)
system.cache_hierarchy.dptw_caches.overallMshrMisses::total           69                       # number of overall MSHR misses (Count)
system.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.cores.core.mmu.dtb.walker       936000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMshrMissLatency::total       936000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.cores.core.mmu.dtb.walker       936000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMshrMissLatency::total       936000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.cores.core.mmu.dtb.walker     0.092123                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.092123                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.cores.core.mmu.dtb.walker     0.092123                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.092123                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 13565.217391                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total 13565.217391                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 13565.217391                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total 13565.217391                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.replacements           69                       # number of replacements (Count)
system.cache_hierarchy.dptw_caches.ReadReq.hits::processor.cores.core.mmu.dtb.walker          680                       # number of ReadReq hits (Count)
system.cache_hierarchy.dptw_caches.ReadReq.hits::total          680                       # number of ReadReq hits (Count)
system.cache_hierarchy.dptw_caches.ReadReq.misses::processor.cores.core.mmu.dtb.walker           69                       # number of ReadReq misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.misses::total           69                       # number of ReadReq misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.cores.core.mmu.dtb.walker      1005000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.missLatency::total      1005000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.cores.core.mmu.dtb.walker          749                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.ReadReq.accesses::total          749                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.cores.core.mmu.dtb.walker     0.092123                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.092123                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.dtb.walker 14565.217391                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total 14565.217391                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.dtb.walker           69                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total           69                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker       936000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total       936000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.092123                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.092123                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker 13565.217391                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total 13565.217391                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.dptw_caches.tags.tagsInUse          110                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.dptw_caches.tags.totalRefs          590                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.dptw_caches.tags.sampledRefs           69                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.dptw_caches.tags.avgRefs     8.550725                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.dptw_caches.tags.occupancies::processor.cores.core.mmu.dtb.walker          110                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.dptw_caches.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.859375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.dptw_caches.tags.avgOccs::total     0.859375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024          110                       # Occupied blocks per task id (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4           95                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024     0.859375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.dptw_caches.tags.tagAccesses         3065                       # Number of tag accesses (Count)
system.cache_hierarchy.dptw_caches.tags.dataAccesses         3065                       # Number of data accesses (Count)
system.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iocache.demandMisses::lupio_blk          539                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iocache.demandMisses::total          539                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iocache.overallMisses::lupio_blk          539                       # number of overall misses (Count)
system.cache_hierarchy.iocache.overallMisses::total          539                       # number of overall misses (Count)
system.cache_hierarchy.iocache.demandMissLatency::lupio_blk     80623000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iocache.demandMissLatency::total     80623000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iocache.overallMissLatency::lupio_blk     80623000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iocache.overallMissLatency::total     80623000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iocache.demandAccesses::lupio_blk          539                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iocache.demandAccesses::total          539                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iocache.overallAccesses::lupio_blk          539                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iocache.overallAccesses::total          539                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iocache.demandMissRate::lupio_blk            1                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iocache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iocache.overallMissRate::lupio_blk            1                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iocache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iocache.demandAvgMissLatency::lupio_blk 149578.849722                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iocache.demandAvgMissLatency::total 149578.849722                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMissLatency::lupio_blk 149578.849722                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMissLatency::total 149578.849722                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iocache.demandMshrMisses::lupio_blk          539                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iocache.demandMshrMisses::total          539                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iocache.overallMshrMisses::lupio_blk          539                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iocache.overallMshrMisses::total          539                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iocache.demandMshrMissLatency::lupio_blk     53673000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.demandMshrMissLatency::total     53673000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.overallMshrMissLatency::lupio_blk     53673000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.overallMshrMissLatency::total     53673000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.demandMshrMissRate::lupio_blk            1                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iocache.overallMshrMissRate::lupio_blk            1                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iocache.demandAvgMshrMissLatency::lupio_blk 99578.849722                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.demandAvgMshrMissLatency::total 99578.849722                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMshrMissLatency::lupio_blk 99578.849722                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMshrMissLatency::total 99578.849722                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.replacements          535                       # number of replacements (Count)
system.cache_hierarchy.iocache.ReadReq.misses::lupio_blk          539                       # number of ReadReq misses (Count)
system.cache_hierarchy.iocache.ReadReq.misses::total          539                       # number of ReadReq misses (Count)
system.cache_hierarchy.iocache.ReadReq.missLatency::lupio_blk     80623000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.missLatency::total     80623000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.accesses::lupio_blk          539                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.ReadReq.accesses::total          539                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.ReadReq.missRate::lupio_blk            1                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.avgMissLatency::lupio_blk 149578.849722                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.avgMissLatency::total 149578.849722                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.mshrMisses::lupio_blk          539                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iocache.ReadReq.mshrMisses::total          539                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iocache.ReadReq.mshrMissLatency::lupio_blk     53673000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.mshrMissLatency::total     53673000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.mshrMissRate::lupio_blk            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::lupio_blk 99578.849722                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::total 99578.849722                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iocache.tags.tagsInUse    15.996949                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.iocache.tags.totalRefs          539                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.iocache.tags.sampledRefs          539                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.iocache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.iocache.tags.occupancies::lupio_blk    15.996949                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.iocache.tags.avgOccs::lupio_blk     0.999809                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iocache.tags.avgOccs::total     0.999809                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.cache_hierarchy.iocache.tags.ageTaskId_1023::1           16                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.iocache.tags.tagAccesses         4851                       # Number of tag accesses (Count)
system.cache_hierarchy.iocache.tags.dataAccesses         4851                       # Number of data accesses (Count)
system.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iptw_caches.demandHits::processor.cores.core.mmu.itb.walker          497                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iptw_caches.demandHits::total          497                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iptw_caches.overallHits::processor.cores.core.mmu.itb.walker          497                       # number of overall hits (Count)
system.cache_hierarchy.iptw_caches.overallHits::total          497                       # number of overall hits (Count)
system.cache_hierarchy.iptw_caches.demandMisses::processor.cores.core.mmu.itb.walker           52                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iptw_caches.demandMisses::total           52                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iptw_caches.overallMisses::processor.cores.core.mmu.itb.walker           52                       # number of overall misses (Count)
system.cache_hierarchy.iptw_caches.overallMisses::total           52                       # number of overall misses (Count)
system.cache_hierarchy.iptw_caches.demandMissLatency::processor.cores.core.mmu.itb.walker       801000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMissLatency::total       801000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMissLatency::processor.cores.core.mmu.itb.walker       801000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMissLatency::total       801000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandAccesses::processor.cores.core.mmu.itb.walker          549                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.demandAccesses::total          549                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.overallAccesses::processor.cores.core.mmu.itb.walker          549                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.overallAccesses::total          549                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.demandMissRate::processor.cores.core.mmu.itb.walker     0.094718                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandMissRate::total     0.094718                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMissRate::processor.cores.core.mmu.itb.walker     0.094718                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMissRate::total     0.094718                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandAvgMissLatency::processor.cores.core.mmu.itb.walker 15403.846154                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iptw_caches.demandAvgMissLatency::total 15403.846154                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMissLatency::processor.cores.core.mmu.itb.walker 15403.846154                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMissLatency::total 15403.846154                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iptw_caches.writebacks::writebacks           52                       # number of writebacks (Count)
system.cache_hierarchy.iptw_caches.writebacks::total           52                       # number of writebacks (Count)
system.cache_hierarchy.iptw_caches.demandMshrMisses::processor.cores.core.mmu.itb.walker           52                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iptw_caches.demandMshrMisses::total           52                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iptw_caches.overallMshrMisses::processor.cores.core.mmu.itb.walker           52                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iptw_caches.overallMshrMisses::total           52                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iptw_caches.demandMshrMissLatency::processor.cores.core.mmu.itb.walker       749000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMshrMissLatency::total       749000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMshrMissLatency::processor.cores.core.mmu.itb.walker       749000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMshrMissLatency::total       749000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMshrMissRate::processor.cores.core.mmu.itb.walker     0.094718                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandMshrMissRate::total     0.094718                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMshrMissRate::processor.cores.core.mmu.itb.walker     0.094718                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMshrMissRate::total     0.094718                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 14403.846154                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::total 14403.846154                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 14403.846154                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::total 14403.846154                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.replacements           52                       # number of replacements (Count)
system.cache_hierarchy.iptw_caches.ReadReq.hits::processor.cores.core.mmu.itb.walker          497                       # number of ReadReq hits (Count)
system.cache_hierarchy.iptw_caches.ReadReq.hits::total          497                       # number of ReadReq hits (Count)
system.cache_hierarchy.iptw_caches.ReadReq.misses::processor.cores.core.mmu.itb.walker           52                       # number of ReadReq misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.misses::total           52                       # number of ReadReq misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.missLatency::processor.cores.core.mmu.itb.walker       801000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.missLatency::total       801000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.cores.core.mmu.itb.walker          549                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.ReadReq.accesses::total          549                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.ReadReq.missRate::processor.cores.core.mmu.itb.walker     0.094718                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.missRate::total     0.094718                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.itb.walker 15403.846154                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::total 15403.846154                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.itb.walker           52                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::total           52                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.itb.walker       749000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::total       749000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.094718                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::total     0.094718                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker 14403.846154                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::total 14403.846154                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iptw_caches.tags.tagsInUse           40                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.iptw_caches.tags.totalRefs          443                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.iptw_caches.tags.sampledRefs           52                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.iptw_caches.tags.avgRefs     8.519231                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.iptw_caches.tags.occupancies::processor.cores.core.mmu.itb.walker           40                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.iptw_caches.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.312500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.312500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           31                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.312500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.iptw_caches.tags.tagAccesses         2248                       # Number of tag accesses (Count)
system.cache_hierarchy.iptw_caches.tags.dataAccesses         2248                       # Number of data accesses (Count)
system.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.demandHits::processor.cores.core.data      1468771                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1dcaches.demandHits::total      1468771                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1dcaches.overallHits::processor.cores.core.data      1468771                       # number of overall hits (Count)
system.cache_hierarchy.l1dcaches.overallHits::total      1468771                       # number of overall hits (Count)
system.cache_hierarchy.l1dcaches.demandMisses::processor.cores.core.data         8352                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1dcaches.demandMisses::total         8352                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1dcaches.overallMisses::processor.cores.core.data         8352                       # number of overall misses (Count)
system.cache_hierarchy.l1dcaches.overallMisses::total         8352                       # number of overall misses (Count)
system.cache_hierarchy.l1dcaches.demandMissLatency::processor.cores.core.data    115370999                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMissLatency::total    115370999                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMissLatency::processor.cores.core.data    115370999                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMissLatency::total    115370999                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandAccesses::processor.cores.core.data      1477123                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.demandAccesses::total      1477123                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.overallAccesses::processor.cores.core.data      1477123                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.overallAccesses::total      1477123                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.demandMissRate::processor.cores.core.data     0.005654                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandMissRate::total     0.005654                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMissRate::processor.cores.core.data     0.005654                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMissRate::total     0.005654                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.cores.core.data 13813.577466                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 13813.577466                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.cores.core.data 13813.577466                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 13813.577466                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1dcaches.blockedCycles::no_targets         1255                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1dcaches.blockedCauses::no_targets          359                       # number of times access was blocked (Count)
system.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1dcaches.avgBlocked::no_targets     3.495822                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1dcaches.writebacks::writebacks          650                       # number of writebacks (Count)
system.cache_hierarchy.l1dcaches.writebacks::total          650                       # number of writebacks (Count)
system.cache_hierarchy.l1dcaches.demandMshrHits::processor.cores.core.data         7650                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1dcaches.demandMshrHits::total         7650                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1dcaches.overallMshrHits::processor.cores.core.data         7650                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1dcaches.overallMshrHits::total         7650                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1dcaches.demandMshrMisses::processor.cores.core.data          702                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1dcaches.demandMshrMisses::total          702                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher          350                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::processor.cores.core.data          702                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::total         1052                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.cores.core.data          192                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrUncacheable::total          192                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.cores.core.data     13075000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMshrMissLatency::total     13075000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher      5528141                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.cores.core.data     13075000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::total     18603141                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.cores.core.data      5632000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total      5632000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.cores.core.data     0.000475                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.000475                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.cores.core.data     0.000475                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.000712                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.cores.core.data 18625.356125                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 18625.356125                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 15794.688571                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.cores.core.data 18625.356125                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 17683.594106                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.cores.core.data 29333.333333                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total 29333.333333                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.replacements          650                       # number of replacements (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher          350                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total          350                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher      5528141                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total      5528141                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 15794.688571                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 15794.688571                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.hits::processor.cores.core.data       704827                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.hits::total       704827                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.misses::processor.cores.core.data          798                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.misses::total          798                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.cores.core.data      9458000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.missLatency::total      9458000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.cores.core.data       705625                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.ReadReq.accesses::total       705625                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.cores.core.data     0.001131                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.001131                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.cores.core.data 11852.130326                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 11852.130326                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.cores.core.data          558                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total          558                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.cores.core.data          240                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total          240                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.cores.core.data           64                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total           64                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.cores.core.data      3211000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total      3211000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.cores.core.data      5632000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total      5632000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.cores.core.data     0.000340                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.000340                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.cores.core.data 13379.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 13379.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data        88000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total        88000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.hits::processor.cores.core.data        19010                       # number of SwapReq hits (Count)
system.cache_hierarchy.l1dcaches.SwapReq.hits::total        19010                       # number of SwapReq hits (Count)
system.cache_hierarchy.l1dcaches.SwapReq.misses::processor.cores.core.data            6                       # number of SwapReq misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.misses::total            6                       # number of SwapReq misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.missLatency::processor.cores.core.data       338000                       # number of SwapReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.missLatency::total       338000                       # number of SwapReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.accesses::processor.cores.core.data        19016                       # number of SwapReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.SwapReq.accesses::total        19016                       # number of SwapReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.SwapReq.missRate::processor.cores.core.data     0.000316                       # miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.missRate::total     0.000316                       # miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::processor.cores.core.data 56333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::total 56333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::processor.cores.core.data            6                       # number of SwapReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::processor.cores.core.data       332000                       # number of SwapReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::total       332000                       # number of SwapReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::processor.cores.core.data     0.000316                       # mshr miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::total     0.000316                       # mshr miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::processor.cores.core.data 55333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::total 55333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.hits::processor.cores.core.data       763944                       # number of WriteReq hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.hits::total       763944                       # number of WriteReq hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.misses::processor.cores.core.data         7554                       # number of WriteReq misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.misses::total         7554                       # number of WriteReq misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.cores.core.data    105912999                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.missLatency::total    105912999                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.cores.core.data       771498                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.WriteReq.accesses::total       771498                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.cores.core.data     0.009791                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.009791                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.cores.core.data 14020.783558                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 14020.783558                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.cores.core.data         7092                       # number of WriteReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total         7092                       # number of WriteReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.cores.core.data          462                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total          462                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.cores.core.data          128                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total          128                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.cores.core.data      9864000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total      9864000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.cores.core.data     0.000599                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.000599                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.cores.core.data 21350.649351                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 21350.649351                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses          702                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfIssued        18123                       # number of hwpf issued (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUnused           47                       # number of HardPF blocks evicted w/o reference (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUseful         3961                       # number of useful prefetch (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss         3659                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.218562                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l1dcaches.prefetcher.coverage     0.849453                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache        16090                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR         1683                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfLate        17773                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfIdentified        30622                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit        11730                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand            2                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage          602                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage          334                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l1dcaches.tags.totalRefs       601375                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l1dcaches.tags.sampledRefs          650                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l1dcaches.tags.avgRefs   925.192308                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   218.580293                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1dcaches.tags.occupancies::processor.cores.core.data   293.419707                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.426915                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::processor.cores.core.data     0.573085                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022          227                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          285                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::2           30                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::3          168                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::4           29                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0           54                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::3           87                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::4          139                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.443359                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.556641                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1dcaches.tags.tagAccesses     11969762                       # Number of tag accesses (Count)
system.cache_hierarchy.l1dcaches.tags.dataAccesses     11969762                       # Number of data accesses (Count)
system.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.demandHits::processor.cores.core.inst      1039741                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1icaches.demandHits::total      1039741                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1icaches.overallHits::processor.cores.core.inst      1039741                       # number of overall hits (Count)
system.cache_hierarchy.l1icaches.overallHits::total      1039741                       # number of overall hits (Count)
system.cache_hierarchy.l1icaches.demandMisses::processor.cores.core.inst         1320                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1icaches.demandMisses::total         1320                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1icaches.overallMisses::processor.cores.core.inst         1320                       # number of overall misses (Count)
system.cache_hierarchy.l1icaches.overallMisses::total         1320                       # number of overall misses (Count)
system.cache_hierarchy.l1icaches.demandMissLatency::processor.cores.core.inst     17788000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMissLatency::total     17788000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMissLatency::processor.cores.core.inst     17788000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMissLatency::total     17788000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandAccesses::processor.cores.core.inst      1041061                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.demandAccesses::total      1041061                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.overallAccesses::processor.cores.core.inst      1041061                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.overallAccesses::total      1041061                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.demandMissRate::processor.cores.core.inst     0.001268                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.demandMissRate::total     0.001268                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMissRate::processor.cores.core.inst     0.001268                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMissRate::total     0.001268                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.cores.core.inst 13475.757576                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1icaches.demandAvgMissLatency::total 13475.757576                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.cores.core.inst 13475.757576                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMissLatency::total 13475.757576                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1icaches.writebacks::writebacks         1172                       # number of writebacks (Count)
system.cache_hierarchy.l1icaches.writebacks::total         1172                       # number of writebacks (Count)
system.cache_hierarchy.l1icaches.demandMshrHits::processor.cores.core.inst          141                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1icaches.demandMshrHits::total          141                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1icaches.overallMshrHits::processor.cores.core.inst          141                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1icaches.overallMshrHits::total          141                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1icaches.demandMshrMisses::processor.cores.core.inst         1179                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1icaches.demandMshrMisses::total         1179                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1icaches.overallMshrMisses::processor.cores.core.inst         1179                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1icaches.overallMshrMisses::total         1179                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.cores.core.inst     15934000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMshrMissLatency::total     15934000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.cores.core.inst     15934000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMshrMissLatency::total     15934000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMshrMissRate::processor.cores.core.inst     0.001132                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.001132                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMshrMissRate::processor.cores.core.inst     0.001132                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.001132                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.cores.core.inst 13514.843087                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 13514.843087                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.cores.core.inst 13514.843087                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 13514.843087                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.replacements         1172                       # number of replacements (Count)
system.cache_hierarchy.l1icaches.ReadReq.hits::processor.cores.core.inst      1039741                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.hits::total      1039741                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.misses::processor.cores.core.inst         1320                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.misses::total         1320                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.cores.core.inst     17788000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.missLatency::total     17788000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.accesses::processor.cores.core.inst      1041061                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1icaches.ReadReq.accesses::total      1041061                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1icaches.ReadReq.missRate::processor.cores.core.inst     0.001268                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.001268                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.cores.core.inst 13475.757576                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 13475.757576                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.cores.core.inst          141                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrHits::total          141                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.cores.core.inst         1179                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total         1179                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.cores.core.inst     15934000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total     15934000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.cores.core.inst     0.001132                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.001132                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.cores.core.inst 13514.843087                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 13514.843087                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.prefetcher.demandMshrMisses         1179                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l1icaches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l1icaches.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l1icaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.tags.tagsInUse   511.999451                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l1icaches.tags.totalRefs      1035646                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l1icaches.tags.sampledRefs         1178                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l1icaches.tags.avgRefs   879.156197                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l1icaches.tags.occupancies::processor.cores.core.inst   511.999451                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1icaches.tags.avgOccs::processor.cores.core.inst     0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1icaches.tags.avgOccs::total     0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::0          112                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3          395                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1icaches.tags.tagAccesses      8329666                       # Number of tag accesses (Count)
system.cache_hierarchy.l1icaches.tags.dataAccesses      8329666                       # Number of data accesses (Count)
system.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2buses.transDist::ReadReq           64                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadResp         2362                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WriteReq          128                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WriteResp          128                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WritebackDirty          687                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WritebackClean         1256                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::UpgradeReq          410                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::UpgradeResp          410                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadExReq           61                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadExResp           61                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadSharedReq         2403                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::InvalidateReq            1                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::InvalidateResp            1                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.l1icaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         3523                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.l1dcaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         3564                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.iptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port          151                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.dptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port          201                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount::total         7439                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.l1icaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port       150016                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.l1dcaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port       110144                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.iptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         6336                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.dptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         8448                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize::total       274944                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.snoops             944                       # Total snoops (Count)
system.cache_hierarchy.l2buses.snoopTraffic        27456                       # Total snoop traffic (Byte)
system.cache_hierarchy.l2buses.snoopFanout::samples         3067                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::mean     0.171177                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::stdev     0.383589                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::0         2550     83.14%     83.14% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::1          509     16.60%     99.74% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::2            8      0.26%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::total         3067                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2buses.reqLayer0.occupancy      8514976                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer0.occupancy      3538995                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer1.occupancy      2614000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer2.occupancy       156000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer3.occupancy       207000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.snoopLayer0.occupancy      1233000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.snoop_filter.totRequests         4303                       # Total number of requests made to the snoop filter. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests         2338                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests          107                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.totSnoops          419                       # Total number of snoops made to the snoop filter. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops          419                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher          350                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.mmu.dtb.walker           63                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.mmu.itb.walker           47                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.inst         1173                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.data          291                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::total         1924                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher          350                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.mmu.dtb.walker           63                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.mmu.itb.walker           47                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.inst         1173                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.data          291                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::total         1924                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.data            7                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::total            7                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.data            7                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::total            7                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.data       140000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::total       140000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.data       140000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::total       140000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher          350                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.mmu.dtb.walker           63                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.mmu.itb.walker           47                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.inst         1173                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.data          298                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::total         1931                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher          350                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.mmu.dtb.walker           63                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.mmu.itb.walker           47                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.inst         1173                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.data          298                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::total         1931                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.data     0.023490                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::total     0.003625                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.data     0.023490                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::total     0.003625                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.data        20000                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::total        20000                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.data        20000                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::total        20000                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.data            7                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::total            7                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.data            7                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::total            7                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrUncacheable::processor.cores.core.data          192                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l2caches.overallMshrUncacheable::total          192                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.data       133000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::total       133000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.data       133000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::total       133000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrUncacheableLatency::processor.cores.core.data      5376000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrUncacheableLatency::total      5376000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.data     0.023490                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::total     0.003625                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.data     0.023490                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::total     0.003625                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.data        19000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total        19000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.data        19000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total        19000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::processor.cores.core.data        28000                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::total        28000                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.replacements            0                       # number of replacements (Count)
system.cache_hierarchy.l2caches.InvalidateReq.hits::processor.cores.core.data            1                       # number of InvalidateReq hits (Count)
system.cache_hierarchy.l2caches.InvalidateReq.hits::total            1                       # number of InvalidateReq hits (Count)
system.cache_hierarchy.l2caches.InvalidateReq.accesses::processor.cores.core.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.InvalidateReq.accesses::total            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.hits::processor.cores.core.data           54                       # number of ReadExReq hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.hits::total           54                       # number of ReadExReq hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.misses::processor.cores.core.data            7                       # number of ReadExReq misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.misses::total            7                       # number of ReadExReq misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.cores.core.data       140000                       # number of ReadExReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.missLatency::total       140000                       # number of ReadExReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.accesses::processor.cores.core.data           61                       # number of ReadExReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.accesses::total           61                       # number of ReadExReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.missRate::processor.cores.core.data     0.114754                       # miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.114754                       # miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.cores.core.data        20000                       # average ReadExReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total        20000                       # average ReadExReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.cores.core.data            7                       # number of ReadExReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total            7                       # number of ReadExReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.cores.core.data       133000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total       133000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.cores.core.data     0.114754                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.114754                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.cores.core.data        19000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total        19000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::processor.cores.core.data           64                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::total           64                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::processor.cores.core.data      5376000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::total      5376000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data        84000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::total        84000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher          350                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.mmu.dtb.walker           63                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.mmu.itb.walker           47                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.inst         1173                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.data          237                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::total         1870                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher          350                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.mmu.dtb.walker           63                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.mmu.itb.walker           47                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.inst         1173                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.data          237                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::total         1870                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.hits::processor.cores.core.data            6                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.hits::total            6                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.misses::processor.cores.core.data          404                       # number of UpgradeReq misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.misses::total          404                       # number of UpgradeReq misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.missLatency::processor.cores.core.data      8282999                       # number of UpgradeReq miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.missLatency::total      8282999                       # number of UpgradeReq miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.cores.core.data          410                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::total          410                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.missRate::processor.cores.core.data     0.985366                       # miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.missRate::total     0.985366                       # miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.avgMissLatency::processor.cores.core.data 20502.472772                       # average UpgradeReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.avgMissLatency::total 20502.472772                       # average UpgradeReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::processor.cores.core.data          404                       # number of UpgradeReq MSHR misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::total          404                       # number of UpgradeReq MSHR misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::processor.cores.core.data      7878000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::total      7878000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::processor.cores.core.data     0.985366                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::total     0.985366                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::processor.cores.core.data        19500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::total        19500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.cores.core.data          128                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total          128                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.WritebackClean.hits::writebacks         1178                       # number of WritebackClean hits (Count)
system.cache_hierarchy.l2caches.WritebackClean.hits::total         1178                       # number of WritebackClean hits (Count)
system.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks         1178                       # number of WritebackClean accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackClean.accesses::total         1178                       # number of WritebackClean accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks          687                       # number of WritebackDirty hits (Count)
system.cache_hierarchy.l2caches.WritebackDirty.hits::total          687                       # number of WritebackDirty hits (Count)
system.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks          687                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackDirty.accesses::total          687                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2caches.prefetcher.demandMshrMisses            7                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l2caches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l2caches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l2caches.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l2caches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l2caches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l2caches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l2caches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l2caches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l2caches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l2caches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l2caches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2caches.tags.tagsInUse  8190.469314                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l2caches.tags.totalRefs            4                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l2caches.tags.sampledRefs            1                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l2caches.tags.avgRefs            4                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l2caches.tags.occupancies::writebacks   551.469314                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher         2275                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l2caches.prefetcher          434                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.mmu.dtb.walker           53                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.mmu.itb.walker           20                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.inst         3789                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.data         1068                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.067318                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.277710                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l2caches.prefetcher     0.052979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.006470                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.002441                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.inst     0.462524                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.data     0.130371                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::total     0.999813                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022         2746                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024         5445                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1022::4         2746                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::3           23                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::4         5422                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.335205                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.664673                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l2caches.tags.tagAccesses        67314                       # Number of tag accesses (Count)
system.cache_hierarchy.l2caches.tags.dataAccesses        67314                       # Number of data accesses (Count)
system.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.transDist::ReadReq           64                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadResp          603                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WriteReq          128                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WriteResp          128                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::CleanEvict          535                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::UpgradeReq          411                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadSharedReq          539                       # Transaction distribution (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.iocache.mem_side_port::system.memory.mem_ctrl.port         1202                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.iocache.mem_side_port::total         1202                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.memory.mem_ctrl.port          411                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_pic.pio           64                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.bridge.cpu_side_port          320                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::total          795                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount::total         1997                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.iocache.mem_side_port::system.memory.mem_ctrl.port         8192                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.iocache.mem_side_port::total         8192                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_pic.pio          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.bridge.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::total          768                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize::total         8960                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.snoops              411                       # Total snoops (Count)
system.cache_hierarchy.membus.snoopTraffic        26304                       # Total snoop traffic (Byte)
system.cache_hierarchy.membus.snoopFanout::samples         1142                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::mean     0.454466                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::stdev     0.498140                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::0          623     54.55%     54.55% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::1          519     45.45%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::total         1142                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.reqLayer0.occupancy      1485001                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer4.occupancy        32000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer4.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer6.occupancy       288000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer6.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.respLayer1.occupancy      1134000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.respLayer2.occupancy       256000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.snoop_filter.totRequests         1485                       # Total number of requests made to the snoop filter. (Count)
system.cache_hierarchy.membus.snoop_filter.hitSingleRequests          942                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.hitMultiRequests          519                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
system.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.clint.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   571                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  571                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  128                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 128                       # Transaction distribution (Count)
system.iobus.pktCount_system.lupio_blk.dma::system.cache_hierarchy.iocache.cpu_side_port         1078                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.lupio_blk.dma::total         1078                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lupio_blk.pio          320                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total          320                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     1398                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.lupio_blk.dma::system.cache_hierarchy.iocache.cpu_side_port        32768                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.lupio_blk.dma::total        32768                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.lupio_blk.pio          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     33408                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy               539000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer1.occupancy               288000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy             2604000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              192000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.lupio_blk.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_ipi.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_pic.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_rng.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_rtc.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_sys.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_tmr.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_tty.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.memory.mem_ctrl.avgPriority_lupio_blk::samples       128.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.priorityMinLatency 0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.memory.mem_ctrl.priorityMaxLatency 0.000000138750                       # per QoS priority maximum request to response latency (Second)
system.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.memory.mem_ctrl.numStayReadState           958                       # Number of times bus staying in READ state (Count)
system.memory.mem_ctrl.numStayWriteState            0                       # Number of times bus staying in WRITE state (Count)
system.memory.mem_ctrl.readReqs                   128                       # Number of read requests accepted (Count)
system.memory.mem_ctrl.writeReqs                    0                       # Number of write requests accepted (Count)
system.memory.mem_ctrl.readBursts                 128                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.memory.mem_ctrl.writeBursts                  0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.memory.mem_ctrl.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
system.memory.mem_ctrl.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
system.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.memory.mem_ctrl.avgRdQLen                12.58                       # Average read queue length when enqueuing ((Count/Tick))
system.memory.mem_ctrl.avgWrQLen                20.00                       # Average write queue length when enqueuing ((Count/Tick))
system.memory.mem_ctrl.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
system.memory.mem_ctrl.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
system.memory.mem_ctrl.readPktSize::0               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::1               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::2               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::3               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::4               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::5               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::6             128                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::0              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::1              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::2              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::3              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::4              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::5              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::6              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.rdQLenPdf::0                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::1                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::2                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::3                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::4                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::5                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::6                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::7                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::8                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::9                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::10                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::11                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::12                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::13                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::14                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::15                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
system.memory.mem_ctrl.bytesReadSys              8192                       # Total read bytes from the system interface side (Byte)
system.memory.mem_ctrl.bytesWrittenSys              0                       # Total written bytes from the system interface side (Byte)
system.memory.mem_ctrl.avgRdBWSys        2636490.35244714                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.memory.mem_ctrl.avgWrBWSys          0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.memory.mem_ctrl.totGap              3028838000                       # Total gap between requests (Tick)
system.memory.mem_ctrl.avgGap             23662796.88                       # Average gap between requests ((Tick/Count))
system.memory.mem_ctrl.requestorReadBytes::lupio_blk         8192                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadRate::lupio_blk 2636490.352447137237                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadAccesses::lupio_blk          128                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadTotalLat::lupio_blk      8000000                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadAvgLat::lupio_blk     62500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.dram.bytesRead::lupio_blk         8192                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::total         8192                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.numReads::lupio_blk          128                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::total          128                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.bwRead::lupio_blk      2636490                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::total      2636490                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::lupio_blk      2636490                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::total      2636490                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.readBursts            128                       # Number of DRAM read bursts (Count)
system.memory.mem_ctrl.dram.writeBursts             0                       # Number of DRAM write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::5          128                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.totQLat           5600000                       # Total ticks spent queuing (Tick)
system.memory.mem_ctrl.dram.totBusLat          640000                       # Total ticks spent in databus transfers (Tick)
system.memory.mem_ctrl.dram.totMemAccLat      8000000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.memory.mem_ctrl.dram.avgQLat          43750.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.avgBusLat         5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.avgMemAccLat     62500.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.readRowHits           120                       # Number of row buffer hits during reads (Count)
system.memory.mem_ctrl.dram.writeRowHits            0                       # Number of row buffer hits during writes (Count)
system.memory.mem_ctrl.dram.readRowHitRate        93.75                       # Row buffer hit rate for reads (Ratio)
system.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
system.memory.mem_ctrl.dram.bytesPerActivate::samples            9                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::mean   917.333333                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::gmean   752.504060                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::stdev          320                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::0-127            1     11.11%     11.11% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::1024-1151            8     88.89%    100.00% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::total            9                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesRead            8192                       # Total bytes read (Byte)
system.memory.mem_ctrl.dram.bytesWritten            0                       # Total bytes written (Byte)
system.memory.mem_ctrl.dram.avgRdBW          2.636490                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.memory.mem_ctrl.dram.avgWrBW                 0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.memory.mem_ctrl.dram.peakBW           12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.memory.mem_ctrl.dram.busUtil              0.02                       # Data bus utilization in percentage (Ratio)
system.memory.mem_ctrl.dram.busUtilRead          0.02                       # Data bus utilization in percentage for reads (Ratio)
system.memory.mem_ctrl.dram.busUtilWrite         0.00                       # Data bus utilization in percentage for writes (Ratio)
system.memory.mem_ctrl.dram.pageHitRate         93.75                       # Row buffer hit rate, read and write combined (Ratio)
system.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.memory.mem_ctrl.dram.rank0.actEnergy        57120                       # Energy for activate commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.preEnergy        34155                       # Energy for precharge commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.readEnergy       913920                       # Energy for read commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.refreshEnergy 245241360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.actBackEnergy     47237610                       # Energy for active background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.preBackEnergy   1153370880                       # Energy for precharge background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.totalEnergy   1446855045                       # Total energy per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.averagePower   465.651778                       # Core power per rank (mW) (Watt)
system.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2997959250                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::REF    103740000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT      5480750                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.refreshEnergy 245241360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.actBackEnergy     44803710                       # Energy for active background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.preBackEnergy   1155420480                       # Energy for precharge background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.totalEnergy   1445465550                       # Total energy per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.averagePower   465.204587                       # Core power per rank (mW) (Watt)
system.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3003440000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::REF    103740000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.pic.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.numCycles         3107161                       # Number of cpu cycles simulated (Cycle)
system.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.processor.cores.core.instsAdded        5938028                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.processor.cores.core.nonSpecInstsAdded       183981                       # Number of non-speculative instructions added to the IQ (Count)
system.processor.cores.core.instsIssued       5844780                       # Number of instructions issued (Count)
system.processor.cores.core.squashedInstsIssued         1118                       # Number of squashed instructions issued (Count)
system.processor.cores.core.squashedInstsExamined       856349                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.processor.cores.core.squashedOperandsExamined       375035                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.processor.cores.core.squashedNonSpecRemoved        49847                       # Number of squashed non-spec instructions that were removed (Count)
system.processor.cores.core.numIssuedDist::samples      3106780                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::mean     1.881298                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::stdev     2.282599                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::0      1379641     44.41%     44.41% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::1       454998     14.65%     59.05% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::2       277004      8.92%     67.97% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::3       197891      6.37%     74.34% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::4       267728      8.62%     82.96% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::5       223923      7.21%     90.16% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::6       148428      4.78%     94.94% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::7        96330      3.10%     98.04% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::8        60837      1.96%    100.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::total      3106780                       # Number of insts issued each cycle (Count)
system.processor.cores.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::mlb            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntAlu        22422     11.65%     11.65% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntMult        75103     39.02%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntDiv            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatAdd            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatCmp            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatCvt            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMult            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMultAcc            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatDiv            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMisc            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatSqrt            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAdd            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAddAcc            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAlu            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdCmp            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdCvt            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMisc            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMult            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMultAcc            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShift            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShiftAcc            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdDiv            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSqrt            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatAdd            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatAlu            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatCmp            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatCvt            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatDiv            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMisc            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMult            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMultAcc            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatSqrt            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceAdd            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceAlu            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceCmp            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAes            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAesMix            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha1Hash            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha1Hash2            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha256Hash            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha256Hash2            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShaSigma2            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShaSigma3            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdPredAlu            0      0.00%     50.67% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::MemRead        47410     24.63%     75.30% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::MemWrite        47157     24.50%     99.79% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMemRead          216      0.11%     99.91% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMemWrite          179      0.09%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statIssuedInstType_0::No_OpClass       115078      1.97%      1.97% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::mlb           91      0.00%      1.97% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntAlu      3630214     62.11%     64.08% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntMult       219043      3.75%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntDiv           43      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatAdd            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatCmp            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatCvt            2      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMult            1      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatDiv            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMisc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatSqrt            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAdd            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAlu            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdCmp            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdCvt            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMisc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMult            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShift            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdDiv            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSqrt            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAes            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAesMix            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::MemRead      1061394     18.16%     85.99% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::MemWrite       816607     13.97%     99.96% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMemRead         1154      0.02%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMemWrite         1153      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::total      5844780                       # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.issueRate        1.881068                       # Inst issue rate ((Count/Cycle))
system.processor.cores.core.fuBusy             192487                       # FU busy when requested (Count)
system.processor.cores.core.fuBusyRate       0.032933                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.processor.cores.core.intInstQueueReads     14984930                       # Number of integer instruction queue reads (Count)
system.processor.cores.core.intInstQueueWrites      6995734                       # Number of integer instruction queue writes (Count)
system.processor.cores.core.intInstQueueWakeupAccesses      5810928                       # Number of integer instruction queue wakeup accesses (Count)
system.processor.cores.core.fpInstQueueReads         5015                       # Number of floating instruction queue reads (Count)
system.processor.cores.core.fpInstQueueWrites         2310                       # Number of floating instruction queue writes (Count)
system.processor.cores.core.fpInstQueueWakeupAccesses         2310                       # Number of floating instruction queue wakeup accesses (Count)
system.processor.cores.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
system.processor.cores.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
system.processor.cores.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.processor.cores.core.intAluAccesses      5919484                       # Number of integer alu accesses (Count)
system.processor.cores.core.fpAluAccesses         2705                       # Number of floating point alu accesses (Count)
system.processor.cores.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
system.processor.cores.core.numInsts          5818640                       # Number of executed instructions (Count)
system.processor.cores.core.numLoadInsts      1030976                       # Number of load instructions executed (Count)
system.processor.cores.core.numSquashedInsts        25811                       # Number of squashed instructions skipped in execute (Count)
system.processor.cores.core.numSwp                  0                       # Number of swp insts executed (Count)
system.processor.cores.core.numNop                  0                       # Number of nop insts executed (Count)
system.processor.cores.core.numRefs           1857636                       # Number of memory reference insts executed (Count)
system.processor.cores.core.numBranches        723478                       # Number of branches executed (Count)
system.processor.cores.core.numStoreInsts       826660                       # Number of stores executed (Count)
system.processor.cores.core.numRate          1.872655                       # Inst execution rate ((Count/Cycle))
system.processor.cores.core.timesIdled             64                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.processor.cores.core.idleCycles            381                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.processor.cores.core.committedInsts      5256152                       # Number of Instructions Simulated (Count)
system.processor.cores.core.committedOps      5265660                       # Number of Ops (including micro ops) Simulated (Count)
system.processor.cores.core.cpi              0.591147                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.processor.cores.core.totalCpi         0.591147                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.processor.cores.core.ipc              1.691625                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.processor.cores.core.totalIpc         1.691625                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.processor.cores.core.intRegfileReads      6994637                       # Number of integer regfile reads (Count)
system.processor.cores.core.intRegfileWrites      4485135                       # Number of integer regfile writes (Count)
system.processor.cores.core.fpRegfileReads         1156                       # Number of floating regfile reads (Count)
system.processor.cores.core.fpRegfileWrites         1156                       # Number of floating regfile writes (Count)
system.processor.cores.core.miscRegfileReads     41020583                       # number of misc regfile reads (Count)
system.processor.cores.core.miscRegfileWrites         1717                       # number of misc regfile writes (Count)
system.processor.cores.core.MemDepUnit__0.insertedLoads      1111375                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__0.insertedStores       920867                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__0.conflictingLoads       560166                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__0.conflictingStores       352751                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.branchPred.lookups       966034                       # Number of BP lookups (Count)
system.processor.cores.core.branchPred.condPredicted       283220                       # Number of conditional branches predicted (Count)
system.processor.cores.core.branchPred.condIncorrect         3443                       # Number of conditional branches incorrect (Count)
system.processor.cores.core.branchPred.BTBLookups       139930                       # Number of BTB lookups (Count)
system.processor.cores.core.branchPred.BTBHits       138887                       # Number of BTB hits (Count)
system.processor.cores.core.branchPred.BTBHitRatio     0.992546                       # BTB Hit Ratio (Ratio)
system.processor.cores.core.branchPred.RASUsed       326439                       # Number of times the RAS was used to get a target. (Count)
system.processor.cores.core.branchPred.RASIncorrect          397                       # Number of incorrect RAS predictions. (Count)
system.processor.cores.core.branchPred.indirectLookups       343584                       # Number of indirect predictor lookups. (Count)
system.processor.cores.core.branchPred.indirectHits       334365                       # Number of indirect target hits. (Count)
system.processor.cores.core.branchPred.indirectMisses         9219                       # Number of indirect misses. (Count)
system.processor.cores.core.branchPred.indirectMispredicted         1110                       # Number of mispredicted indirect branches. (Count)
system.processor.cores.core.commit.commitSquashedInsts       854463                       # The number of squashed insts skipped by commit (Count)
system.processor.cores.core.commit.commitNonSpecStalls       134134                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.processor.cores.core.commit.branchMispredicts         3316                       # The number of times a branch was mispredicted (Count)
system.processor.cores.core.commit.numCommittedDist::samples      2986829                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::mean     1.762960                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::stdev     2.626656                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::0      1455387     48.73%     48.73% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::1       687463     23.02%     71.74% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::2        89815      3.01%     74.75% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::3       150625      5.04%     79.79% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::4       117195      3.92%     83.72% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::5        95153      3.19%     86.90% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::6        54215      1.82%     88.72% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::7        18951      0.63%     89.35% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::8       318025     10.65%    100.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::total      2986829                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.instsCommitted      5256152                       # Number of instructions committed (Count)
system.processor.cores.core.commit.opsCommitted      5265660                       # Number of ops (including micro ops) committed (Count)
system.processor.cores.core.commit.memRefs      1686298                       # Number of memory references committed (Count)
system.processor.cores.core.commit.loads       895656                       # Number of loads committed (Count)
system.processor.cores.core.commit.amos         19016                       # Number of atomic instructions committed (Count)
system.processor.cores.core.commit.membars        38096                       # Number of memory barriers committed (Count)
system.processor.cores.core.commit.branches       627650                       # Number of branches committed (Count)
system.processor.cores.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.processor.cores.core.commit.floating         2310                       # Number of committed floating point instructions. (Count)
system.processor.cores.core.commit.integer      5226128                       # Number of committed integer instructions. (Count)
system.processor.cores.core.commit.functionCalls       227040                       # Number of function calls committed. (Count)
system.processor.cores.core.commit.committedInstType_0::No_OpClass       115038      2.18%      2.18% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::mlb           82      0.00%      2.19% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntAlu      3245754     61.64%     63.83% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntMult       218479      4.15%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntDiv           42      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatAdd            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatCmp            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatCvt            2      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMult            1      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatDiv            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMisc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatSqrt            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAdd            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAlu            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdCmp            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdCvt            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMisc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMult            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShift            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdDiv            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSqrt            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAes            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAesMix            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::MemRead       913482     17.35%     85.32% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::MemWrite       770473     14.63%     99.96% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMemRead         1154      0.02%     99.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMemWrite         1153      0.02%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::total      5265660                       # Class of committed instruction (Count)
system.processor.cores.core.commit.commitEligibleSamples       318025                       # number cycles where commit BW limit reached (Cycle)
system.processor.cores.core.decode.idleCycles       145677                       # Number of cycles decode is idle (Cycle)
system.processor.cores.core.decode.blockedCycles      2044090                       # Number of cycles decode is blocked (Cycle)
system.processor.cores.core.decode.runCycles       722579                       # Number of cycles decode is running (Cycle)
system.processor.cores.core.decode.unblockCycles       171501                       # Number of cycles decode is unblocking (Cycle)
system.processor.cores.core.decode.squashCycles        22933                       # Number of cycles decode is squashing (Cycle)
system.processor.cores.core.decode.branchResolved       110189                       # Number of times decode resolved a branch (Count)
system.processor.cores.core.decode.branchMispred          156                       # Number of times decode detected a branch misprediction (Count)
system.processor.cores.core.decode.decodedInsts      6319862                       # Number of instructions handled by decode (Count)
system.processor.cores.core.decode.squashedInsts          703                       # Number of squashed instructions handled by decode (Count)
system.processor.cores.core.fetch.icacheStallCycles        34869                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.processor.cores.core.fetch.insts       7194257                       # Number of instructions fetch has processed (Count)
system.processor.cores.core.fetch.branches       966034                       # Number of branches that fetch encountered (Count)
system.processor.cores.core.fetch.predictedBranches       799691                       # Number of branches that fetch has predicted taken (Count)
system.processor.cores.core.fetch.cycles      3046591                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.processor.cores.core.fetch.squashCycles        46170                       # Number of cycles fetch has spent squashing (Cycle)
system.processor.cores.core.fetch.tlbCycles          822                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.processor.cores.core.fetch.miscStallCycles          797                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.processor.cores.core.fetch.pendingTrapStallCycles          616                       # Number of stall cycles due to pending traps (Cycle)
system.processor.cores.core.fetch.cacheLines      1041061                       # Number of cache lines fetched (Count)
system.processor.cores.core.fetch.icacheSquashes          396                       # Number of outstanding Icache misses that were squashed (Count)
system.processor.cores.core.fetch.tlbSquashes           19                       # Number of outstanding ITLB misses that were squashed (Count)
system.processor.cores.core.fetch.nisnDist::samples      3106780                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::mean     2.318813                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::stdev     3.009333                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::0      1654360     53.25%     53.25% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::1       173996      5.60%     58.85% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::2       166284      5.35%     64.20% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::3        90911      2.93%     67.13% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::4       232602      7.49%     74.62% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::5       139836      4.50%     79.12% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::6       185088      5.96%     85.07% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::7        24996      0.80%     85.88% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::8       438707     14.12%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::total      3106780                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.branchRate     0.310906                       # Number of branch fetches per cycle (Ratio)
system.processor.cores.core.fetch.rate       2.315380                       # Number of inst fetches per cycle ((Count/Cycle))
system.processor.cores.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
system.processor.cores.core.iew.squashCycles        22933                       # Number of cycles IEW is squashing (Cycle)
system.processor.cores.core.iew.blockCycles        97906                       # Number of cycles IEW is blocking (Cycle)
system.processor.cores.core.iew.unblockCycles          138                       # Number of cycles IEW is unblocking (Cycle)
system.processor.cores.core.iew.dispatchedInsts      6122009                       # Number of instructions dispatched to IQ (Count)
system.processor.cores.core.iew.dispSquashedInsts          553                       # Number of squashed instructions skipped by dispatch (Count)
system.processor.cores.core.iew.dispLoadInsts      1111375                       # Number of dispatched load instructions (Count)
system.processor.cores.core.iew.dispStoreInsts       920867                       # Number of dispatched store instructions (Count)
system.processor.cores.core.iew.dispNonSpecInsts       125859                       # Number of dispatched non-speculative instructions (Count)
system.processor.cores.core.iew.iqFullEvents           35                       # Number of times the IQ has become full, causing a stall (Count)
system.processor.cores.core.iew.lsqFullEvents           50                       # Number of times the LSQ has become full, causing a stall (Count)
system.processor.cores.core.iew.memOrderViolationEvents        19701                       # Number of memory order violations (Count)
system.processor.cores.core.iew.predictedTakenIncorrect         1695                       # Number of branches that were predicted taken incorrectly (Count)
system.processor.cores.core.iew.predictedNotTakenIncorrect         3049                       # Number of branches that were predicted not taken incorrectly (Count)
system.processor.cores.core.iew.branchMispredicts         4744                       # Number of branch mispredicts detected at execute (Count)
system.processor.cores.core.iew.instsToCommit      5815683                       # Cumulative count of insts sent to commit (Count)
system.processor.cores.core.iew.writebackCount      5813238                       # Cumulative count of insts written-back (Count)
system.processor.cores.core.iew.producerInst      3916612                       # Number of instructions producing a value (Count)
system.processor.cores.core.iew.consumerInst      5869391                       # Number of instructions consuming a value (Count)
system.processor.cores.core.iew.wbRate       1.870916                       # Insts written-back per cycle ((Count/Cycle))
system.processor.cores.core.iew.wbFanout     0.667294                       # Average fanout of values written-back ((Count/Count))
system.processor.cores.core.lsq0.forwLoads       323724                       # Number of loads that had data forwarded from stores (Count)
system.processor.cores.core.lsq0.squashedLoads       215719                       # Number of loads squashed (Count)
system.processor.cores.core.lsq0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed (Count)
system.processor.cores.core.lsq0.memOrderViolation        19701                       # Number of memory ordering violations (Count)
system.processor.cores.core.lsq0.squashedStores       130225                       # Number of stores squashed (Count)
system.processor.cores.core.lsq0.rescheduledLoads          438                       # Number of loads that were rescheduled (Count)
system.processor.cores.core.lsq0.blockedByCache          357                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.processor.cores.core.lsq0.loadToUse::samples       895656                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::mean     2.331587                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::stdev     1.120418                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::0-9       894859     99.91%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::10-19          618      0.07%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::20-29           58      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::30-39           20      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::40-49           32      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::50-59            5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::60-69           32      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::130-139           32      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::max_value          139                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::total       895656                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.mmu.dtb.readHits      1029884                       # read hits (Count)
system.processor.cores.core.mmu.dtb.readMisses          282                       # read misses (Count)
system.processor.cores.core.mmu.dtb.readAccesses      1030166                       # read accesses (Count)
system.processor.cores.core.mmu.dtb.writeHits       826663                       # write hits (Count)
system.processor.cores.core.mmu.dtb.writeMisses           47                       # write misses (Count)
system.processor.cores.core.mmu.dtb.writeAccesses       826710                       # write accesses (Count)
system.processor.cores.core.mmu.dtb.hits      1856547                       # Total TLB (read and write) hits (Count)
system.processor.cores.core.mmu.dtb.misses          329                       # Total TLB (read and write) misses (Count)
system.processor.cores.core.mmu.dtb.accesses      1856876                       # Total TLB (read and write) accesses (Count)
system.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.mmu.itb.readHits      1041076                       # read hits (Count)
system.processor.cores.core.mmu.itb.readMisses          230                       # read misses (Count)
system.processor.cores.core.mmu.itb.readAccesses      1041306                       # read accesses (Count)
system.processor.cores.core.mmu.itb.writeHits            0                       # write hits (Count)
system.processor.cores.core.mmu.itb.writeMisses            0                       # write misses (Count)
system.processor.cores.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.processor.cores.core.mmu.itb.hits      1041076                       # Total TLB (read and write) hits (Count)
system.processor.cores.core.mmu.itb.misses          230                       # Total TLB (read and write) misses (Count)
system.processor.cores.core.mmu.itb.accesses      1041306                       # Total TLB (read and write) accesses (Count)
system.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.power_state.pwrStateResidencyTicks::ON   3107180000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.rename.squashCycles        22933                       # Number of cycles rename is squashing (Cycle)
system.processor.cores.core.rename.idleCycles       219020                       # Number of cycles rename is idle (Cycle)
system.processor.cores.core.rename.blockCycles        99606                       # Number of cycles rename is blocking (Cycle)
system.processor.cores.core.rename.serializeStallCycles      1761159                       # count of cycles rename stalled for serializing inst (Cycle)
system.processor.cores.core.rename.runCycles       819310                       # Number of cycles rename is running (Cycle)
system.processor.cores.core.rename.unblockCycles       184752                       # Number of cycles rename is unblocking (Cycle)
system.processor.cores.core.rename.renamedInsts      6149051                       # Number of instructions processed by rename (Count)
system.processor.cores.core.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full (Count)
system.processor.cores.core.rename.IQFullEvents        64900                       # Number of times rename has blocked due to IQ full (Count)
system.processor.cores.core.rename.LQFullEvents         4372                       # Number of times rename has blocked due to LQ full (Count)
system.processor.cores.core.rename.SQFullEvents         3649                       # Number of times rename has blocked due to SQ full (Count)
system.processor.cores.core.rename.renamedOperands      4694773                       # Number of destination operands rename has renamed (Count)
system.processor.cores.core.rename.lookups      7548525                       # Number of register rename lookups that rename has made (Count)
system.processor.cores.core.rename.intLookups      7384932                       # Number of integer rename lookups (Count)
system.processor.cores.core.rename.fpLookups         1159                       # Number of floating rename lookups (Count)
system.processor.cores.core.rename.committedMaps      4055367                       # Number of HB maps that are committed (Count)
system.processor.cores.core.rename.undoneMaps       639406                       # Number of HB maps that are undone due to squashing (Count)
system.processor.cores.core.rename.serializing        97046                       # count of serializing insts renamed (Count)
system.processor.cores.core.rename.tempSerializing        97125                       # count of temporary serializing insts renamed (Count)
system.processor.cores.core.rename.skidInsts       739462                       # count of insts added to the skid buffer (Count)
system.processor.cores.core.rob.reads         8788395                       # The number of ROB reads (Count)
system.processor.cores.core.rob.writes       12360375                       # The number of ROB writes (Count)
system.processor.cores.core.thread_0.numInsts      5256152                       # Number of Instructions committed (Count)
system.processor.cores.core.thread_0.numOps      5265660                       # Number of Ops committed (Count)
system.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.003094                       # Number of seconds simulated (Second)
simTicks                                   3093761000                       # Number of ticks simulated (Tick)
finalTick                                145570248000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     14.36                       # Real time elapsed on the host (Second)
hostTickRate                                215493704                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     159480                       # Number of bytes of host memory used (Byte)
simInsts                                    206092245                       # Number of instructions simulated (Count)
simOps                                      206594656                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 14355059                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   14390041                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.dptw_caches.demandHits::processor.cores.core.mmu.dtb.walker          692                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.dptw_caches.demandHits::total          692                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.dptw_caches.overallHits::processor.cores.core.mmu.dtb.walker          692                       # number of overall hits (Count)
system.cache_hierarchy.dptw_caches.overallHits::total          692                       # number of overall hits (Count)
system.cache_hierarchy.dptw_caches.demandMisses::processor.cores.core.mmu.dtb.walker           69                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.dptw_caches.demandMisses::total           69                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.dptw_caches.overallMisses::processor.cores.core.mmu.dtb.walker           69                       # number of overall misses (Count)
system.cache_hierarchy.dptw_caches.overallMisses::total           69                       # number of overall misses (Count)
system.cache_hierarchy.dptw_caches.demandMissLatency::processor.cores.core.mmu.dtb.walker      1100000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMissLatency::total      1100000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMissLatency::processor.cores.core.mmu.dtb.walker      1100000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMissLatency::total      1100000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandAccesses::processor.cores.core.mmu.dtb.walker          761                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.demandAccesses::total          761                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.overallAccesses::processor.cores.core.mmu.dtb.walker          761                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.overallAccesses::total          761                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.dptw_caches.demandMissRate::processor.cores.core.mmu.dtb.walker     0.090670                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandMissRate::total     0.090670                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMissRate::processor.cores.core.mmu.dtb.walker     0.090670                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMissRate::total     0.090670                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.cores.core.mmu.dtb.walker 15942.028986                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.dptw_caches.demandAvgMissLatency::total 15942.028986                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.cores.core.mmu.dtb.walker 15942.028986                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMissLatency::total 15942.028986                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.dptw_caches.writebacks::writebacks           68                       # number of writebacks (Count)
system.cache_hierarchy.dptw_caches.writebacks::total           68                       # number of writebacks (Count)
system.cache_hierarchy.dptw_caches.demandMshrMisses::processor.cores.core.mmu.dtb.walker           69                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.dptw_caches.demandMshrMisses::total           69                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.dptw_caches.overallMshrMisses::processor.cores.core.mmu.dtb.walker           69                       # number of overall MSHR misses (Count)
system.cache_hierarchy.dptw_caches.overallMshrMisses::total           69                       # number of overall MSHR misses (Count)
system.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.cores.core.mmu.dtb.walker      1031000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMshrMissLatency::total      1031000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.cores.core.mmu.dtb.walker      1031000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.overallMshrMissLatency::total      1031000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.cores.core.mmu.dtb.walker     0.090670                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.090670                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.cores.core.mmu.dtb.walker     0.090670                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.090670                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 14942.028986                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total 14942.028986                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker 14942.028986                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total 14942.028986                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.replacements           68                       # number of replacements (Count)
system.cache_hierarchy.dptw_caches.ReadReq.hits::processor.cores.core.mmu.dtb.walker          692                       # number of ReadReq hits (Count)
system.cache_hierarchy.dptw_caches.ReadReq.hits::total          692                       # number of ReadReq hits (Count)
system.cache_hierarchy.dptw_caches.ReadReq.misses::processor.cores.core.mmu.dtb.walker           69                       # number of ReadReq misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.misses::total           69                       # number of ReadReq misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.cores.core.mmu.dtb.walker      1100000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.missLatency::total      1100000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.cores.core.mmu.dtb.walker          761                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.ReadReq.accesses::total          761                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.cores.core.mmu.dtb.walker     0.090670                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.090670                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.dtb.walker 15942.028986                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total 15942.028986                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.dtb.walker           69                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total           69                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker      1031000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total      1031000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.090670                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.090670                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker 14942.028986                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total 14942.028986                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.dptw_caches.tags.tagsInUse   110.999843                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.dptw_caches.tags.totalRefs          570                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.dptw_caches.tags.sampledRefs           68                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.dptw_caches.tags.avgRefs     8.382353                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.dptw_caches.tags.occupancies::processor.cores.core.mmu.dtb.walker   110.999843                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.dptw_caches.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.867186                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.dptw_caches.tags.avgOccs::total     0.867186                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024          111                       # Occupied blocks per task id (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4           97                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024     0.867188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.dptw_caches.tags.tagAccesses         3113                       # Number of tag accesses (Count)
system.cache_hierarchy.dptw_caches.tags.dataAccesses         3113                       # Number of data accesses (Count)
system.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iocache.demandMisses::lupio_blk          539                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iocache.demandMisses::total          539                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iocache.overallMisses::lupio_blk          539                       # number of overall misses (Count)
system.cache_hierarchy.iocache.overallMisses::total          539                       # number of overall misses (Count)
system.cache_hierarchy.iocache.demandMissLatency::lupio_blk     80623000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iocache.demandMissLatency::total     80623000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iocache.overallMissLatency::lupio_blk     80623000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iocache.overallMissLatency::total     80623000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iocache.demandAccesses::lupio_blk          539                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iocache.demandAccesses::total          539                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iocache.overallAccesses::lupio_blk          539                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iocache.overallAccesses::total          539                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iocache.demandMissRate::lupio_blk            1                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iocache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iocache.overallMissRate::lupio_blk            1                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iocache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iocache.demandAvgMissLatency::lupio_blk 149578.849722                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iocache.demandAvgMissLatency::total 149578.849722                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMissLatency::lupio_blk 149578.849722                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMissLatency::total 149578.849722                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iocache.demandMshrMisses::lupio_blk          539                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iocache.demandMshrMisses::total          539                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iocache.overallMshrMisses::lupio_blk          539                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iocache.overallMshrMisses::total          539                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iocache.demandMshrMissLatency::lupio_blk     53673000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.demandMshrMissLatency::total     53673000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.overallMshrMissLatency::lupio_blk     53673000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.overallMshrMissLatency::total     53673000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.demandMshrMissRate::lupio_blk            1                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iocache.overallMshrMissRate::lupio_blk            1                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iocache.demandAvgMshrMissLatency::lupio_blk 99578.849722                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.demandAvgMshrMissLatency::total 99578.849722                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMshrMissLatency::lupio_blk 99578.849722                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.overallAvgMshrMissLatency::total 99578.849722                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.replacements          535                       # number of replacements (Count)
system.cache_hierarchy.iocache.ReadReq.misses::lupio_blk          539                       # number of ReadReq misses (Count)
system.cache_hierarchy.iocache.ReadReq.misses::total          539                       # number of ReadReq misses (Count)
system.cache_hierarchy.iocache.ReadReq.missLatency::lupio_blk     80623000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.missLatency::total     80623000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.accesses::lupio_blk          539                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.ReadReq.accesses::total          539                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iocache.ReadReq.missRate::lupio_blk            1                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.avgMissLatency::lupio_blk 149578.849722                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.avgMissLatency::total 149578.849722                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.mshrMisses::lupio_blk          539                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iocache.ReadReq.mshrMisses::total          539                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iocache.ReadReq.mshrMissLatency::lupio_blk     53673000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.mshrMissLatency::total     53673000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iocache.ReadReq.mshrMissRate::lupio_blk            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::lupio_blk 99578.849722                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.ReadReq.avgMshrMissLatency::total 99578.849722                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iocache.tags.tagsInUse    15.996919                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.iocache.tags.totalRefs          539                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.iocache.tags.sampledRefs          539                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.iocache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.iocache.tags.occupancies::lupio_blk    15.996919                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.iocache.tags.avgOccs::lupio_blk     0.999807                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iocache.tags.avgOccs::total     0.999807                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.cache_hierarchy.iocache.tags.ageTaskId_1023::1           16                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.iocache.tags.tagAccesses         4851                       # Number of tag accesses (Count)
system.cache_hierarchy.iocache.tags.dataAccesses         4851                       # Number of data accesses (Count)
system.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iptw_caches.demandHits::processor.cores.core.mmu.itb.walker          477                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iptw_caches.demandHits::total          477                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.iptw_caches.overallHits::processor.cores.core.mmu.itb.walker          477                       # number of overall hits (Count)
system.cache_hierarchy.iptw_caches.overallHits::total          477                       # number of overall hits (Count)
system.cache_hierarchy.iptw_caches.demandMisses::processor.cores.core.mmu.itb.walker           52                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iptw_caches.demandMisses::total           52                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.iptw_caches.overallMisses::processor.cores.core.mmu.itb.walker           52                       # number of overall misses (Count)
system.cache_hierarchy.iptw_caches.overallMisses::total           52                       # number of overall misses (Count)
system.cache_hierarchy.iptw_caches.demandMissLatency::processor.cores.core.mmu.itb.walker       801000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMissLatency::total       801000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMissLatency::processor.cores.core.mmu.itb.walker       801000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMissLatency::total       801000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandAccesses::processor.cores.core.mmu.itb.walker          529                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.demandAccesses::total          529                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.overallAccesses::processor.cores.core.mmu.itb.walker          529                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.overallAccesses::total          529                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.iptw_caches.demandMissRate::processor.cores.core.mmu.itb.walker     0.098299                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandMissRate::total     0.098299                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMissRate::processor.cores.core.mmu.itb.walker     0.098299                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMissRate::total     0.098299                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandAvgMissLatency::processor.cores.core.mmu.itb.walker 15403.846154                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iptw_caches.demandAvgMissLatency::total 15403.846154                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMissLatency::processor.cores.core.mmu.itb.walker 15403.846154                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMissLatency::total 15403.846154                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.iptw_caches.writebacks::writebacks           52                       # number of writebacks (Count)
system.cache_hierarchy.iptw_caches.writebacks::total           52                       # number of writebacks (Count)
system.cache_hierarchy.iptw_caches.demandMshrMisses::processor.cores.core.mmu.itb.walker           52                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iptw_caches.demandMshrMisses::total           52                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.iptw_caches.overallMshrMisses::processor.cores.core.mmu.itb.walker           52                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iptw_caches.overallMshrMisses::total           52                       # number of overall MSHR misses (Count)
system.cache_hierarchy.iptw_caches.demandMshrMissLatency::processor.cores.core.mmu.itb.walker       749000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMshrMissLatency::total       749000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMshrMissLatency::processor.cores.core.mmu.itb.walker       749000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.overallMshrMissLatency::total       749000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.demandMshrMissRate::processor.cores.core.mmu.itb.walker     0.098299                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandMshrMissRate::total     0.098299                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMshrMissRate::processor.cores.core.mmu.itb.walker     0.098299                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.overallMshrMissRate::total     0.098299                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 14403.846154                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.demandAvgMshrMissLatency::total 14403.846154                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::processor.cores.core.mmu.itb.walker 14403.846154                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.overallAvgMshrMissLatency::total 14403.846154                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.replacements           52                       # number of replacements (Count)
system.cache_hierarchy.iptw_caches.ReadReq.hits::processor.cores.core.mmu.itb.walker          477                       # number of ReadReq hits (Count)
system.cache_hierarchy.iptw_caches.ReadReq.hits::total          477                       # number of ReadReq hits (Count)
system.cache_hierarchy.iptw_caches.ReadReq.misses::processor.cores.core.mmu.itb.walker           52                       # number of ReadReq misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.misses::total           52                       # number of ReadReq misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.missLatency::processor.cores.core.mmu.itb.walker       801000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.missLatency::total       801000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.cores.core.mmu.itb.walker          529                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.ReadReq.accesses::total          529                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.iptw_caches.ReadReq.missRate::processor.cores.core.mmu.itb.walker     0.098299                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.missRate::total     0.098299                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::processor.cores.core.mmu.itb.walker 15403.846154                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.avgMissLatency::total 15403.846154                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::processor.cores.core.mmu.itb.walker           52                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMisses::total           52                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::processor.cores.core.mmu.itb.walker       749000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissLatency::total       749000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::processor.cores.core.mmu.itb.walker     0.098299                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.mshrMissRate::total     0.098299                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::processor.cores.core.mmu.itb.walker 14403.846154                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.ReadReq.avgMshrMissLatency::total 14403.846154                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.iptw_caches.tags.tagsInUse           40                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.iptw_caches.tags.totalRefs          433                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.iptw_caches.tags.sampledRefs           52                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.iptw_caches.tags.avgRefs     8.326923                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.iptw_caches.tags.occupancies::processor.cores.core.mmu.itb.walker           40                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.iptw_caches.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.312500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.312500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           32                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.312500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.iptw_caches.tags.tagAccesses         2168                       # Number of tag accesses (Count)
system.cache_hierarchy.iptw_caches.tags.dataAccesses         2168                       # Number of data accesses (Count)
system.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.demandHits::processor.cores.core.data      1465114                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1dcaches.demandHits::total      1465114                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1dcaches.overallHits::processor.cores.core.data      1465114                       # number of overall hits (Count)
system.cache_hierarchy.l1dcaches.overallHits::total      1465114                       # number of overall hits (Count)
system.cache_hierarchy.l1dcaches.demandMisses::processor.cores.core.data         8289                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1dcaches.demandMisses::total         8289                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1dcaches.overallMisses::processor.cores.core.data         8289                       # number of overall misses (Count)
system.cache_hierarchy.l1dcaches.overallMisses::total         8289                       # number of overall misses (Count)
system.cache_hierarchy.l1dcaches.demandMissLatency::processor.cores.core.data    114311999                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMissLatency::total    114311999                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMissLatency::processor.cores.core.data    114311999                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMissLatency::total    114311999                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandAccesses::processor.cores.core.data      1473403                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.demandAccesses::total      1473403                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.overallAccesses::processor.cores.core.data      1473403                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.overallAccesses::total      1473403                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1dcaches.demandMissRate::processor.cores.core.data     0.005626                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandMissRate::total     0.005626                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMissRate::processor.cores.core.data     0.005626                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMissRate::total     0.005626                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.cores.core.data 13790.806973                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 13790.806973                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.cores.core.data 13790.806973                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 13790.806973                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1dcaches.blockedCycles::no_targets         1236                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1dcaches.blockedCauses::no_targets          358                       # number of times access was blocked (Count)
system.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1dcaches.avgBlocked::no_targets     3.452514                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1dcaches.writebacks::writebacks          613                       # number of writebacks (Count)
system.cache_hierarchy.l1dcaches.writebacks::total          613                       # number of writebacks (Count)
system.cache_hierarchy.l1dcaches.demandMshrHits::processor.cores.core.data         7606                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1dcaches.demandMshrHits::total         7606                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1dcaches.overallMshrHits::processor.cores.core.data         7606                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1dcaches.overallMshrHits::total         7606                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1dcaches.demandMshrMisses::processor.cores.core.data          683                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1dcaches.demandMshrMisses::total          683                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher          331                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::processor.cores.core.data          683                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrMisses::total         1014                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.cores.core.data          192                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l1dcaches.overallMshrUncacheable::total          192                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.cores.core.data     12809000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMshrMissLatency::total     12809000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher      5193151                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.cores.core.data     12809000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrMissLatency::total     18002151                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.cores.core.data      5632000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total      5632000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.cores.core.data     0.000464                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.000464                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.cores.core.data     0.000464                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.000688                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.cores.core.data 18754.026354                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 18754.026354                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 15689.277946                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.cores.core.data 18754.026354                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 17753.600592                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.cores.core.data 29333.333333                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total 29333.333333                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.replacements          613                       # number of replacements (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher          331                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total          331                       # number of HardPFReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher      5193151                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total      5193151                       # number of HardPFReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 15689.277946                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 15689.277946                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.hits::processor.cores.core.data       701184                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.hits::total       701184                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.misses::processor.cores.core.data          772                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.misses::total          772                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.cores.core.data      9101000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.missLatency::total      9101000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.cores.core.data       701956                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.ReadReq.accesses::total       701956                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.cores.core.data     0.001100                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.001100                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.cores.core.data 11788.860104                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 11788.860104                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.cores.core.data          549                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total          549                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.cores.core.data          223                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total          223                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.cores.core.data           64                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total           64                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.cores.core.data      2987000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total      2987000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.cores.core.data      5632000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total      5632000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.cores.core.data     0.000318                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.000318                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.cores.core.data 13394.618834                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 13394.618834                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data        88000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total        88000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.hits::processor.cores.core.data        19010                       # number of SwapReq hits (Count)
system.cache_hierarchy.l1dcaches.SwapReq.hits::total        19010                       # number of SwapReq hits (Count)
system.cache_hierarchy.l1dcaches.SwapReq.misses::processor.cores.core.data            6                       # number of SwapReq misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.misses::total            6                       # number of SwapReq misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.missLatency::processor.cores.core.data       338000                       # number of SwapReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.missLatency::total       338000                       # number of SwapReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.accesses::processor.cores.core.data        19016                       # number of SwapReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.SwapReq.accesses::total        19016                       # number of SwapReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.SwapReq.missRate::processor.cores.core.data     0.000316                       # miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.missRate::total     0.000316                       # miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::processor.cores.core.data 56333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.avgMissLatency::total 56333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::processor.cores.core.data            6                       # number of SwapReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::processor.cores.core.data       332000                       # number of SwapReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissLatency::total       332000                       # number of SwapReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::processor.cores.core.data     0.000316                       # mshr miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.mshrMissRate::total     0.000316                       # mshr miss rate for SwapReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::processor.cores.core.data 55333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.SwapReq.avgMshrMissLatency::total 55333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.hits::processor.cores.core.data       763930                       # number of WriteReq hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.hits::total       763930                       # number of WriteReq hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.misses::processor.cores.core.data         7517                       # number of WriteReq misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.misses::total         7517                       # number of WriteReq misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.cores.core.data    105210999                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.missLatency::total    105210999                       # number of WriteReq miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.cores.core.data       771447                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.WriteReq.accesses::total       771447                       # number of WriteReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.cores.core.data     0.009744                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.009744                       # miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.cores.core.data 13996.408009                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 13996.408009                       # average WriteReq miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.cores.core.data         7057                       # number of WriteReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total         7057                       # number of WriteReq MSHR hits (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.cores.core.data          460                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total          460                       # number of WriteReq MSHR misses (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.cores.core.data          128                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total          128                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.cores.core.data      9822000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total      9822000                       # number of WriteReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.cores.core.data     0.000596                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.000596                       # mshr miss rate for WriteReq accesses (Ratio)
system.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.cores.core.data 21352.173913                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 21352.173913                       # average WriteReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses          683                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfIssued        18058                       # number of hwpf issued (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUnused           33                       # number of HardPF blocks evicted w/o reference (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUseful         3876                       # number of useful prefetch (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss         3579                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.214642                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l1dcaches.prefetcher.coverage     0.850186                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache        16100                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR         1627                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfLate        17727                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfIdentified        30482                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit        11669                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand            2                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage          602                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage          334                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1dcaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l1dcaches.tags.totalRefs       514624                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l1dcaches.tags.sampledRefs          613                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l1dcaches.tags.avgRefs   839.517129                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher   218.360598                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1dcaches.tags.occupancies::processor.cores.core.data   293.639402                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.426486                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::processor.cores.core.data     0.573514                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022          227                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          285                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::2           30                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::3          168                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::4           29                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0           51                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::3           84                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::4          145                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.443359                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.556641                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1dcaches.tags.tagAccesses     11939965                       # Number of tag accesses (Count)
system.cache_hierarchy.l1dcaches.tags.dataAccesses     11939965                       # Number of data accesses (Count)
system.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.demandHits::processor.cores.core.inst      1033325                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1icaches.demandHits::total      1033325                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l1icaches.overallHits::processor.cores.core.inst      1033325                       # number of overall hits (Count)
system.cache_hierarchy.l1icaches.overallHits::total      1033325                       # number of overall hits (Count)
system.cache_hierarchy.l1icaches.demandMisses::processor.cores.core.inst         1303                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1icaches.demandMisses::total         1303                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l1icaches.overallMisses::processor.cores.core.inst         1303                       # number of overall misses (Count)
system.cache_hierarchy.l1icaches.overallMisses::total         1303                       # number of overall misses (Count)
system.cache_hierarchy.l1icaches.demandMissLatency::processor.cores.core.inst     17582000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMissLatency::total     17582000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMissLatency::processor.cores.core.inst     17582000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMissLatency::total     17582000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandAccesses::processor.cores.core.inst      1034628                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.demandAccesses::total      1034628                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.overallAccesses::processor.cores.core.inst      1034628                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.overallAccesses::total      1034628                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l1icaches.demandMissRate::processor.cores.core.inst     0.001259                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.demandMissRate::total     0.001259                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMissRate::processor.cores.core.inst     0.001259                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMissRate::total     0.001259                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.cores.core.inst 13493.476592                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1icaches.demandAvgMissLatency::total 13493.476592                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.cores.core.inst 13493.476592                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMissLatency::total 13493.476592                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l1icaches.writebacks::writebacks         1153                       # number of writebacks (Count)
system.cache_hierarchy.l1icaches.writebacks::total         1153                       # number of writebacks (Count)
system.cache_hierarchy.l1icaches.demandMshrHits::processor.cores.core.inst          144                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1icaches.demandMshrHits::total          144                       # number of demand (read+write) MSHR hits (Count)
system.cache_hierarchy.l1icaches.overallMshrHits::processor.cores.core.inst          144                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1icaches.overallMshrHits::total          144                       # number of overall MSHR hits (Count)
system.cache_hierarchy.l1icaches.demandMshrMisses::processor.cores.core.inst         1159                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1icaches.demandMshrMisses::total         1159                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l1icaches.overallMshrMisses::processor.cores.core.inst         1159                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1icaches.overallMshrMisses::total         1159                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.cores.core.inst     15738000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMshrMissLatency::total     15738000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.cores.core.inst     15738000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.overallMshrMissLatency::total     15738000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.demandMshrMissRate::processor.cores.core.inst     0.001120                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.001120                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMshrMissRate::processor.cores.core.inst     0.001120                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.001120                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.cores.core.inst 13578.947368                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 13578.947368                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.cores.core.inst 13578.947368                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 13578.947368                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.replacements         1153                       # number of replacements (Count)
system.cache_hierarchy.l1icaches.ReadReq.hits::processor.cores.core.inst      1033325                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.hits::total      1033325                       # number of ReadReq hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.misses::processor.cores.core.inst         1303                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.misses::total         1303                       # number of ReadReq misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.cores.core.inst     17582000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.missLatency::total     17582000                       # number of ReadReq miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.accesses::processor.cores.core.inst      1034628                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1icaches.ReadReq.accesses::total      1034628                       # number of ReadReq accesses(hits+misses) (Count)
system.cache_hierarchy.l1icaches.ReadReq.missRate::processor.cores.core.inst     0.001259                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.001259                       # miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.cores.core.inst 13493.476592                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 13493.476592                       # average ReadReq miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.cores.core.inst          144                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrHits::total          144                       # number of ReadReq MSHR hits (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.cores.core.inst         1159                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total         1159                       # number of ReadReq MSHR misses (Count)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.cores.core.inst     15738000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total     15738000                       # number of ReadReq MSHR miss ticks (Tick)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.cores.core.inst     0.001120                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.001120                       # mshr miss rate for ReadReq accesses (Ratio)
system.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.cores.core.inst 13578.947368                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 13578.947368                       # average ReadReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.prefetcher.demandMshrMisses         1159                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l1icaches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l1icaches.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l1icaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l1icaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l1icaches.tags.tagsInUse   511.999477                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l1icaches.tags.totalRefs      1040759                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l1icaches.tags.sampledRefs         1158                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l1icaches.tags.avgRefs   898.755613                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l1icaches.tags.occupancies::processor.cores.core.inst   511.999477                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l1icaches.tags.avgOccs::processor.cores.core.inst     0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1icaches.tags.avgOccs::total     0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::0          103                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3          398                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4           11                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l1icaches.tags.tagAccesses      8278182                       # Number of tag accesses (Count)
system.cache_hierarchy.l1icaches.tags.dataAccesses      8278182                       # Number of data accesses (Count)
system.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2buses.transDist::ReadReq           64                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadResp         2307                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WriteReq          128                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WriteResp          128                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WritebackDirty          653                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::WritebackClean         1235                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::UpgradeReq          409                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::UpgradeResp          409                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadExReq           59                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadExResp           59                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::ReadSharedReq         2348                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::InvalidateReq            1                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.transDist::InvalidateResp            1                       # Transaction distribution (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.l1icaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         3465                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.l1dcaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         3451                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.iptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port          151                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount_system.cache_hierarchy.dptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port          201                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktCount::total         7268                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.l1icaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port       147584                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.l1dcaches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port       105408                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.iptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         6336                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize_system.cache_hierarchy.dptw_caches.mem_side_port::system.cache_hierarchy.l2caches.cpu_side_port         8448                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.pktSize::total       267776                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.l2buses.snoops             944                       # Total snoops (Count)
system.cache_hierarchy.l2buses.snoopTraffic        27456                       # Total snoop traffic (Byte)
system.cache_hierarchy.l2buses.snoopFanout::samples         3011                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::mean     0.172700                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::stdev     0.385017                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::0         2499     83.00%     83.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::1          504     16.74%     99.73% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::2            8      0.27%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.snoopFanout::total         3011                       # Request fanout histogram (Count)
system.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2buses.reqLayer0.occupancy      8286975                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer0.occupancy      3478995                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer1.occupancy      2502000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer2.occupancy       156000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.respLayer3.occupancy       207000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.snoopLayer0.occupancy      1233000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.l2buses.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.l2buses.snoop_filter.totRequests         4188                       # Total number of requests made to the snoop filter. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests         2280                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests          103                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.totSnoops          419                       # Total number of snoops made to the snoop filter. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops          419                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher          331                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.mmu.dtb.walker           63                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.mmu.itb.walker           47                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.inst         1153                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::processor.cores.core.data          273                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.demandHits::total         1867                       # number of demand (read+write) hits (Count)
system.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher          331                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.mmu.dtb.walker           63                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.mmu.itb.walker           47                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.inst         1153                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::processor.cores.core.data          273                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.overallHits::total         1867                       # number of overall hits (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.mmu.dtb.walker            1                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.inst            1                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::processor.cores.core.data            7                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.demandMisses::total            9                       # number of demand (read+write) misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.mmu.dtb.walker            1                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.inst            1                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::processor.cores.core.data            7                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.overallMisses::total            9                       # number of overall misses (Count)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.mmu.dtb.walker        75000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.inst        75000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::processor.cores.core.data       140000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMissLatency::total       290000                       # number of demand (read+write) miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.mmu.dtb.walker        75000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.inst        75000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::processor.cores.core.data       140000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMissLatency::total       290000                       # number of overall miss ticks (Tick)
system.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher          331                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.mmu.dtb.walker           64                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.mmu.itb.walker           47                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.inst         1154                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::processor.cores.core.data          280                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandAccesses::total         1876                       # number of demand (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher          331                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.mmu.dtb.walker           64                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.mmu.itb.walker           47                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.inst         1154                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::processor.cores.core.data          280                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.overallAccesses::total         1876                       # number of overall (read+write) accesses (Count)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.mmu.dtb.walker     0.015625                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.inst     0.000867                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::processor.cores.core.data     0.025000                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMissRate::total     0.004797                       # miss rate for demand accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.mmu.dtb.walker     0.015625                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.inst     0.000867                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::processor.cores.core.data     0.025000                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMissRate::total     0.004797                       # miss rate for overall accesses (Ratio)
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.mmu.dtb.walker        75000                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.inst        75000                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::processor.cores.core.data        20000                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMissLatency::total 32222.222222                       # average overall miss latency in ticks ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.mmu.dtb.walker        75000                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.inst        75000                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::processor.cores.core.data        20000                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMissLatency::total 32222.222222                       # average overall miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cache_hierarchy.l2caches.writebacks::writebacks            2                       # number of writebacks (Count)
system.cache_hierarchy.l2caches.writebacks::total            2                       # number of writebacks (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.mmu.dtb.walker            1                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.inst            1                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::processor.cores.core.data            7                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.demandMshrMisses::total            9                       # number of demand (read+write) MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.mmu.dtb.walker            1                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.inst            1                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::processor.cores.core.data            7                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrMisses::total            9                       # number of overall MSHR misses (Count)
system.cache_hierarchy.l2caches.overallMshrUncacheable::processor.cores.core.data          192                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l2caches.overallMshrUncacheable::total          192                       # number of overall MSHR uncacheable misses (Count)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.mmu.dtb.walker        74000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.inst        74000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::processor.cores.core.data       133000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissLatency::total       281000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.mmu.dtb.walker        74000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.inst        74000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::processor.cores.core.data       133000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrMissLatency::total       281000                       # number of overall MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrUncacheableLatency::processor.cores.core.data      5376000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.overallMshrUncacheableLatency::total      5376000                       # number of overall MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.mmu.dtb.walker     0.015625                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.inst     0.000867                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::processor.cores.core.data     0.025000                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.demandMshrMissRate::total     0.004797                       # mshr miss ratio for demand accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.mmu.dtb.walker     0.015625                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.inst     0.000867                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::processor.cores.core.data     0.025000                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.overallMshrMissRate::total     0.004797                       # mshr miss ratio for overall accesses (Ratio)
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker        74000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.inst        74000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.cores.core.data        19000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 31222.222222                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.mmu.dtb.walker        74000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.inst        74000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.cores.core.data        19000                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 31222.222222                       # average overall mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::processor.cores.core.data        28000                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::total        28000                       # average overall mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.replacements            2                       # number of replacements (Count)
system.cache_hierarchy.l2caches.InvalidateReq.hits::processor.cores.core.data            1                       # number of InvalidateReq hits (Count)
system.cache_hierarchy.l2caches.InvalidateReq.hits::total            1                       # number of InvalidateReq hits (Count)
system.cache_hierarchy.l2caches.InvalidateReq.accesses::processor.cores.core.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.InvalidateReq.accesses::total            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.hits::processor.cores.core.data           52                       # number of ReadExReq hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.hits::total           52                       # number of ReadExReq hits (Count)
system.cache_hierarchy.l2caches.ReadExReq.misses::processor.cores.core.data            7                       # number of ReadExReq misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.misses::total            7                       # number of ReadExReq misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.cores.core.data       140000                       # number of ReadExReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.missLatency::total       140000                       # number of ReadExReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.accesses::processor.cores.core.data           59                       # number of ReadExReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.accesses::total           59                       # number of ReadExReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadExReq.missRate::processor.cores.core.data     0.118644                       # miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.118644                       # miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.cores.core.data        20000                       # average ReadExReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total        20000                       # average ReadExReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.cores.core.data            7                       # number of ReadExReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total            7                       # number of ReadExReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.cores.core.data       133000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total       133000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.cores.core.data     0.118644                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.118644                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.cores.core.data        19000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total        19000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::processor.cores.core.data           64                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::total           64                       # number of ReadReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::processor.cores.core.data      5376000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::total      5376000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::processor.cores.core.data        84000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::total        84000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher          331                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.mmu.dtb.walker           63                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.mmu.itb.walker           47                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.inst         1153                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.cores.core.data          221                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.hits::total         1815                       # number of ReadSharedReq hits (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.mmu.dtb.walker            1                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.cores.core.inst            1                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.misses::total            2                       # number of ReadSharedReq misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.mmu.dtb.walker        75000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.cores.core.inst        75000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total       150000                       # number of ReadSharedReq miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher          331                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.mmu.dtb.walker           64                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.mmu.itb.walker           47                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.inst         1154                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.cores.core.data          221                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.accesses::total         1817                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.mmu.dtb.walker     0.015625                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.cores.core.inst     0.000867                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.001101                       # miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.mmu.dtb.walker        75000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.cores.core.inst        75000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total        75000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.mmu.dtb.walker            1                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.cores.core.inst            1                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total            2                       # number of ReadSharedReq MSHR misses (Count)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.mmu.dtb.walker        74000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.cores.core.inst        74000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total       148000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.mmu.dtb.walker     0.015625                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.000867                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.001101                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.mmu.dtb.walker        74000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst        74000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total        74000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.hits::processor.cores.core.data            5                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.hits::total            5                       # number of UpgradeReq hits (Count)
system.cache_hierarchy.l2caches.UpgradeReq.misses::processor.cores.core.data          404                       # number of UpgradeReq misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.misses::total          404                       # number of UpgradeReq misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.missLatency::processor.cores.core.data      8282999                       # number of UpgradeReq miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.missLatency::total      8282999                       # number of UpgradeReq miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.cores.core.data          409                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.accesses::total          409                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.UpgradeReq.missRate::processor.cores.core.data     0.987775                       # miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.missRate::total     0.987775                       # miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.avgMissLatency::processor.cores.core.data 20502.472772                       # average UpgradeReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.avgMissLatency::total 20502.472772                       # average UpgradeReq miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::processor.cores.core.data          404                       # number of UpgradeReq MSHR misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMisses::total          404                       # number of UpgradeReq MSHR misses (Count)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::processor.cores.core.data      7878000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissLatency::total      7878000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::processor.cores.core.data     0.987775                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.mshrMissRate::total     0.987775                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::processor.cores.core.data        19500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.UpgradeReq.avgMshrMissLatency::total        19500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.cores.core.data          128                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total          128                       # number of WriteReq MSHR uncacheable (Count)
system.cache_hierarchy.l2caches.WritebackClean.hits::writebacks         1159                       # number of WritebackClean hits (Count)
system.cache_hierarchy.l2caches.WritebackClean.hits::total         1159                       # number of WritebackClean hits (Count)
system.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks         1159                       # number of WritebackClean accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackClean.accesses::total         1159                       # number of WritebackClean accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks          651                       # number of WritebackDirty hits (Count)
system.cache_hierarchy.l2caches.WritebackDirty.hits::total          651                       # number of WritebackDirty hits (Count)
system.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks          651                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.WritebackDirty.accesses::total          651                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2caches.prefetcher.demandMshrMisses            9                       # demands not covered by prefetchs (Count)
system.cache_hierarchy.l2caches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cache_hierarchy.l2caches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
system.cache_hierarchy.l2caches.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cache_hierarchy.l2caches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cache_hierarchy.l2caches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cache_hierarchy.l2caches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cache_hierarchy.l2caches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cache_hierarchy.l2caches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cache_hierarchy.l2caches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cache_hierarchy.l2caches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cache_hierarchy.l2caches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cache_hierarchy.l2caches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cache_hierarchy.l2caches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.l2caches.tags.tagsInUse  8190.120972                       # Average ticks per tags in use ((Tick/Count))
system.cache_hierarchy.l2caches.tags.totalRefs           10                       # Total number of references to valid blocks. (Count)
system.cache_hierarchy.l2caches.tags.sampledRefs            3                       # Sample count of references to valid blocks. (Count)
system.cache_hierarchy.l2caches.tags.avgRefs     3.333333                       # Average number of references to valid blocks. ((Count/Count))
system.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cache_hierarchy.l2caches.tags.occupancies::writebacks   551.120972                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher  2274.000156                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l2caches.prefetcher          434                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.mmu.dtb.walker    53.999844                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.mmu.itb.walker           20                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.inst  3789.999805                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.occupancies::processor.cores.core.data  1067.000195                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.067276                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.277588                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l2caches.prefetcher     0.052979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.mmu.dtb.walker     0.006592                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.mmu.itb.walker     0.002441                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.inst     0.462646                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::processor.cores.core.data     0.130249                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.avgOccs::total     0.999771                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022         2745                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024         5445                       # Occupied blocks per task id (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1022::4         2745                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ageTaskId_1024::4         5439                       # Occupied blocks per task id, per block age (Count)
system.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.335083                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.664673                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cache_hierarchy.l2caches.tags.tagAccesses        65538                       # Number of tag accesses (Count)
system.cache_hierarchy.l2caches.tags.dataAccesses        65538                       # Number of data accesses (Count)
system.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.transDist::ReadReq           64                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadResp          605                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WriteReq          128                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WriteResp          128                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::WritebackDirty            2                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::CleanEvict          535                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::UpgradeReq          411                       # Transaction distribution (Count)
system.cache_hierarchy.membus.transDist::ReadSharedReq          541                       # Transaction distribution (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.iocache.mem_side_port::system.memory.mem_ctrl.port         1202                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.iocache.mem_side_port::total         1202                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.memory.mem_ctrl.port          417                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_pic.pio           64                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::system.bridge.cpu_side_port          320                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount_system.cache_hierarchy.l2caches.mem_side_port::total          801                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktCount::total         2003                       # Packet count per connected requestor and responder (Count)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.iocache.mem_side_port::system.memory.mem_ctrl.port         8192                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.iocache.mem_side_port::total         8192                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.memory.mem_ctrl.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.lupio_pic.pio          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::system.bridge.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize_system.cache_hierarchy.l2caches.mem_side_port::total         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.pktSize::total         9216                       # Cumulative packet size per connected requestor and responder (Byte)
system.cache_hierarchy.membus.snoops              411                       # Total snoops (Count)
system.cache_hierarchy.membus.snoopTraffic        26304                       # Total snoop traffic (Byte)
system.cache_hierarchy.membus.snoopFanout::samples         1144                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::mean     0.453671                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::stdev     0.498067                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::0          625     54.63%     54.63% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::1          519     45.37%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.snoopFanout::total         1144                       # Request fanout histogram (Count)
system.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.cache_hierarchy.membus.reqLayer0.occupancy      1491001                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer4.occupancy        32000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer4.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.reqLayer6.occupancy       288000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.reqLayer6.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.respLayer1.occupancy      1134000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.respLayer2.occupancy       261000                       # Layer occupancy (ticks) (Tick)
system.cache_hierarchy.membus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cache_hierarchy.membus.snoop_filter.totRequests         1489                       # Total number of requests made to the snoop filter. (Count)
system.cache_hierarchy.membus.snoop_filter.hitSingleRequests          944                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.hitMultiRequests          519                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
system.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.clint.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   571                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  571                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  128                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 128                       # Transaction distribution (Count)
system.iobus.pktCount_system.lupio_blk.dma::system.cache_hierarchy.iocache.cpu_side_port         1078                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.lupio_blk.dma::total         1078                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lupio_blk.pio          320                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total          320                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     1398                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.lupio_blk.dma::system.cache_hierarchy.iocache.cpu_side_port        32768                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.lupio_blk.dma::total        32768                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.lupio_blk.pio          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     33408                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy               539000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer1.occupancy               288000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy             2604000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              192000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.lupio_blk.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_ipi.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_pic.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_rng.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_rtc.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_sys.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_tmr.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.lupio_tty.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.memory.mem_ctrl.avgPriority_writebacks::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_lupio_blk::samples       128.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.mmu.dtb.walker::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.memory.mem_ctrl.priorityMinLatency 0.000000032500                       # per QoS priority minimum request to response latency (Second)
system.memory.mem_ctrl.priorityMaxLatency 0.000000138750                       # per QoS priority maximum request to response latency (Second)
system.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.memory.mem_ctrl.numStayReadState           960                       # Number of times bus staying in READ state (Count)
system.memory.mem_ctrl.numStayWriteState            0                       # Number of times bus staying in WRITE state (Count)
system.memory.mem_ctrl.readReqs                   130                       # Number of read requests accepted (Count)
system.memory.mem_ctrl.writeReqs                    2                       # Number of write requests accepted (Count)
system.memory.mem_ctrl.readBursts                 130                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.memory.mem_ctrl.writeBursts                  2                       # Number of controller write bursts, including those merged in the write queue (Count)
system.memory.mem_ctrl.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
system.memory.mem_ctrl.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
system.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.memory.mem_ctrl.avgRdQLen                12.59                       # Average read queue length when enqueuing ((Count/Tick))
system.memory.mem_ctrl.avgWrQLen                22.00                       # Average write queue length when enqueuing ((Count/Tick))
system.memory.mem_ctrl.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
system.memory.mem_ctrl.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
system.memory.mem_ctrl.readPktSize::0               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::1               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::2               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::3               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::4               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::5               0                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.readPktSize::6             130                       # Read request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::0              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::1              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::2              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::3              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::4              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::5              0                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.writePktSize::6              2                       # Write request sizes (log2) (Count)
system.memory.mem_ctrl.rdQLenPdf::0                10                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::1                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::2                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::3                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::4                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::5                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::6                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::7                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::8                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::9                 8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::10                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::11                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::12                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::13                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::14                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::15                8                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::20                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::21                1                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
system.memory.mem_ctrl.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
system.memory.mem_ctrl.bytesReadSys              8320                       # Total read bytes from the system interface side (Byte)
system.memory.mem_ctrl.bytesWrittenSys            128                       # Total written bytes from the system interface side (Byte)
system.memory.mem_ctrl.avgRdBWSys        2689283.36739651                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.memory.mem_ctrl.avgWrBWSys        41373.59026764                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.memory.mem_ctrl.totGap              3096656000                       # Total gap between requests (Tick)
system.memory.mem_ctrl.avgGap             23459515.15                       # Average gap between requests ((Tick/Count))
system.memory.mem_ctrl.requestorReadBytes::lupio_blk         8192                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.mmu.dtb.walker           64                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst           64                       # Per-requestor bytes read from memory (Byte)
system.memory.mem_ctrl.requestorReadRate::lupio_blk 2647909.777128873393                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.mmu.dtb.walker 20686.795133819323                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst 20686.795133819323                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.memory.mem_ctrl.requestorReadAccesses::lupio_blk          128                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.mmu.dtb.walker            1                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.memory.mem_ctrl.requestorWriteAccesses::writebacks            2                       # Per-requestor write serviced memory accesses (Count)
system.memory.mem_ctrl.requestorReadTotalLat::lupio_blk      8000000                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.mmu.dtb.walker        32500                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst        32500                       # Per-requestor read total memory access latency (Tick)
system.memory.mem_ctrl.requestorReadAvgLat::lupio_blk     62500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.mmu.dtb.walker     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.memory.mem_ctrl.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.memory.mem_ctrl.dram.bytesRead::lupio_blk         8192                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.mmu.dtb.walker           64                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst           64                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesRead::total         8320                       # Number of bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesInstRead::total           64                       # Number of instructions bytes read from this memory (Byte)
system.memory.mem_ctrl.dram.bytesWritten::writebacks          128                       # Number of bytes written to this memory (Byte)
system.memory.mem_ctrl.dram.bytesWritten::total          128                       # Number of bytes written to this memory (Byte)
system.memory.mem_ctrl.dram.numReads::lupio_blk          128                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.mmu.dtb.walker            1                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::processor.cores.core.inst            1                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numReads::total          130                       # Number of read requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numWrites::writebacks            2                       # Number of write requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.numWrites::total            2                       # Number of write requests responded to by this memory (Count)
system.memory.mem_ctrl.dram.bwRead::lupio_blk      2647910                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.mmu.dtb.walker        20687                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst        20687                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwRead::total      2689283                       # Total read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst        20687                       # Instruction read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwInstRead::total        20687                       # Instruction read bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwWrite::writebacks        41374                       # Write bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwWrite::total        41374                       # Write bandwidth from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::writebacks        41374                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::lupio_blk      2647910                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.mmu.dtb.walker        20687                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst        20687                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.bwTotal::total      2730657                       # Total bandwidth to/from this memory ((Byte/Second))
system.memory.mem_ctrl.dram.readBursts            130                       # Number of DRAM read bursts (Count)
system.memory.mem_ctrl.dram.writeBursts             0                       # Number of DRAM write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::1            1                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::5          128                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::10            1                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.memory.mem_ctrl.dram.totQLat           5627500                       # Total ticks spent queuing (Tick)
system.memory.mem_ctrl.dram.totBusLat          650000                       # Total ticks spent in databus transfers (Tick)
system.memory.mem_ctrl.dram.totMemAccLat      8065000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.memory.mem_ctrl.dram.avgQLat          43288.46                       # Average queueing delay per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.avgBusLat         5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.avgMemAccLat     62038.46                       # Average memory access latency per DRAM burst ((Tick/Count))
system.memory.mem_ctrl.dram.readRowHits           120                       # Number of row buffer hits during reads (Count)
system.memory.mem_ctrl.dram.writeRowHits            0                       # Number of row buffer hits during writes (Count)
system.memory.mem_ctrl.dram.readRowHitRate        92.31                       # Row buffer hit rate for reads (Ratio)
system.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
system.memory.mem_ctrl.dram.bytesPerActivate::samples           10                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::mean          832                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::gmean   588.133558                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::stdev   404.771541                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::0-127            2     20.00%     20.00% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::1024-1151            8     80.00%    100.00% # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesPerActivate::total           10                       # Bytes accessed per row activation (Byte)
system.memory.mem_ctrl.dram.bytesRead            8320                       # Total bytes read (Byte)
system.memory.mem_ctrl.dram.bytesWritten            0                       # Total bytes written (Byte)
system.memory.mem_ctrl.dram.avgRdBW          2.689283                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.memory.mem_ctrl.dram.avgWrBW                 0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.memory.mem_ctrl.dram.peakBW           12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.memory.mem_ctrl.dram.busUtil              0.02                       # Data bus utilization in percentage (Ratio)
system.memory.mem_ctrl.dram.busUtilRead          0.02                       # Data bus utilization in percentage for reads (Ratio)
system.memory.mem_ctrl.dram.busUtilWrite         0.00                       # Data bus utilization in percentage for writes (Ratio)
system.memory.mem_ctrl.dram.pageHitRate         92.31                       # Row buffer hit rate, read and write combined (Ratio)
system.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.memory.mem_ctrl.dram.rank0.actEnergy        64260                       # Energy for activate commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.preEnergy        34155                       # Energy for precharge commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.readEnergy       921060                       # Energy for read commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.refreshEnergy 244012080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.actBackEnergy     46553610                       # Energy for active background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.preBackEnergy   1148801280                       # Energy for precharge background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.totalEnergy   1440386445                       # Total energy per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank0.averagePower   465.577802                       # Core power per rank (mW) (Watt)
system.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2986105500                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::REF    103220000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT      4454500                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.actEnergy         7140                       # Energy for activate commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.preEnergy         3795                       # Energy for precharge commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.readEnergy         7140                       # Energy for read commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.refreshEnergy 244012080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.actBackEnergy     46257780                       # Energy for active background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.preBackEnergy   1149050400                       # Energy for precharge background per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.totalEnergy   1439338335                       # Total energy per rank (pJ) (Joule)
system.memory.mem_ctrl.dram.rank1.averagePower   465.239020                       # Core power per rank (mW) (Watt)
system.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE   2986864500                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::REF    103220000                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT      3695500                       # Time in different power states (Tick)
system.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.pic.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.numCycles         3093761                       # Number of cpu cycles simulated (Cycle)
system.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.processor.cores.core.instsAdded        5938619                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.processor.cores.core.nonSpecInstsAdded       183967                       # Number of non-speculative instructions added to the IQ (Count)
system.processor.cores.core.instsIssued       5845395                       # Number of instructions issued (Count)
system.processor.cores.core.squashedInstsIssued         1128                       # Number of squashed instructions issued (Count)
system.processor.cores.core.squashedInstsExamined       857135                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.processor.cores.core.squashedOperandsExamined       375204                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.processor.cores.core.squashedNonSpecRemoved        49833                       # Number of squashed non-spec instructions that were removed (Count)
system.processor.cores.core.numIssuedDist::samples      3093385                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::mean     1.889644                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::stdev     2.298529                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::0      1381426     44.66%     44.66% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::1       443719     14.34%     59.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::2       273647      8.85%     67.85% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::3       189679      6.13%     73.98% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::4       276579      8.94%     82.92% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::5       220207      7.12%     90.04% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::6       149096      4.82%     94.86% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::7        88838      2.87%     97.73% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::8        70194      2.27%    100.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.processor.cores.core.numIssuedDist::total      3093385                       # Number of insts issued each cycle (Count)
system.processor.cores.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::mlb            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntAlu        21009     10.93%     10.93% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntMult        74755     38.90%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IntDiv            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatAdd            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatCmp            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatCvt            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMult            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMultAcc            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatDiv            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMisc            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatSqrt            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAdd            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAddAcc            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAlu            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdCmp            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdCvt            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMisc            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMult            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdMultAcc            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShift            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShiftAcc            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdDiv            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSqrt            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatAdd            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatAlu            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatCmp            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatCvt            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatDiv            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMisc            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMult            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatMultAcc            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatSqrt            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceAdd            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceAlu            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdReduceCmp            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAes            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdAesMix            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha1Hash            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha1Hash2            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha256Hash            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdSha256Hash2            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShaSigma2            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdShaSigma3            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::SimdPredAlu            0      0.00%     49.83% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::MemRead        47766     24.85%     74.68% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::MemWrite        48278     25.12%     99.81% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMemRead          217      0.11%     99.92% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::FloatMemWrite          157      0.08%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.processor.cores.core.statIssuedInstType_0::No_OpClass       115080      1.97%      1.97% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::mlb           91      0.00%      1.97% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntAlu      3630588     62.11%     64.08% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntMult       219081      3.75%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IntDiv           44      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatAdd            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatCmp            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatCvt            2      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMult            1      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatDiv            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMisc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatSqrt            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAdd            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAlu            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdCmp            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdCvt            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMisc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMult            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShift            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdDiv            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSqrt            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAes            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdAesMix            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::MemRead      1061476     18.16%     85.99% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::MemWrite       816725     13.97%     99.96% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMemRead         1154      0.02%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::FloatMemWrite         1153      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.statIssuedInstType_0::total      5845395                       # Number of instructions issued per FU type, per thread (Count)
system.processor.cores.core.issueRate        1.889414                       # Inst issue rate ((Count/Cycle))
system.processor.cores.core.fuBusy             192182                       # FU busy when requested (Count)
system.processor.cores.core.fuBusyRate       0.032878                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.processor.cores.core.intInstQueueReads     14972491                       # Number of integer instruction queue reads (Count)
system.processor.cores.core.intInstQueueWrites      6997162                       # Number of integer instruction queue writes (Count)
system.processor.cores.core.intInstQueueWakeupAccesses      5811465                       # Number of integer instruction queue wakeup accesses (Count)
system.processor.cores.core.fpInstQueueReads         4994                       # Number of floating instruction queue reads (Count)
system.processor.cores.core.fpInstQueueWrites         2310                       # Number of floating instruction queue writes (Count)
system.processor.cores.core.fpInstQueueWakeupAccesses         2310                       # Number of floating instruction queue wakeup accesses (Count)
system.processor.cores.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
system.processor.cores.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
system.processor.cores.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.processor.cores.core.intAluAccesses      5919813                       # Number of integer alu accesses (Count)
system.processor.cores.core.fpAluAccesses         2684                       # Number of floating point alu accesses (Count)
system.processor.cores.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
system.processor.cores.core.numInsts          5819162                       # Number of executed instructions (Count)
system.processor.cores.core.numLoadInsts      1031091                       # Number of load instructions executed (Count)
system.processor.cores.core.numSquashedInsts        25899                       # Number of squashed instructions skipped in execute (Count)
system.processor.cores.core.numSwp                  0                       # Number of swp insts executed (Count)
system.processor.cores.core.numNop                  0                       # Number of nop insts executed (Count)
system.processor.cores.core.numRefs           1857794                       # Number of memory reference insts executed (Count)
system.processor.cores.core.numBranches        723493                       # Number of branches executed (Count)
system.processor.cores.core.numStoreInsts       826703                       # Number of stores executed (Count)
system.processor.cores.core.numRate          1.880935                       # Inst execution rate ((Count/Cycle))
system.processor.cores.core.timesIdled             65                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.processor.cores.core.idleCycles            376                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.processor.cores.core.committedInsts      5255943                       # Number of Instructions Simulated (Count)
system.processor.cores.core.committedOps      5265451                       # Number of Ops (including micro ops) Simulated (Count)
system.processor.cores.core.cpi              0.588621                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.processor.cores.core.totalCpi         0.588621                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.processor.cores.core.ipc              1.698885                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.processor.cores.core.totalIpc         1.698885                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.processor.cores.core.intRegfileReads      6995248                       # Number of integer regfile reads (Count)
system.processor.cores.core.intRegfileWrites      4485632                       # Number of integer regfile writes (Count)
system.processor.cores.core.fpRegfileReads         1156                       # Number of floating regfile reads (Count)
system.processor.cores.core.fpRegfileWrites         1156                       # Number of floating regfile writes (Count)
system.processor.cores.core.miscRegfileReads     40906645                       # number of misc regfile reads (Count)
system.processor.cores.core.miscRegfileWrites         1717                       # number of misc regfile writes (Count)
system.processor.cores.core.MemDepUnit__0.insertedLoads      1111295                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__0.insertedStores       921020                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__0.conflictingLoads       561256                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__0.conflictingStores       354910                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.processor.cores.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.processor.cores.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.processor.cores.core.branchPred.lookups       961226                       # Number of BP lookups (Count)
system.processor.cores.core.branchPred.condPredicted       283118                       # Number of conditional branches predicted (Count)
system.processor.cores.core.branchPred.condIncorrect         3413                       # Number of conditional branches incorrect (Count)
system.processor.cores.core.branchPred.BTBLookups       139891                       # Number of BTB lookups (Count)
system.processor.cores.core.branchPred.BTBHits       138914                       # Number of BTB hits (Count)
system.processor.cores.core.branchPred.BTBHitRatio     0.993016                       # BTB Hit Ratio (Ratio)
system.processor.cores.core.branchPred.RASUsed       325164                       # Number of times the RAS was used to get a target. (Count)
system.processor.cores.core.branchPred.RASIncorrect          405                       # Number of incorrect RAS predictions. (Count)
system.processor.cores.core.branchPred.indirectLookups       340120                       # Number of indirect predictor lookups. (Count)
system.processor.cores.core.branchPred.indirectHits       331031                       # Number of indirect target hits. (Count)
system.processor.cores.core.branchPred.indirectMisses         9089                       # Number of indirect misses. (Count)
system.processor.cores.core.branchPred.indirectMispredicted         1097                       # Number of mispredicted indirect branches. (Count)
system.processor.cores.core.commit.commitSquashedInsts       855284                       # The number of squashed insts skipped by commit (Count)
system.processor.cores.core.commit.commitNonSpecStalls       134134                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.processor.cores.core.commit.branchMispredicts         3285                       # The number of times a branch was mispredicted (Count)
system.processor.cores.core.commit.numCommittedDist::samples      2973273                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::mean     1.770928                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::stdev     2.642862                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::0      1450761     48.79%     48.79% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::1       685229     23.05%     71.84% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::2        87873      2.96%     74.80% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::3       145334      4.89%     79.68% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::4       116111      3.91%     83.59% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::5        91667      3.08%     86.67% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::6        52643      1.77%     88.44% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::7        19403      0.65%     89.09% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::8       324252     10.91%    100.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.numCommittedDist::total      2973273                       # Number of insts commited each cycle (Count)
system.processor.cores.core.commit.instsCommitted      5255943                       # Number of instructions committed (Count)
system.processor.cores.core.commit.opsCommitted      5265451                       # Number of ops (including micro ops) committed (Count)
system.processor.cores.core.commit.memRefs      1686194                       # Number of memory references committed (Count)
system.processor.cores.core.commit.loads       895603                       # Number of loads committed (Count)
system.processor.cores.core.commit.amos         19016                       # Number of atomic instructions committed (Count)
system.processor.cores.core.commit.membars        38096                       # Number of memory barriers committed (Count)
system.processor.cores.core.commit.branches       627609                       # Number of branches committed (Count)
system.processor.cores.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.processor.cores.core.commit.floating         2310                       # Number of committed floating point instructions. (Count)
system.processor.cores.core.commit.integer      5225918                       # Number of committed integer instructions. (Count)
system.processor.cores.core.commit.functionCalls       227040                       # Number of function calls committed. (Count)
system.processor.cores.core.commit.committedInstType_0::No_OpClass       115038      2.18%      2.18% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::mlb           82      0.00%      2.19% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntAlu      3245649     61.64%     63.83% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntMult       218479      4.15%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IntDiv           42      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatAdd            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatCmp            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatCvt            2      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMult            1      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatDiv            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMisc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatSqrt            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAdd            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAlu            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdCmp            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdCvt            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMisc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMult            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShift            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdDiv            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSqrt            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAes            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdAesMix            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::MemRead       913429     17.35%     85.32% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::MemWrite       770422     14.63%     99.96% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMemRead         1154      0.02%     99.98% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::FloatMemWrite         1153      0.02%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.processor.cores.core.commit.committedInstType_0::total      5265451                       # Class of committed instruction (Count)
system.processor.cores.core.commit.commitEligibleSamples       324252                       # number cycles where commit BW limit reached (Cycle)
system.processor.cores.core.decode.idleCycles       140478                       # Number of cycles decode is idle (Cycle)
system.processor.cores.core.decode.blockedCycles      2034474                       # Number of cycles decode is blocked (Cycle)
system.processor.cores.core.decode.runCycles       729266                       # Number of cycles decode is running (Cycle)
system.processor.cores.core.decode.unblockCycles       166207                       # Number of cycles decode is unblocking (Cycle)
system.processor.cores.core.decode.squashCycles        22960                       # Number of cycles decode is squashing (Cycle)
system.processor.cores.core.decode.branchResolved       108968                       # Number of times decode resolved a branch (Count)
system.processor.cores.core.decode.branchMispred          159                       # Number of times decode detected a branch misprediction (Count)
system.processor.cores.core.decode.decodedInsts      6323162                       # Number of instructions handled by decode (Count)
system.processor.cores.core.decode.squashedInsts          679                       # Number of squashed instructions handled by decode (Count)
system.processor.cores.core.fetch.icacheStallCycles        33659                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.processor.cores.core.fetch.insts       7167066                       # Number of instructions fetch has processed (Count)
system.processor.cores.core.fetch.branches       961226                       # Number of branches that fetch encountered (Count)
system.processor.cores.core.fetch.predictedBranches       795109                       # Number of branches that fetch has predicted taken (Count)
system.processor.cores.core.fetch.cycles      3034437                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.processor.cores.core.fetch.squashCycles        46226                       # Number of cycles fetch has spent squashing (Cycle)
system.processor.cores.core.fetch.tlbCycles          804                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.processor.cores.core.fetch.miscStallCycles          797                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.processor.cores.core.fetch.pendingTrapStallCycles          575                       # Number of stall cycles due to pending traps (Cycle)
system.processor.cores.core.fetch.cacheLines      1034628                       # Number of cache lines fetched (Count)
system.processor.cores.core.fetch.icacheSquashes          401                       # Number of outstanding Icache misses that were squashed (Count)
system.processor.cores.core.fetch.tlbSquashes           20                       # Number of outstanding ITLB misses that were squashed (Count)
system.processor.cores.core.fetch.nisnDist::samples      3093385                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::mean     2.320068                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::stdev     3.007917                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::0      1643536     53.13%     53.13% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::1       177024      5.72%     58.85% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::2       164640      5.32%     64.18% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::3        90130      2.91%     67.09% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::4       233432      7.55%     74.64% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::5       137664      4.45%     79.09% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::6       186514      6.03%     85.12% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::7        24523      0.79%     85.91% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::8       435922     14.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.nisnDist::total      3093385                       # Number of instructions fetched each cycle (Total) (Count)
system.processor.cores.core.fetch.branchRate     0.310698                       # Number of branch fetches per cycle (Ratio)
system.processor.cores.core.fetch.rate       2.316619                       # Number of inst fetches per cycle ((Count/Cycle))
system.processor.cores.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
system.processor.cores.core.iew.squashCycles        22960                       # Number of cycles IEW is squashing (Cycle)
system.processor.cores.core.iew.blockCycles        98020                       # Number of cycles IEW is blocking (Cycle)
system.processor.cores.core.iew.unblockCycles          112                       # Number of cycles IEW is unblocking (Cycle)
system.processor.cores.core.iew.dispatchedInsts      6122586                       # Number of instructions dispatched to IQ (Count)
system.processor.cores.core.iew.dispSquashedInsts          545                       # Number of squashed instructions skipped by dispatch (Count)
system.processor.cores.core.iew.dispLoadInsts      1111295                       # Number of dispatched load instructions (Count)
system.processor.cores.core.iew.dispStoreInsts       921020                       # Number of dispatched store instructions (Count)
system.processor.cores.core.iew.dispNonSpecInsts       125846                       # Number of dispatched non-speculative instructions (Count)
system.processor.cores.core.iew.iqFullEvents           23                       # Number of times the IQ has become full, causing a stall (Count)
system.processor.cores.core.iew.lsqFullEvents           49                       # Number of times the LSQ has become full, causing a stall (Count)
system.processor.cores.core.iew.memOrderViolationEvents        19771                       # Number of memory order violations (Count)
system.processor.cores.core.iew.predictedTakenIncorrect         1696                       # Number of branches that were predicted taken incorrectly (Count)
system.processor.cores.core.iew.predictedNotTakenIncorrect         3006                       # Number of branches that were predicted not taken incorrectly (Count)
system.processor.cores.core.iew.branchMispredicts         4702                       # Number of branch mispredicts detected at execute (Count)
system.processor.cores.core.iew.instsToCommit      5816215                       # Cumulative count of insts sent to commit (Count)
system.processor.cores.core.iew.writebackCount      5813775                       # Cumulative count of insts written-back (Count)
system.processor.cores.core.iew.producerInst      3919714                       # Number of instructions producing a value (Count)
system.processor.cores.core.iew.consumerInst      5896583                       # Number of instructions consuming a value (Count)
system.processor.cores.core.iew.wbRate       1.879193                       # Insts written-back per cycle ((Count/Cycle))
system.processor.cores.core.iew.wbFanout     0.664743                       # Average fanout of values written-back ((Count/Count))
system.processor.cores.core.lsq0.forwLoads       327519                       # Number of loads that had data forwarded from stores (Count)
system.processor.cores.core.lsq0.squashedLoads       215692                       # Number of loads squashed (Count)
system.processor.cores.core.lsq0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed (Count)
system.processor.cores.core.lsq0.memOrderViolation        19771                       # Number of memory ordering violations (Count)
system.processor.cores.core.lsq0.squashedStores       130429                       # Number of stores squashed (Count)
system.processor.cores.core.lsq0.rescheduledLoads          435                       # Number of loads that were rescheduled (Count)
system.processor.cores.core.lsq0.blockedByCache          356                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.processor.cores.core.lsq0.loadToUse::samples       895603                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::mean     2.324221                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::stdev     1.124349                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::0-9       894822     99.91%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::10-19          596      0.07%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::20-29           64      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::30-39           22      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::40-49           28      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::50-59            6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::60-69           32      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::70-79            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::130-139           31      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::180-189            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::max_value          183                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.lsq0.loadToUse::total       895603                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.processor.cores.core.mmu.dtb.readHits      1030004                       # read hits (Count)
system.processor.cores.core.mmu.dtb.readMisses          286                       # read misses (Count)
system.processor.cores.core.mmu.dtb.readAccesses      1030290                       # read accesses (Count)
system.processor.cores.core.mmu.dtb.writeHits       826706                       # write hits (Count)
system.processor.cores.core.mmu.dtb.writeMisses           48                       # write misses (Count)
system.processor.cores.core.mmu.dtb.writeAccesses       826754                       # write accesses (Count)
system.processor.cores.core.mmu.dtb.hits      1856710                       # Total TLB (read and write) hits (Count)
system.processor.cores.core.mmu.dtb.misses          334                       # Total TLB (read and write) misses (Count)
system.processor.cores.core.mmu.dtb.accesses      1857044                       # Total TLB (read and write) accesses (Count)
system.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.mmu.itb.readHits      1034644                       # read hits (Count)
system.processor.cores.core.mmu.itb.readMisses          224                       # read misses (Count)
system.processor.cores.core.mmu.itb.readAccesses      1034868                       # read accesses (Count)
system.processor.cores.core.mmu.itb.writeHits            0                       # write hits (Count)
system.processor.cores.core.mmu.itb.writeMisses            0                       # write misses (Count)
system.processor.cores.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
system.processor.cores.core.mmu.itb.hits      1034644                       # Total TLB (read and write) hits (Count)
system.processor.cores.core.mmu.itb.misses          224                       # Total TLB (read and write) misses (Count)
system.processor.cores.core.mmu.itb.accesses      1034868                       # Total TLB (read and write) accesses (Count)
system.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.power_state.pwrStateResidencyTicks::ON   3093780000                       # Cumulative time (in ticks) in various power states (Tick)
system.processor.cores.core.rename.squashCycles        22960                       # Number of cycles rename is squashing (Cycle)
system.processor.cores.core.rename.idleCycles       212351                       # Number of cycles rename is idle (Cycle)
system.processor.cores.core.rename.blockCycles       100673                       # Number of cycles rename is blocking (Cycle)
system.processor.cores.core.rename.serializeStallCycles      1756157                       # count of cycles rename stalled for serializing inst (Cycle)
system.processor.cores.core.rename.runCycles       821035                       # Number of cycles rename is running (Cycle)
system.processor.cores.core.rename.unblockCycles       180209                       # Number of cycles rename is unblocking (Cycle)
system.processor.cores.core.rename.renamedInsts      6150184                       # Number of instructions processed by rename (Count)
system.processor.cores.core.rename.IQFullEvents        62161                       # Number of times rename has blocked due to IQ full (Count)
system.processor.cores.core.rename.LQFullEvents         4322                       # Number of times rename has blocked due to LQ full (Count)
system.processor.cores.core.rename.SQFullEvents         3636                       # Number of times rename has blocked due to SQ full (Count)
system.processor.cores.core.rename.renamedOperands      4695711                       # Number of destination operands rename has renamed (Count)
system.processor.cores.core.rename.lookups      7550259                       # Number of register rename lookups that rename has made (Count)
system.processor.cores.core.rename.intLookups      7386623                       # Number of integer rename lookups (Count)
system.processor.cores.core.rename.fpLookups         1159                       # Number of floating rename lookups (Count)
system.processor.cores.core.rename.committedMaps      4055250                       # Number of HB maps that are committed (Count)
system.processor.cores.core.rename.undoneMaps       640461                       # Number of HB maps that are undone due to squashing (Count)
system.processor.cores.core.rename.serializing        97039                       # count of serializing insts renamed (Count)
system.processor.cores.core.rename.tempSerializing        97118                       # count of temporary serializing insts renamed (Count)
system.processor.cores.core.rename.skidInsts       733518                       # count of insts added to the skid buffer (Count)
system.processor.cores.core.rob.reads         8769224                       # The number of ROB reads (Count)
system.processor.cores.core.rob.writes       12361773                       # The number of ROB writes (Count)
system.processor.cores.core.thread_0.numInsts      5255943                       # Number of Instructions committed (Count)
system.processor.cores.core.thread_0.numOps      5265451                       # Number of Ops committed (Count)
system.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
