Design Assistant report for arria5_tst1
Wed Apr 29 16:59:05 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Parallel Compilation
  4. Design Assistant Settings
  5. High Violations
  6. Medium Violations
  7. Information only Violations
  8. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Wed Apr 29 16:59:05 2020 ;
; Revision Name                     ; arria5_tst1                         ;
; Top-level Entity Name             ; top_module                          ;
; Family                            ; Arria V                             ;
; Total Critical Violations         ; 0                                   ;
; Total High Violations             ; 823                                 ;
; - Rule D101                       ; 415                                 ;
; - Rule D103                       ; 408                                 ;
; Total Medium Violations           ; 6                                   ;
; - Rule C104                       ; 2                                   ;
; - Rule C106                       ; 3                                   ;
; - Rule D102                       ; 1                                   ;
; Total Information only Violations ; 152                                 ;
; - Rule T101                       ; 102                                 ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.8%      ;
;     Processor 3            ;   0.7%      ;
;     Processor 4            ;   0.7%      ;
;     Processor 5            ;   0.7%      ;
;     Processor 6            ;   0.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------+
; Option                                                                                                                                                               ; Setting      ; To                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------+
; Design Assistant mode                                                                                                                                                ; Post-Fitting ;                            ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                        ; 25           ;                            ;
; Minimum number of clock port feed by gated clocks                                                                                                                    ; 30           ;                            ;
; Minimum number of node fan-out                                                                                                                                       ; 30           ;                            ;
; Maximum number of nodes to report                                                                                                                                    ; 50           ;                            ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme                                                                             ; On           ;                            ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                        ; On           ;                            ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                          ; On           ;                            ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                   ; On           ;                            ;
; Rule C105: Clock signal should be a global signal                                                                                                                    ; On           ;                            ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                         ; On           ;                            ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                         ; On           ;                            ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                ; On           ;                            ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                    ; On           ;                            ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                  ; On           ;                            ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                            ; On           ;                            ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                     ; On           ;                            ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                             ; On           ;                            ;
; Rule A101: Design should not contain combinational loops                                                                                                             ; On           ;                            ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                           ; On           ;                            ;
; Rule A103: Design should not contain delay chains                                                                                                                    ; On           ;                            ;
; Rule A104: Design should not contain ripple clock structures                                                                                                         ; On           ;                            ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                           ; On           ;                            ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                         ; On           ;                            ;
; Rule A107: Design should not contain SR latches                                                                                                                      ; On           ;                            ;
; Rule A108: Design should not contain latches                                                                                                                         ; On           ;                            ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                             ; On           ;                            ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                ; On           ;                            ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                              ; On           ;                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                ; On           ;                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                        ; On           ;                            ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; On           ;                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; On           ;                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; Off          ; resync_chains[1].sync_r[1] ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; Off          ; resync_chains[1].sync_r[0] ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; Off          ; resync_chains[0].sync_r[1] ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; Off          ; resync_chains[0].sync_r[0] ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                              ; Name                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 1                                            ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                            ; Block_write_spi:spi_PWRDN|data_out[4]                                                                                                                                                                           ;
;  Destination node(s) from clock "pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                     ; r_rst_adc2_align                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                     ; r_xA2_RESET_1V8                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 2                                            ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                                            ; Block_write_spi:spi_PWRDN|data_out[5]                                                                                                                                                                           ;
;  Destination node(s) from clock "pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                     ; r_rst_adc1_align                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                     ; r_xA1_RESET_1V8                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 3                                            ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[276]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 4                                            ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[275]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 5                                            ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[274]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 6                                            ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[273]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 7                                            ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[272]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 8                                            ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[271]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 9                                            ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[270]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 10                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[269]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 11                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[268]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 12                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[267]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 13                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[266]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 14                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[265]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 15                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[264]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 16                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[263]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 17                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[262]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 18                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[261]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 19                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[260]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 20                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[259]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 21                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[258]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 22                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[257]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 23                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[256]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 24                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[255]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 25                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[254]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 26                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[253]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 27                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[252]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 28                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[251]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 29                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[250]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 30                                           ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[249]                                                                                                                                                                                       ;
;  Destination node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"  ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 31                                           ;                                                                                                                                                                                                                 ;
;  Structure 31                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[248]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 32                                           ;                                                                                                                                                                                                                 ;
;  Structure 32                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[247]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 33                                           ;                                                                                                                                                                                                                 ;
;  Structure 33                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[246]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 34                                           ;                                                                                                                                                                                                                 ;
;  Structure 34                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[245]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 35                                           ;                                                                                                                                                                                                                 ;
;  Structure 35                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[244]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 36                                           ;                                                                                                                                                                                                                 ;
;  Structure 36                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[243]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 37                                           ;                                                                                                                                                                                                                 ;
;  Structure 37                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[242]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 38                                           ;                                                                                                                                                                                                                 ;
;  Structure 38                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[241]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 39                                           ;                                                                                                                                                                                                                 ;
;  Structure 39                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[240]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 40                                           ;                                                                                                                                                                                                                 ;
;  Structure 40                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[239]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 41                                           ;                                                                                                                                                                                                                 ;
;  Structure 41                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[238]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 42                                           ;                                                                                                                                                                                                                 ;
;  Structure 42                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[237]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 43                                           ;                                                                                                                                                                                                                 ;
;  Structure 43                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[236]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 44                                           ;                                                                                                                                                                                                                 ;
;  Structure 44                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[235]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 45                                           ;                                                                                                                                                                                                                 ;
;  Structure 45                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[234]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 46                                           ;                                                                                                                                                                                                                 ;
;  Structure 46                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[233]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 47                                           ;                                                                                                                                                                                                                 ;
;  Structure 47                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[232]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 48                                           ;                                                                                                                                                                                                                 ;
;  Structure 48                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[231]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 49                                           ;                                                                                                                                                                                                                 ;
;  Structure 49                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[230]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 50                                           ;                                                                                                                                                                                                                 ;
;  Structure 50                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[229]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 51                                           ;                                                                                                                                                                                                                 ;
;  Structure 51                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[228]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 52                                           ;                                                                                                                                                                                                                 ;
;  Structure 52                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[227]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 53                                           ;                                                                                                                                                                                                                 ;
;  Structure 53                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[226]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 54                                           ;                                                                                                                                                                                                                 ;
;  Structure 54                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[225]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 55                                           ;                                                                                                                                                                                                                 ;
;  Structure 55                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[224]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 56                                           ;                                                                                                                                                                                                                 ;
;  Structure 56                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[223]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 57                                           ;                                                                                                                                                                                                                 ;
;  Structure 57                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[222]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 58                                           ;                                                                                                                                                                                                                 ;
;  Structure 58                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[221]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 59                                           ;                                                                                                                                                                                                                 ;
;  Structure 59                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[220]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 60                                           ;                                                                                                                                                                                                                 ;
;  Structure 60                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[219]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 61                                           ;                                                                                                                                                                                                                 ;
;  Structure 61                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[218]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 62                                           ;                                                                                                                                                                                                                 ;
;  Structure 62                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[217]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 63                                           ;                                                                                                                                                                                                                 ;
;  Structure 63                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[216]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 64                                           ;                                                                                                                                                                                                                 ;
;  Structure 64                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[215]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 65                                           ;                                                                                                                                                                                                                 ;
;  Structure 65                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[214]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 66                                           ;                                                                                                                                                                                                                 ;
;  Structure 66                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[213]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 67                                           ;                                                                                                                                                                                                                 ;
;  Structure 67                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[212]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 68                                           ;                                                                                                                                                                                                                 ;
;  Structure 68                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[211]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 69                                           ;                                                                                                                                                                                                                 ;
;  Structure 69                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[210]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 70                                           ;                                                                                                                                                                                                                 ;
;  Structure 70                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[209]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 71                                           ;                                                                                                                                                                                                                 ;
;  Structure 71                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[208]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 72                                           ;                                                                                                                                                                                                                 ;
;  Structure 72                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[207]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 73                                           ;                                                                                                                                                                                                                 ;
;  Structure 73                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[206]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 74                                           ;                                                                                                                                                                                                                 ;
;  Structure 74                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[205]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 75                                           ;                                                                                                                                                                                                                 ;
;  Structure 75                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[204]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 76                                           ;                                                                                                                                                                                                                 ;
;  Structure 76                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[203]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 77                                           ;                                                                                                                                                                                                                 ;
;  Structure 77                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[202]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 78                                           ;                                                                                                                                                                                                                 ;
;  Structure 78                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[201]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 79                                           ;                                                                                                                                                                                                                 ;
;  Structure 79                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[200]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 80                                           ;                                                                                                                                                                                                                 ;
;  Structure 80                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[199]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 81                                           ;                                                                                                                                                                                                                 ;
;  Structure 81                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[198]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 82                                           ;                                                                                                                                                                                                                 ;
;  Structure 82                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[197]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 83                                           ;                                                                                                                                                                                                                 ;
;  Structure 83                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[196]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 84                                           ;                                                                                                                                                                                                                 ;
;  Structure 84                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[195]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 85                                           ;                                                                                                                                                                                                                 ;
;  Structure 85                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[194]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 86                                           ;                                                                                                                                                                                                                 ;
;  Structure 86                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[193]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 87                                           ;                                                                                                                                                                                                                 ;
;  Structure 87                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[192]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 88                                           ;                                                                                                                                                                                                                 ;
;  Structure 88                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[191]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 89                                           ;                                                                                                                                                                                                                 ;
;  Structure 89                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[190]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 90                                           ;                                                                                                                                                                                                                 ;
;  Structure 90                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[189]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 91                                           ;                                                                                                                                                                                                                 ;
;  Structure 91                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[188]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 92                                           ;                                                                                                                                                                                                                 ;
;  Structure 92                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[187]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 93                                           ;                                                                                                                                                                                                                 ;
;  Structure 93                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[186]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 94                                           ;                                                                                                                                                                                                                 ;
;  Structure 94                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[185]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 95                                           ;                                                                                                                                                                                                                 ;
;  Structure 95                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[184]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 96                                           ;                                                                                                                                                                                                                 ;
;  Structure 96                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[183]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 97                                           ;                                                                                                                                                                                                                 ;
;  Structure 97                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[182]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 98                                           ;                                                                                                                                                                                                                 ;
;  Structure 98                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[181]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 99                                           ;                                                                                                                                                                                                                 ;
;  Structure 99                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[180]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 100                                          ;                                                                                                                                                                                                                 ;
;  Structure 100                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[179]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 101                                          ;                                                                                                                                                                                                                 ;
;  Structure 101                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[178]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 102                                          ;                                                                                                                                                                                                                 ;
;  Structure 102                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[177]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 103                                          ;                                                                                                                                                                                                                 ;
;  Structure 103                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[176]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 104                                          ;                                                                                                                                                                                                                 ;
;  Structure 104                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[175]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 105                                          ;                                                                                                                                                                                                                 ;
;  Structure 105                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[174]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 106                                          ;                                                                                                                                                                                                                 ;
;  Structure 106                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[173]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 107                                          ;                                                                                                                                                                                                                 ;
;  Structure 107                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[172]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 108                                          ;                                                                                                                                                                                                                 ;
;  Structure 108                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[171]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 109                                          ;                                                                                                                                                                                                                 ;
;  Structure 109                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[170]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 110                                          ;                                                                                                                                                                                                                 ;
;  Structure 110                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[169]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 111                                          ;                                                                                                                                                                                                                 ;
;  Structure 111                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[168]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 112                                          ;                                                                                                                                                                                                                 ;
;  Structure 112                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[167]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 113                                          ;                                                                                                                                                                                                                 ;
;  Structure 113                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[166]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 114                                          ;                                                                                                                                                                                                                 ;
;  Structure 114                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[165]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 115                                          ;                                                                                                                                                                                                                 ;
;  Structure 115                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[164]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 116                                          ;                                                                                                                                                                                                                 ;
;  Structure 116                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[163]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 117                                          ;                                                                                                                                                                                                                 ;
;  Structure 117                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[162]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 118                                          ;                                                                                                                                                                                                                 ;
;  Structure 118                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[161]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 119                                          ;                                                                                                                                                                                                                 ;
;  Structure 119                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[160]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 120                                          ;                                                                                                                                                                                                                 ;
;  Structure 120                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[159]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 121                                          ;                                                                                                                                                                                                                 ;
;  Structure 121                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[158]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 122                                          ;                                                                                                                                                                                                                 ;
;  Structure 122                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[157]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 123                                          ;                                                                                                                                                                                                                 ;
;  Structure 123                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[156]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 124                                          ;                                                                                                                                                                                                                 ;
;  Structure 124                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[155]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 125                                          ;                                                                                                                                                                                                                 ;
;  Structure 125                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[154]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 126                                          ;                                                                                                                                                                                                                 ;
;  Structure 126                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[153]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 127                                          ;                                                                                                                                                                                                                 ;
;  Structure 127                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[152]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 128                                          ;                                                                                                                                                                                                                 ;
;  Structure 128                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[151]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 129                                          ;                                                                                                                                                                                                                 ;
;  Structure 129                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[150]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 130                                          ;                                                                                                                                                                                                                 ;
;  Structure 130                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[149]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 131                                          ;                                                                                                                                                                                                                 ;
;  Structure 131                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[148]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 132                                          ;                                                                                                                                                                                                                 ;
;  Structure 132                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[147]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 133                                          ;                                                                                                                                                                                                                 ;
;  Structure 133                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[146]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 134                                          ;                                                                                                                                                                                                                 ;
;  Structure 134                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[145]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 135                                          ;                                                                                                                                                                                                                 ;
;  Structure 135                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[144]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 136                                          ;                                                                                                                                                                                                                 ;
;  Structure 136                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[143]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 137                                          ;                                                                                                                                                                                                                 ;
;  Structure 137                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[142]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 138                                          ;                                                                                                                                                                                                                 ;
;  Structure 138                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[141]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 139                                          ;                                                                                                                                                                                                                 ;
;  Structure 139                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[140]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 140                                          ;                                                                                                                                                                                                                 ;
;  Structure 140                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[139]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 141                                          ;                                                                                                                                                                                                                 ;
;  Structure 141                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[138]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 142                                          ;                                                                                                                                                                                                                 ;
;  Structure 142                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[137]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 143                                          ;                                                                                                                                                                                                                 ;
;  Structure 143                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[136]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 144                                          ;                                                                                                                                                                                                                 ;
;  Structure 144                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[135]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 145                                          ;                                                                                                                                                                                                                 ;
;  Structure 145                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[134]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 146                                          ;                                                                                                                                                                                                                 ;
;  Structure 146                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[133]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 147                                          ;                                                                                                                                                                                                                 ;
;  Structure 147                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[132]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 148                                          ;                                                                                                                                                                                                                 ;
;  Structure 148                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[131]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 149                                          ;                                                                                                                                                                                                                 ;
;  Structure 149                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[130]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 150                                          ;                                                                                                                                                                                                                 ;
;  Structure 150                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[129]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 151                                          ;                                                                                                                                                                                                                 ;
;  Structure 151                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[128]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 152                                          ;                                                                                                                                                                                                                 ;
;  Structure 152                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[127]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 153                                          ;                                                                                                                                                                                                                 ;
;  Structure 153                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[126]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 154                                          ;                                                                                                                                                                                                                 ;
;  Structure 154                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[125]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 155                                          ;                                                                                                                                                                                                                 ;
;  Structure 155                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[124]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 156                                          ;                                                                                                                                                                                                                 ;
;  Structure 156                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[123]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 157                                          ;                                                                                                                                                                                                                 ;
;  Structure 157                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[122]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 158                                          ;                                                                                                                                                                                                                 ;
;  Structure 158                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[121]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 159                                          ;                                                                                                                                                                                                                 ;
;  Structure 159                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[120]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 160                                          ;                                                                                                                                                                                                                 ;
;  Structure 160                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[119]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 161                                          ;                                                                                                                                                                                                                 ;
;  Structure 161                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[118]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 162                                          ;                                                                                                                                                                                                                 ;
;  Structure 162                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[117]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 163                                          ;                                                                                                                                                                                                                 ;
;  Structure 163                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[116]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 164                                          ;                                                                                                                                                                                                                 ;
;  Structure 164                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[115]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 165                                          ;                                                                                                                                                                                                                 ;
;  Structure 165                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[114]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 166                                          ;                                                                                                                                                                                                                 ;
;  Structure 166                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[113]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 167                                          ;                                                                                                                                                                                                                 ;
;  Structure 167                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[112]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 168                                          ;                                                                                                                                                                                                                 ;
;  Structure 168                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[111]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 169                                          ;                                                                                                                                                                                                                 ;
;  Structure 169                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[110]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 170                                          ;                                                                                                                                                                                                                 ;
;  Structure 170                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[109]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 171                                          ;                                                                                                                                                                                                                 ;
;  Structure 171                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[108]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 172                                          ;                                                                                                                                                                                                                 ;
;  Structure 172                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[107]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 173                                          ;                                                                                                                                                                                                                 ;
;  Structure 173                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[106]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 174                                          ;                                                                                                                                                                                                                 ;
;  Structure 174                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[105]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 175                                          ;                                                                                                                                                                                                                 ;
;  Structure 175                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[104]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 176                                          ;                                                                                                                                                                                                                 ;
;  Structure 176                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[103]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 177                                          ;                                                                                                                                                                                                                 ;
;  Structure 177                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[102]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 178                                          ;                                                                                                                                                                                                                 ;
;  Structure 178                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[101]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 179                                          ;                                                                                                                                                                                                                 ;
;  Structure 179                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[100]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 180                                          ;                                                                                                                                                                                                                 ;
;  Structure 180                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[99]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 181                                          ;                                                                                                                                                                                                                 ;
;  Structure 181                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[98]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 182                                          ;                                                                                                                                                                                                                 ;
;  Structure 182                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[97]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 183                                          ;                                                                                                                                                                                                                 ;
;  Structure 183                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[96]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 184                                          ;                                                                                                                                                                                                                 ;
;  Structure 184                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[95]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 185                                          ;                                                                                                                                                                                                                 ;
;  Structure 185                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[94]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 186                                          ;                                                                                                                                                                                                                 ;
;  Structure 186                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[93]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 187                                          ;                                                                                                                                                                                                                 ;
;  Structure 187                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[92]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 188                                          ;                                                                                                                                                                                                                 ;
;  Structure 188                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[91]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 189                                          ;                                                                                                                                                                                                                 ;
;  Structure 189                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[90]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 190                                          ;                                                                                                                                                                                                                 ;
;  Structure 190                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[89]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 191                                          ;                                                                                                                                                                                                                 ;
;  Structure 191                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[88]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 192                                          ;                                                                                                                                                                                                                 ;
;  Structure 192                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[87]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 193                                          ;                                                                                                                                                                                                                 ;
;  Structure 193                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[86]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 194                                          ;                                                                                                                                                                                                                 ;
;  Structure 194                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[85]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 195                                          ;                                                                                                                                                                                                                 ;
;  Structure 195                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[84]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 196                                          ;                                                                                                                                                                                                                 ;
;  Structure 196                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[83]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 197                                          ;                                                                                                                                                                                                                 ;
;  Structure 197                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[82]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 198                                          ;                                                                                                                                                                                                                 ;
;  Structure 198                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[81]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 199                                          ;                                                                                                                                                                                                                 ;
;  Structure 199                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[80]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 200                                          ;                                                                                                                                                                                                                 ;
;  Structure 200                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[79]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 201                                          ;                                                                                                                                                                                                                 ;
;  Structure 201                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[78]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 202                                          ;                                                                                                                                                                                                                 ;
;  Structure 202                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[77]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 203                                          ;                                                                                                                                                                                                                 ;
;  Structure 203                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[76]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 204                                          ;                                                                                                                                                                                                                 ;
;  Structure 204                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[75]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 205                                          ;                                                                                                                                                                                                                 ;
;  Structure 205                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[74]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 206                                          ;                                                                                                                                                                                                                 ;
;  Structure 206                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[73]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 207                                          ;                                                                                                                                                                                                                 ;
;  Structure 207                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[72]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 208                                          ;                                                                                                                                                                                                                 ;
;  Structure 208                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[71]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 209                                          ;                                                                                                                                                                                                                 ;
;  Structure 209                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[70]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 210                                          ;                                                                                                                                                                                                                 ;
;  Structure 210                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[69]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 211                                          ;                                                                                                                                                                                                                 ;
;  Structure 211                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[68]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 212                                          ;                                                                                                                                                                                                                 ;
;  Structure 212                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[67]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 213                                          ;                                                                                                                                                                                                                 ;
;  Structure 213                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[66]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 214                                          ;                                                                                                                                                                                                                 ;
;  Structure 214                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[65]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 215                                          ;                                                                                                                                                                                                                 ;
;  Structure 215                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[64]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 216                                          ;                                                                                                                                                                                                                 ;
;  Structure 216                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[63]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 217                                          ;                                                                                                                                                                                                                 ;
;  Structure 217                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[62]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 218                                          ;                                                                                                                                                                                                                 ;
;  Structure 218                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[61]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 219                                          ;                                                                                                                                                                                                                 ;
;  Structure 219                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[60]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 220                                          ;                                                                                                                                                                                                                 ;
;  Structure 220                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[59]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 221                                          ;                                                                                                                                                                                                                 ;
;  Structure 221                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[58]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 222                                          ;                                                                                                                                                                                                                 ;
;  Structure 222                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[57]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 223                                          ;                                                                                                                                                                                                                 ;
;  Structure 223                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[56]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 224                                          ;                                                                                                                                                                                                                 ;
;  Structure 224                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[55]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 225                                          ;                                                                                                                                                                                                                 ;
;  Structure 225                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[54]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 226                                          ;                                                                                                                                                                                                                 ;
;  Structure 226                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[53]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 227                                          ;                                                                                                                                                                                                                 ;
;  Structure 227                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[52]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 228                                          ;                                                                                                                                                                                                                 ;
;  Structure 228                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[51]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 229                                          ;                                                                                                                                                                                                                 ;
;  Structure 229                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[50]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 230                                          ;                                                                                                                                                                                                                 ;
;  Structure 230                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[49]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 231                                          ;                                                                                                                                                                                                                 ;
;  Structure 231                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[48]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 232                                          ;                                                                                                                                                                                                                 ;
;  Structure 232                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[47]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 233                                          ;                                                                                                                                                                                                                 ;
;  Structure 233                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[46]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 234                                          ;                                                                                                                                                                                                                 ;
;  Structure 234                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[45]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 235                                          ;                                                                                                                                                                                                                 ;
;  Structure 235                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[44]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 236                                          ;                                                                                                                                                                                                                 ;
;  Structure 236                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[43]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 237                                          ;                                                                                                                                                                                                                 ;
;  Structure 237                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[42]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 238                                          ;                                                                                                                                                                                                                 ;
;  Structure 238                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[41]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 239                                          ;                                                                                                                                                                                                                 ;
;  Structure 239                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[40]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 240                                          ;                                                                                                                                                                                                                 ;
;  Structure 240                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[39]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 241                                          ;                                                                                                                                                                                                                 ;
;  Structure 241                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[38]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 242                                          ;                                                                                                                                                                                                                 ;
;  Structure 242                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[37]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 243                                          ;                                                                                                                                                                                                                 ;
;  Structure 243                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[36]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 244                                          ;                                                                                                                                                                                                                 ;
;  Structure 244                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[35]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 245                                          ;                                                                                                                                                                                                                 ;
;  Structure 245                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[34]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 246                                          ;                                                                                                                                                                                                                 ;
;  Structure 246                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[33]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 247                                          ;                                                                                                                                                                                                                 ;
;  Structure 247                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[32]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 248                                          ;                                                                                                                                                                                                                 ;
;  Structure 248                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[31]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 249                                          ;                                                                                                                                                                                                                 ;
;  Structure 249                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[30]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 250                                          ;                                                                                                                                                                                                                 ;
;  Structure 250                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[29]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 251                                          ;                                                                                                                                                                                                                 ;
;  Structure 251                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[28]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 252                                          ;                                                                                                                                                                                                                 ;
;  Structure 252                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[27]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 253                                          ;                                                                                                                                                                                                                 ;
;  Structure 253                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[26]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 254                                          ;                                                                                                                                                                                                                 ;
;  Structure 254                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[25]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 255                                          ;                                                                                                                                                                                                                 ;
;  Structure 255                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[24]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 256                                          ;                                                                                                                                                                                                                 ;
;  Structure 256                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[23]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 257                                          ;                                                                                                                                                                                                                 ;
;  Structure 257                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[22]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 258                                          ;                                                                                                                                                                                                                 ;
;  Structure 258                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[21]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 259                                          ;                                                                                                                                                                                                                 ;
;  Structure 259                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[20]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 260                                          ;                                                                                                                                                                                                                 ;
;  Structure 260                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[19]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 261                                          ;                                                                                                                                                                                                                 ;
;  Structure 261                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[18]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 262                                          ;                                                                                                                                                                                                                 ;
;  Structure 262                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[17]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 263                                          ;                                                                                                                                                                                                                 ;
;  Structure 263                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[16]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 264                                          ;                                                                                                                                                                                                                 ;
;  Structure 264                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[15]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 265                                          ;                                                                                                                                                                                                                 ;
;  Structure 265                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[14]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 266                                          ;                                                                                                                                                                                                                 ;
;  Structure 266                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[13]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 267                                          ;                                                                                                                                                                                                                 ;
;  Structure 267                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[12]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 268                                          ;                                                                                                                                                                                                                 ;
;  Structure 268                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[11]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 269                                          ;                                                                                                                                                                                                                 ;
;  Structure 269                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[10]                                                                                                                                                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 270                                          ;                                                                                                                                                                                                                 ;
;  Structure 270                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[9]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 271                                          ;                                                                                                                                                                                                                 ;
;  Structure 271                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[8]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 272                                          ;                                                                                                                                                                                                                 ;
;  Structure 272                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[7]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 273                                          ;                                                                                                                                                                                                                 ;
;  Structure 273                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[6]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 274                                          ;                                                                                                                                                                                                                 ;
;  Structure 274                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[5]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 275                                          ;                                                                                                                                                                                                                 ;
;  Structure 275                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[4]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 276                                          ;                                                                                                                                                                                                                 ;
;  Structure 276                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[3]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 277                                          ;                                                                                                                                                                                                                 ;
;  Structure 277                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[2]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 278                                          ;                                                                                                                                                                                                                 ;
;  Structure 278                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[1]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 279                                          ;                                                                                                                                                                                                                 ;
;  Structure 279                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[0]                                                                                                                                                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 280                                          ;                                                                                                                                                                                                                 ;
;  Structure 280                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[280]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 281                                          ;                                                                                                                                                                                                                 ;
;  Structure 281                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[279]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 282                                          ;                                                                                                                                                                                                                 ;
;  Structure 282                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[278]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 283                                          ;                                                                                                                                                                                                                 ;
;  Structure 283                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[277]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 284                                          ;                                                                                                                                                                                                                 ;
;  Structure 284                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[292]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 285                                          ;                                                                                                                                                                                                                 ;
;  Structure 285                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[291]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 286                                          ;                                                                                                                                                                                                                 ;
;  Structure 286                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[290]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 287                                          ;                                                                                                                                                                                                                 ;
;  Structure 287                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[289]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 288                                          ;                                                                                                                                                                                                                 ;
;  Structure 288                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[288]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 289                                          ;                                                                                                                                                                                                                 ;
;  Structure 289                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[287]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 290                                          ;                                                                                                                                                                                                                 ;
;  Structure 290                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[286]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 291                                          ;                                                                                                                                                                                                                 ;
;  Structure 291                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[285]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 292                                          ;                                                                                                                                                                                                                 ;
;  Structure 292                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[284]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 293                                          ;                                                                                                                                                                                                                 ;
;  Structure 293                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[283]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 294                                          ;                                                                                                                                                                                                                 ;
;  Structure 294                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[282]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 295                                          ;                                                                                                                                                                                                                 ;
;  Structure 295                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[281]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 296                                          ;                                                                                                                                                                                                                 ;
;  Structure 296                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[296]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 297                                          ;                                                                                                                                                                                                                 ;
;  Structure 297                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[295]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 298                                          ;                                                                                                                                                                                                                 ;
;  Structure 298                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[294]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 299                                          ;                                                                                                                                                                                                                 ;
;  Structure 299                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[293]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 300                                          ;                                                                                                                                                                                                                 ;
;  Structure 300                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[400]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 301                                          ;                                                                                                                                                                                                                 ;
;  Structure 301                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[399]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 302                                          ;                                                                                                                                                                                                                 ;
;  Structure 302                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[398]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 303                                          ;                                                                                                                                                                                                                 ;
;  Structure 303                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[397]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 304                                          ;                                                                                                                                                                                                                 ;
;  Structure 304                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[396]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 305                                          ;                                                                                                                                                                                                                 ;
;  Structure 305                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[395]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 306                                          ;                                                                                                                                                                                                                 ;
;  Structure 306                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[394]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 307                                          ;                                                                                                                                                                                                                 ;
;  Structure 307                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[393]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 308                                          ;                                                                                                                                                                                                                 ;
;  Structure 308                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[392]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 309                                          ;                                                                                                                                                                                                                 ;
;  Structure 309                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[391]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 310                                          ;                                                                                                                                                                                                                 ;
;  Structure 310                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[390]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 311                                          ;                                                                                                                                                                                                                 ;
;  Structure 311                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[389]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 312                                          ;                                                                                                                                                                                                                 ;
;  Structure 312                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[388]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 313                                          ;                                                                                                                                                                                                                 ;
;  Structure 313                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[387]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 314                                          ;                                                                                                                                                                                                                 ;
;  Structure 314                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[386]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 315                                          ;                                                                                                                                                                                                                 ;
;  Structure 315                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[385]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 316                                          ;                                                                                                                                                                                                                 ;
;  Structure 316                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[384]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 317                                          ;                                                                                                                                                                                                                 ;
;  Structure 317                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[383]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 318                                          ;                                                                                                                                                                                                                 ;
;  Structure 318                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[382]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 319                                          ;                                                                                                                                                                                                                 ;
;  Structure 319                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[381]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 320                                          ;                                                                                                                                                                                                                 ;
;  Structure 320                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[380]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 321                                          ;                                                                                                                                                                                                                 ;
;  Structure 321                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[379]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 322                                          ;                                                                                                                                                                                                                 ;
;  Structure 322                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[378]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 323                                          ;                                                                                                                                                                                                                 ;
;  Structure 323                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[377]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 324                                          ;                                                                                                                                                                                                                 ;
;  Structure 324                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[376]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 325                                          ;                                                                                                                                                                                                                 ;
;  Structure 325                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[375]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 326                                          ;                                                                                                                                                                                                                 ;
;  Structure 326                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[374]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 327                                          ;                                                                                                                                                                                                                 ;
;  Structure 327                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[373]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 328                                          ;                                                                                                                                                                                                                 ;
;  Structure 328                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[372]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 329                                          ;                                                                                                                                                                                                                 ;
;  Structure 329                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[371]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 330                                          ;                                                                                                                                                                                                                 ;
;  Structure 330                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[370]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 331                                          ;                                                                                                                                                                                                                 ;
;  Structure 331                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[369]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 332                                          ;                                                                                                                                                                                                                 ;
;  Structure 332                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[368]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 333                                          ;                                                                                                                                                                                                                 ;
;  Structure 333                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[367]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 334                                          ;                                                                                                                                                                                                                 ;
;  Structure 334                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[366]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 335                                          ;                                                                                                                                                                                                                 ;
;  Structure 335                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[365]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 336                                          ;                                                                                                                                                                                                                 ;
;  Structure 336                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[364]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 337                                          ;                                                                                                                                                                                                                 ;
;  Structure 337                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[363]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 338                                          ;                                                                                                                                                                                                                 ;
;  Structure 338                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[362]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 339                                          ;                                                                                                                                                                                                                 ;
;  Structure 339                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[361]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 340                                          ;                                                                                                                                                                                                                 ;
;  Structure 340                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[360]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 341                                          ;                                                                                                                                                                                                                 ;
;  Structure 341                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[359]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 342                                          ;                                                                                                                                                                                                                 ;
;  Structure 342                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[358]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 343                                          ;                                                                                                                                                                                                                 ;
;  Structure 343                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[357]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 344                                          ;                                                                                                                                                                                                                 ;
;  Structure 344                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[356]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 345                                          ;                                                                                                                                                                                                                 ;
;  Structure 345                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[355]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 346                                          ;                                                                                                                                                                                                                 ;
;  Structure 346                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[354]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 347                                          ;                                                                                                                                                                                                                 ;
;  Structure 347                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[353]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 348                                          ;                                                                                                                                                                                                                 ;
;  Structure 348                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[352]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 349                                          ;                                                                                                                                                                                                                 ;
;  Structure 349                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[351]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 350                                          ;                                                                                                                                                                                                                 ;
;  Structure 350                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[350]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 351                                          ;                                                                                                                                                                                                                 ;
;  Structure 351                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[349]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 352                                          ;                                                                                                                                                                                                                 ;
;  Structure 352                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[348]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 353                                          ;                                                                                                                                                                                                                 ;
;  Structure 353                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[347]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 354                                          ;                                                                                                                                                                                                                 ;
;  Structure 354                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[346]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 355                                          ;                                                                                                                                                                                                                 ;
;  Structure 355                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[345]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 356                                          ;                                                                                                                                                                                                                 ;
;  Structure 356                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[344]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 357                                          ;                                                                                                                                                                                                                 ;
;  Structure 357                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[343]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 358                                          ;                                                                                                                                                                                                                 ;
;  Structure 358                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[342]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 359                                          ;                                                                                                                                                                                                                 ;
;  Structure 359                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[341]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 360                                          ;                                                                                                                                                                                                                 ;
;  Structure 360                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[340]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 361                                          ;                                                                                                                                                                                                                 ;
;  Structure 361                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[339]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 362                                          ;                                                                                                                                                                                                                 ;
;  Structure 362                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[338]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 363                                          ;                                                                                                                                                                                                                 ;
;  Structure 363                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[337]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 364                                          ;                                                                                                                                                                                                                 ;
;  Structure 364                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[336]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 365                                          ;                                                                                                                                                                                                                 ;
;  Structure 365                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[335]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 366                                          ;                                                                                                                                                                                                                 ;
;  Structure 366                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[334]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 367                                          ;                                                                                                                                                                                                                 ;
;  Structure 367                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[333]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 368                                          ;                                                                                                                                                                                                                 ;
;  Structure 368                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[332]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 369                                          ;                                                                                                                                                                                                                 ;
;  Structure 369                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[331]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 370                                          ;                                                                                                                                                                                                                 ;
;  Structure 370                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[330]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 371                                          ;                                                                                                                                                                                                                 ;
;  Structure 371                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[329]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 372                                          ;                                                                                                                                                                                                                 ;
;  Structure 372                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[328]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 373                                          ;                                                                                                                                                                                                                 ;
;  Structure 373                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[327]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 374                                          ;                                                                                                                                                                                                                 ;
;  Structure 374                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[326]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 375                                          ;                                                                                                                                                                                                                 ;
;  Structure 375                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[325]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 376                                          ;                                                                                                                                                                                                                 ;
;  Structure 376                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[324]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 377                                          ;                                                                                                                                                                                                                 ;
;  Structure 377                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[323]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 378                                          ;                                                                                                                                                                                                                 ;
;  Structure 378                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[322]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 379                                          ;                                                                                                                                                                                                                 ;
;  Structure 379                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[321]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 380                                          ;                                                                                                                                                                                                                 ;
;  Structure 380                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[320]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 381                                          ;                                                                                                                                                                                                                 ;
;  Structure 381                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[319]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 382                                          ;                                                                                                                                                                                                                 ;
;  Structure 382                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[318]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 383                                          ;                                                                                                                                                                                                                 ;
;  Structure 383                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[317]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 384                                          ;                                                                                                                                                                                                                 ;
;  Structure 384                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[316]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 385                                          ;                                                                                                                                                                                                                 ;
;  Structure 385                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[315]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 386                                          ;                                                                                                                                                                                                                 ;
;  Structure 386                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[314]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 387                                          ;                                                                                                                                                                                                                 ;
;  Structure 387                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[313]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 388                                          ;                                                                                                                                                                                                                 ;
;  Structure 388                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[312]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 389                                          ;                                                                                                                                                                                                                 ;
;  Structure 389                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[311]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 390                                          ;                                                                                                                                                                                                                 ;
;  Structure 390                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[310]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 391                                          ;                                                                                                                                                                                                                 ;
;  Structure 391                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[309]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 392                                          ;                                                                                                                                                                                                                 ;
;  Structure 392                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[308]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 393                                          ;                                                                                                                                                                                                                 ;
;  Structure 393                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[307]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 394                                          ;                                                                                                                                                                                                                 ;
;  Structure 394                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[306]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 395                                          ;                                                                                                                                                                                                                 ;
;  Structure 395                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[305]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 396                                          ;                                                                                                                                                                                                                 ;
;  Structure 396                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[304]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 397                                          ;                                                                                                                                                                                                                 ;
;  Structure 397                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[303]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 398                                          ;                                                                                                                                                                                                                 ;
;  Structure 398                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[302]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 399                                          ;                                                                                                                                                                                                                 ;
;  Structure 399                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[301]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 400                                          ;                                                                                                                                                                                                                 ;
;  Structure 400                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[300]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 401                                          ;                                                                                                                                                                                                                 ;
;  Structure 401                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[299]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 402                                          ;                                                                                                                                                                                                                 ;
;  Structure 402                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[298]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 403                                          ;                                                                                                                                                                                                                 ;
;  Structure 403                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[297]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 404                                          ;                                                                                                                                                                                                                 ;
;  Structure 404                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[407]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 405                                          ;                                                                                                                                                                                                                 ;
;  Structure 405                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[406]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 406                                          ;                                                                                                                                                                                                                 ;
;  Structure 406                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[405]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 407                                          ;                                                                                                                                                                                                                 ;
;  Structure 407                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[404]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 408                                          ;                                                                                                                                                                                                                 ;
;  Structure 408                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[403]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 409                                          ;                                                                                                                                                                                                                 ;
;  Structure 409                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[402]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 410                                          ;                                                                                                                                                                                                                 ;
;  Structure 410                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[401]                                                                                                                                                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 411                                          ;                                                                                                                                                                                                                 ;
;  Structure 411                                                                                                                                         ; master_start:sync1|TIME_MASTER[55]~DUPLICATE                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 412                                          ;                                                                                                                                                                                                                 ;
;  Structure 412                                                                                                                                         ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready|r_reset ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 413                                          ;                                                                                                                                                                                                                 ;
;  Structure 413                                                                                                                                         ; custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready|r_reset ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 414                                          ;                                                                                                                                                                                                                 ;
;  Structure 414                                                                                                                                         ; wcm:wcm1|FLAG_REG_STATUS[0]                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 415                                          ;                                                                                                                                                                                                                 ;
;  Structure 415                                                                                                                                         ; master_start:sync1|reg_MEM_TIME_START[47]                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 1                                  ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[276]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 2                                  ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[275]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 3                                  ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[274]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 4                                  ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[273]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 5                                  ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[272]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 6                                  ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[271]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 7                                  ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[270]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 8                                  ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[269]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 9                                  ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[268]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 10                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[267]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 11                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[266]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 12                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[265]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 13                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[264]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 14                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[263]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 15                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[262]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 16                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[261]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 17                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[260]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 18                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[259]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 19                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[258]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 20                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[257]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 21                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[256]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 22                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[255]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 23                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[254]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 24                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[253]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 25                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[252]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 26                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[251]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 27                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[250]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 28                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[249]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 29                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[248]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 30                                 ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "SPI4_SCK_MK"                                                                                                               ; DMA_SPI:spi1|REG_SPI[247]                                                                                                                                                                                       ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; master_start:sync1|frnt_Time_update[0]                                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 31                                 ;                                                                                                                                                                                                                 ;
;  Structure 31                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[246]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 32                                 ;                                                                                                                                                                                                                 ;
;  Structure 32                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[245]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 33                                 ;                                                                                                                                                                                                                 ;
;  Structure 33                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[244]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 34                                 ;                                                                                                                                                                                                                 ;
;  Structure 34                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[243]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 35                                 ;                                                                                                                                                                                                                 ;
;  Structure 35                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[242]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 36                                 ;                                                                                                                                                                                                                 ;
;  Structure 36                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[241]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 37                                 ;                                                                                                                                                                                                                 ;
;  Structure 37                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[240]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 38                                 ;                                                                                                                                                                                                                 ;
;  Structure 38                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[239]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 39                                 ;                                                                                                                                                                                                                 ;
;  Structure 39                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[238]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 40                                 ;                                                                                                                                                                                                                 ;
;  Structure 40                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[237]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 41                                 ;                                                                                                                                                                                                                 ;
;  Structure 41                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[236]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 42                                 ;                                                                                                                                                                                                                 ;
;  Structure 42                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[235]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 43                                 ;                                                                                                                                                                                                                 ;
;  Structure 43                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[234]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 44                                 ;                                                                                                                                                                                                                 ;
;  Structure 44                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[233]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 45                                 ;                                                                                                                                                                                                                 ;
;  Structure 45                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[232]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 46                                 ;                                                                                                                                                                                                                 ;
;  Structure 46                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[231]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 47                                 ;                                                                                                                                                                                                                 ;
;  Structure 47                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[230]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 48                                 ;                                                                                                                                                                                                                 ;
;  Structure 48                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[229]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 49                                 ;                                                                                                                                                                                                                 ;
;  Structure 49                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[228]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 50                                 ;                                                                                                                                                                                                                 ;
;  Structure 50                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[227]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 51                                 ;                                                                                                                                                                                                                 ;
;  Structure 51                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[226]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 52                                 ;                                                                                                                                                                                                                 ;
;  Structure 52                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[225]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 53                                 ;                                                                                                                                                                                                                 ;
;  Structure 53                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[224]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 54                                 ;                                                                                                                                                                                                                 ;
;  Structure 54                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[223]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 55                                 ;                                                                                                                                                                                                                 ;
;  Structure 55                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[222]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 56                                 ;                                                                                                                                                                                                                 ;
;  Structure 56                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[221]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 57                                 ;                                                                                                                                                                                                                 ;
;  Structure 57                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[220]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 58                                 ;                                                                                                                                                                                                                 ;
;  Structure 58                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[219]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 59                                 ;                                                                                                                                                                                                                 ;
;  Structure 59                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[218]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 60                                 ;                                                                                                                                                                                                                 ;
;  Structure 60                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[217]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 61                                 ;                                                                                                                                                                                                                 ;
;  Structure 61                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[216]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 62                                 ;                                                                                                                                                                                                                 ;
;  Structure 62                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[215]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 63                                 ;                                                                                                                                                                                                                 ;
;  Structure 63                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[214]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 64                                 ;                                                                                                                                                                                                                 ;
;  Structure 64                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[213]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 65                                 ;                                                                                                                                                                                                                 ;
;  Structure 65                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[212]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 66                                 ;                                                                                                                                                                                                                 ;
;  Structure 66                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[211]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 67                                 ;                                                                                                                                                                                                                 ;
;  Structure 67                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[210]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 68                                 ;                                                                                                                                                                                                                 ;
;  Structure 68                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[209]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 69                                 ;                                                                                                                                                                                                                 ;
;  Structure 69                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[208]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 70                                 ;                                                                                                                                                                                                                 ;
;  Structure 70                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[207]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 71                                 ;                                                                                                                                                                                                                 ;
;  Structure 71                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[206]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 72                                 ;                                                                                                                                                                                                                 ;
;  Structure 72                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[205]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 73                                 ;                                                                                                                                                                                                                 ;
;  Structure 73                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[204]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 74                                 ;                                                                                                                                                                                                                 ;
;  Structure 74                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[203]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 75                                 ;                                                                                                                                                                                                                 ;
;  Structure 75                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[202]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 76                                 ;                                                                                                                                                                                                                 ;
;  Structure 76                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[201]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 77                                 ;                                                                                                                                                                                                                 ;
;  Structure 77                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[200]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 78                                 ;                                                                                                                                                                                                                 ;
;  Structure 78                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[199]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 79                                 ;                                                                                                                                                                                                                 ;
;  Structure 79                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[198]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 80                                 ;                                                                                                                                                                                                                 ;
;  Structure 80                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[197]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 81                                 ;                                                                                                                                                                                                                 ;
;  Structure 81                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[196]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 82                                 ;                                                                                                                                                                                                                 ;
;  Structure 82                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[195]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 83                                 ;                                                                                                                                                                                                                 ;
;  Structure 83                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[194]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 84                                 ;                                                                                                                                                                                                                 ;
;  Structure 84                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[193]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 85                                 ;                                                                                                                                                                                                                 ;
;  Structure 85                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[192]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 86                                 ;                                                                                                                                                                                                                 ;
;  Structure 86                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[191]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 87                                 ;                                                                                                                                                                                                                 ;
;  Structure 87                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[190]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 88                                 ;                                                                                                                                                                                                                 ;
;  Structure 88                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[189]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 89                                 ;                                                                                                                                                                                                                 ;
;  Structure 89                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[188]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 90                                 ;                                                                                                                                                                                                                 ;
;  Structure 90                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[187]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 91                                 ;                                                                                                                                                                                                                 ;
;  Structure 91                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[186]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 92                                 ;                                                                                                                                                                                                                 ;
;  Structure 92                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[185]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 93                                 ;                                                                                                                                                                                                                 ;
;  Structure 93                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[184]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 94                                 ;                                                                                                                                                                                                                 ;
;  Structure 94                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[183]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 95                                 ;                                                                                                                                                                                                                 ;
;  Structure 95                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[182]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 96                                 ;                                                                                                                                                                                                                 ;
;  Structure 96                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[181]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 97                                 ;                                                                                                                                                                                                                 ;
;  Structure 97                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[180]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 98                                 ;                                                                                                                                                                                                                 ;
;  Structure 98                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[179]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 99                                 ;                                                                                                                                                                                                                 ;
;  Structure 99                                                                                                                                          ; DMA_SPI:spi1|REG_SPI[178]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 100                                ;                                                                                                                                                                                                                 ;
;  Structure 100                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[177]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 101                                ;                                                                                                                                                                                                                 ;
;  Structure 101                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[176]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 102                                ;                                                                                                                                                                                                                 ;
;  Structure 102                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[175]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 103                                ;                                                                                                                                                                                                                 ;
;  Structure 103                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[174]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 104                                ;                                                                                                                                                                                                                 ;
;  Structure 104                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[173]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 105                                ;                                                                                                                                                                                                                 ;
;  Structure 105                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[172]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 106                                ;                                                                                                                                                                                                                 ;
;  Structure 106                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[171]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 107                                ;                                                                                                                                                                                                                 ;
;  Structure 107                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[170]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 108                                ;                                                                                                                                                                                                                 ;
;  Structure 108                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[169]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 109                                ;                                                                                                                                                                                                                 ;
;  Structure 109                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[168]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 110                                ;                                                                                                                                                                                                                 ;
;  Structure 110                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[167]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 111                                ;                                                                                                                                                                                                                 ;
;  Structure 111                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[166]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 112                                ;                                                                                                                                                                                                                 ;
;  Structure 112                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[165]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 113                                ;                                                                                                                                                                                                                 ;
;  Structure 113                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[164]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 114                                ;                                                                                                                                                                                                                 ;
;  Structure 114                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[163]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 115                                ;                                                                                                                                                                                                                 ;
;  Structure 115                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[162]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 116                                ;                                                                                                                                                                                                                 ;
;  Structure 116                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[161]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 117                                ;                                                                                                                                                                                                                 ;
;  Structure 117                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[160]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 118                                ;                                                                                                                                                                                                                 ;
;  Structure 118                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[159]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 119                                ;                                                                                                                                                                                                                 ;
;  Structure 119                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[158]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 120                                ;                                                                                                                                                                                                                 ;
;  Structure 120                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[157]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 121                                ;                                                                                                                                                                                                                 ;
;  Structure 121                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[156]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 122                                ;                                                                                                                                                                                                                 ;
;  Structure 122                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[155]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 123                                ;                                                                                                                                                                                                                 ;
;  Structure 123                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[154]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 124                                ;                                                                                                                                                                                                                 ;
;  Structure 124                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[153]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 125                                ;                                                                                                                                                                                                                 ;
;  Structure 125                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[152]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 126                                ;                                                                                                                                                                                                                 ;
;  Structure 126                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[151]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 127                                ;                                                                                                                                                                                                                 ;
;  Structure 127                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[150]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 128                                ;                                                                                                                                                                                                                 ;
;  Structure 128                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[149]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 129                                ;                                                                                                                                                                                                                 ;
;  Structure 129                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[148]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 130                                ;                                                                                                                                                                                                                 ;
;  Structure 130                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[147]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 131                                ;                                                                                                                                                                                                                 ;
;  Structure 131                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[146]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 132                                ;                                                                                                                                                                                                                 ;
;  Structure 132                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[145]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 133                                ;                                                                                                                                                                                                                 ;
;  Structure 133                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[144]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 134                                ;                                                                                                                                                                                                                 ;
;  Structure 134                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[143]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 135                                ;                                                                                                                                                                                                                 ;
;  Structure 135                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[142]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 136                                ;                                                                                                                                                                                                                 ;
;  Structure 136                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[141]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 137                                ;                                                                                                                                                                                                                 ;
;  Structure 137                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[140]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 138                                ;                                                                                                                                                                                                                 ;
;  Structure 138                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[139]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 139                                ;                                                                                                                                                                                                                 ;
;  Structure 139                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[138]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 140                                ;                                                                                                                                                                                                                 ;
;  Structure 140                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[137]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 141                                ;                                                                                                                                                                                                                 ;
;  Structure 141                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[136]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 142                                ;                                                                                                                                                                                                                 ;
;  Structure 142                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[135]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 143                                ;                                                                                                                                                                                                                 ;
;  Structure 143                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[134]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 144                                ;                                                                                                                                                                                                                 ;
;  Structure 144                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[133]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 145                                ;                                                                                                                                                                                                                 ;
;  Structure 145                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[132]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 146                                ;                                                                                                                                                                                                                 ;
;  Structure 146                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[131]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 147                                ;                                                                                                                                                                                                                 ;
;  Structure 147                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[130]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 148                                ;                                                                                                                                                                                                                 ;
;  Structure 148                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[129]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 149                                ;                                                                                                                                                                                                                 ;
;  Structure 149                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[128]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 150                                ;                                                                                                                                                                                                                 ;
;  Structure 150                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[127]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 151                                ;                                                                                                                                                                                                                 ;
;  Structure 151                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[126]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 152                                ;                                                                                                                                                                                                                 ;
;  Structure 152                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[125]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 153                                ;                                                                                                                                                                                                                 ;
;  Structure 153                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[124]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 154                                ;                                                                                                                                                                                                                 ;
;  Structure 154                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[123]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 155                                ;                                                                                                                                                                                                                 ;
;  Structure 155                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[122]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 156                                ;                                                                                                                                                                                                                 ;
;  Structure 156                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[121]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 157                                ;                                                                                                                                                                                                                 ;
;  Structure 157                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[120]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 158                                ;                                                                                                                                                                                                                 ;
;  Structure 158                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[119]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 159                                ;                                                                                                                                                                                                                 ;
;  Structure 159                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[118]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 160                                ;                                                                                                                                                                                                                 ;
;  Structure 160                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[117]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 161                                ;                                                                                                                                                                                                                 ;
;  Structure 161                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[116]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 162                                ;                                                                                                                                                                                                                 ;
;  Structure 162                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[115]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 163                                ;                                                                                                                                                                                                                 ;
;  Structure 163                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[114]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 164                                ;                                                                                                                                                                                                                 ;
;  Structure 164                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[113]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 165                                ;                                                                                                                                                                                                                 ;
;  Structure 165                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[112]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 166                                ;                                                                                                                                                                                                                 ;
;  Structure 166                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[111]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 167                                ;                                                                                                                                                                                                                 ;
;  Structure 167                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[110]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 168                                ;                                                                                                                                                                                                                 ;
;  Structure 168                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[109]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 169                                ;                                                                                                                                                                                                                 ;
;  Structure 169                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[108]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 170                                ;                                                                                                                                                                                                                 ;
;  Structure 170                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[107]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 171                                ;                                                                                                                                                                                                                 ;
;  Structure 171                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[106]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 172                                ;                                                                                                                                                                                                                 ;
;  Structure 172                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[105]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 173                                ;                                                                                                                                                                                                                 ;
;  Structure 173                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[104]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 174                                ;                                                                                                                                                                                                                 ;
;  Structure 174                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[103]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 175                                ;                                                                                                                                                                                                                 ;
;  Structure 175                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[102]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 176                                ;                                                                                                                                                                                                                 ;
;  Structure 176                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[101]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 177                                ;                                                                                                                                                                                                                 ;
;  Structure 177                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[100]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 178                                ;                                                                                                                                                                                                                 ;
;  Structure 178                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[99]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 179                                ;                                                                                                                                                                                                                 ;
;  Structure 179                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[98]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 180                                ;                                                                                                                                                                                                                 ;
;  Structure 180                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[97]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 181                                ;                                                                                                                                                                                                                 ;
;  Structure 181                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[96]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 182                                ;                                                                                                                                                                                                                 ;
;  Structure 182                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[95]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 183                                ;                                                                                                                                                                                                                 ;
;  Structure 183                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[94]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 184                                ;                                                                                                                                                                                                                 ;
;  Structure 184                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[93]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 185                                ;                                                                                                                                                                                                                 ;
;  Structure 185                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[92]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 186                                ;                                                                                                                                                                                                                 ;
;  Structure 186                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[91]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 187                                ;                                                                                                                                                                                                                 ;
;  Structure 187                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[90]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 188                                ;                                                                                                                                                                                                                 ;
;  Structure 188                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[89]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 189                                ;                                                                                                                                                                                                                 ;
;  Structure 189                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[88]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 190                                ;                                                                                                                                                                                                                 ;
;  Structure 190                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[87]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 191                                ;                                                                                                                                                                                                                 ;
;  Structure 191                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[86]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 192                                ;                                                                                                                                                                                                                 ;
;  Structure 192                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[85]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 193                                ;                                                                                                                                                                                                                 ;
;  Structure 193                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[84]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 194                                ;                                                                                                                                                                                                                 ;
;  Structure 194                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[83]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 195                                ;                                                                                                                                                                                                                 ;
;  Structure 195                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[82]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 196                                ;                                                                                                                                                                                                                 ;
;  Structure 196                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[81]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 197                                ;                                                                                                                                                                                                                 ;
;  Structure 197                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[80]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 198                                ;                                                                                                                                                                                                                 ;
;  Structure 198                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[79]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 199                                ;                                                                                                                                                                                                                 ;
;  Structure 199                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[78]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 200                                ;                                                                                                                                                                                                                 ;
;  Structure 200                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[77]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 201                                ;                                                                                                                                                                                                                 ;
;  Structure 201                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[76]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 202                                ;                                                                                                                                                                                                                 ;
;  Structure 202                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[75]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 203                                ;                                                                                                                                                                                                                 ;
;  Structure 203                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[74]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 204                                ;                                                                                                                                                                                                                 ;
;  Structure 204                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[73]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 205                                ;                                                                                                                                                                                                                 ;
;  Structure 205                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[72]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 206                                ;                                                                                                                                                                                                                 ;
;  Structure 206                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[71]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 207                                ;                                                                                                                                                                                                                 ;
;  Structure 207                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[70]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 208                                ;                                                                                                                                                                                                                 ;
;  Structure 208                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[69]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 209                                ;                                                                                                                                                                                                                 ;
;  Structure 209                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[68]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 210                                ;                                                                                                                                                                                                                 ;
;  Structure 210                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[67]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 211                                ;                                                                                                                                                                                                                 ;
;  Structure 211                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[66]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 212                                ;                                                                                                                                                                                                                 ;
;  Structure 212                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[65]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 213                                ;                                                                                                                                                                                                                 ;
;  Structure 213                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[64]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 214                                ;                                                                                                                                                                                                                 ;
;  Structure 214                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[63]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 215                                ;                                                                                                                                                                                                                 ;
;  Structure 215                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[62]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 216                                ;                                                                                                                                                                                                                 ;
;  Structure 216                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[61]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 217                                ;                                                                                                                                                                                                                 ;
;  Structure 217                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[60]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 218                                ;                                                                                                                                                                                                                 ;
;  Structure 218                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[59]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 219                                ;                                                                                                                                                                                                                 ;
;  Structure 219                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[58]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 220                                ;                                                                                                                                                                                                                 ;
;  Structure 220                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[57]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 221                                ;                                                                                                                                                                                                                 ;
;  Structure 221                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[56]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 222                                ;                                                                                                                                                                                                                 ;
;  Structure 222                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[55]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 223                                ;                                                                                                                                                                                                                 ;
;  Structure 223                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[54]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 224                                ;                                                                                                                                                                                                                 ;
;  Structure 224                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[53]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 225                                ;                                                                                                                                                                                                                 ;
;  Structure 225                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[52]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 226                                ;                                                                                                                                                                                                                 ;
;  Structure 226                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[51]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 227                                ;                                                                                                                                                                                                                 ;
;  Structure 227                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[50]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 228                                ;                                                                                                                                                                                                                 ;
;  Structure 228                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[49]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 229                                ;                                                                                                                                                                                                                 ;
;  Structure 229                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[48]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 230                                ;                                                                                                                                                                                                                 ;
;  Structure 230                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[47]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 231                                ;                                                                                                                                                                                                                 ;
;  Structure 231                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[46]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 232                                ;                                                                                                                                                                                                                 ;
;  Structure 232                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[45]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 233                                ;                                                                                                                                                                                                                 ;
;  Structure 233                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[44]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 234                                ;                                                                                                                                                                                                                 ;
;  Structure 234                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[43]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 235                                ;                                                                                                                                                                                                                 ;
;  Structure 235                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[42]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 236                                ;                                                                                                                                                                                                                 ;
;  Structure 236                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[41]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 237                                ;                                                                                                                                                                                                                 ;
;  Structure 237                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[40]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 238                                ;                                                                                                                                                                                                                 ;
;  Structure 238                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[39]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 239                                ;                                                                                                                                                                                                                 ;
;  Structure 239                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[38]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 240                                ;                                                                                                                                                                                                                 ;
;  Structure 240                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[37]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 241                                ;                                                                                                                                                                                                                 ;
;  Structure 241                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[36]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 242                                ;                                                                                                                                                                                                                 ;
;  Structure 242                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[35]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 243                                ;                                                                                                                                                                                                                 ;
;  Structure 243                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[34]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 244                                ;                                                                                                                                                                                                                 ;
;  Structure 244                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[33]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 245                                ;                                                                                                                                                                                                                 ;
;  Structure 245                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[32]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 246                                ;                                                                                                                                                                                                                 ;
;  Structure 246                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[31]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 247                                ;                                                                                                                                                                                                                 ;
;  Structure 247                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[30]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 248                                ;                                                                                                                                                                                                                 ;
;  Structure 248                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[29]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 249                                ;                                                                                                                                                                                                                 ;
;  Structure 249                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[28]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 250                                ;                                                                                                                                                                                                                 ;
;  Structure 250                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[27]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 251                                ;                                                                                                                                                                                                                 ;
;  Structure 251                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[26]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 252                                ;                                                                                                                                                                                                                 ;
;  Structure 252                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[25]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 253                                ;                                                                                                                                                                                                                 ;
;  Structure 253                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[24]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 254                                ;                                                                                                                                                                                                                 ;
;  Structure 254                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[23]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 255                                ;                                                                                                                                                                                                                 ;
;  Structure 255                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[22]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 256                                ;                                                                                                                                                                                                                 ;
;  Structure 256                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[21]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 257                                ;                                                                                                                                                                                                                 ;
;  Structure 257                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[20]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 258                                ;                                                                                                                                                                                                                 ;
;  Structure 258                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[19]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 259                                ;                                                                                                                                                                                                                 ;
;  Structure 259                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[18]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 260                                ;                                                                                                                                                                                                                 ;
;  Structure 260                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[17]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 261                                ;                                                                                                                                                                                                                 ;
;  Structure 261                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[16]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 262                                ;                                                                                                                                                                                                                 ;
;  Structure 262                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[15]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 263                                ;                                                                                                                                                                                                                 ;
;  Structure 263                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[14]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 264                                ;                                                                                                                                                                                                                 ;
;  Structure 264                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[13]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 265                                ;                                                                                                                                                                                                                 ;
;  Structure 265                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[12]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 266                                ;                                                                                                                                                                                                                 ;
;  Structure 266                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[11]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 267                                ;                                                                                                                                                                                                                 ;
;  Structure 267                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[10]                                                                                                                                                                                        ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 268                                ;                                                                                                                                                                                                                 ;
;  Structure 268                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[9]                                                                                                                                                                                         ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 269                                ;                                                                                                                                                                                                                 ;
;  Structure 269                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[8]                                                                                                                                                                                         ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 270                                ;                                                                                                                                                                                                                 ;
;  Structure 270                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[7]                                                                                                                                                                                         ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 271                                ;                                                                                                                                                                                                                 ;
;  Structure 271                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[6]                                                                                                                                                                                         ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 272                                ;                                                                                                                                                                                                                 ;
;  Structure 272                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[5]                                                                                                                                                                                         ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 273                                ;                                                                                                                                                                                                                 ;
;  Structure 273                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[4]                                                                                                                                                                                         ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 274                                ;                                                                                                                                                                                                                 ;
;  Structure 274                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[3]                                                                                                                                                                                         ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 275                                ;                                                                                                                                                                                                                 ;
;  Structure 275                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[2]                                                                                                                                                                                         ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 276                                ;                                                                                                                                                                                                                 ;
;  Structure 276                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[1]                                                                                                                                                                                         ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 277                                ;                                                                                                                                                                                                                 ;
;  Structure 277                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[0]                                                                                                                                                                                         ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 278                                ;                                                                                                                                                                                                                 ;
;  Structure 278                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[280]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 279                                ;                                                                                                                                                                                                                 ;
;  Structure 279                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[279]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 280                                ;                                                                                                                                                                                                                 ;
;  Structure 280                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[278]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 281                                ;                                                                                                                                                                                                                 ;
;  Structure 281                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[277]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 282                                ;                                                                                                                                                                                                                 ;
;  Structure 282                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[292]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 283                                ;                                                                                                                                                                                                                 ;
;  Structure 283                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[291]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 284                                ;                                                                                                                                                                                                                 ;
;  Structure 284                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[290]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 285                                ;                                                                                                                                                                                                                 ;
;  Structure 285                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[289]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 286                                ;                                                                                                                                                                                                                 ;
;  Structure 286                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[288]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 287                                ;                                                                                                                                                                                                                 ;
;  Structure 287                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[287]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 288                                ;                                                                                                                                                                                                                 ;
;  Structure 288                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[286]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 289                                ;                                                                                                                                                                                                                 ;
;  Structure 289                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[285]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 290                                ;                                                                                                                                                                                                                 ;
;  Structure 290                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[284]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 291                                ;                                                                                                                                                                                                                 ;
;  Structure 291                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[283]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 292                                ;                                                                                                                                                                                                                 ;
;  Structure 292                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[282]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 293                                ;                                                                                                                                                                                                                 ;
;  Structure 293                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[281]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 294                                ;                                                                                                                                                                                                                 ;
;  Structure 294                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[296]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 295                                ;                                                                                                                                                                                                                 ;
;  Structure 295                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[295]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 296                                ;                                                                                                                                                                                                                 ;
;  Structure 296                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[294]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 297                                ;                                                                                                                                                                                                                 ;
;  Structure 297                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[293]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 298                                ;                                                                                                                                                                                                                 ;
;  Structure 298                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[400]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 299                                ;                                                                                                                                                                                                                 ;
;  Structure 299                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[399]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 300                                ;                                                                                                                                                                                                                 ;
;  Structure 300                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[398]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 301                                ;                                                                                                                                                                                                                 ;
;  Structure 301                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[397]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 302                                ;                                                                                                                                                                                                                 ;
;  Structure 302                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[396]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 303                                ;                                                                                                                                                                                                                 ;
;  Structure 303                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[395]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 304                                ;                                                                                                                                                                                                                 ;
;  Structure 304                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[394]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 305                                ;                                                                                                                                                                                                                 ;
;  Structure 305                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[393]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 306                                ;                                                                                                                                                                                                                 ;
;  Structure 306                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[392]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 307                                ;                                                                                                                                                                                                                 ;
;  Structure 307                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[391]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 308                                ;                                                                                                                                                                                                                 ;
;  Structure 308                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[390]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 309                                ;                                                                                                                                                                                                                 ;
;  Structure 309                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[389]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 310                                ;                                                                                                                                                                                                                 ;
;  Structure 310                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[388]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 311                                ;                                                                                                                                                                                                                 ;
;  Structure 311                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[387]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 312                                ;                                                                                                                                                                                                                 ;
;  Structure 312                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[386]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 313                                ;                                                                                                                                                                                                                 ;
;  Structure 313                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[385]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 314                                ;                                                                                                                                                                                                                 ;
;  Structure 314                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[384]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 315                                ;                                                                                                                                                                                                                 ;
;  Structure 315                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[383]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 316                                ;                                                                                                                                                                                                                 ;
;  Structure 316                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[382]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 317                                ;                                                                                                                                                                                                                 ;
;  Structure 317                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[381]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 318                                ;                                                                                                                                                                                                                 ;
;  Structure 318                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[380]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 319                                ;                                                                                                                                                                                                                 ;
;  Structure 319                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[379]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 320                                ;                                                                                                                                                                                                                 ;
;  Structure 320                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[378]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 321                                ;                                                                                                                                                                                                                 ;
;  Structure 321                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[377]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 322                                ;                                                                                                                                                                                                                 ;
;  Structure 322                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[376]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 323                                ;                                                                                                                                                                                                                 ;
;  Structure 323                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[375]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 324                                ;                                                                                                                                                                                                                 ;
;  Structure 324                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[374]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 325                                ;                                                                                                                                                                                                                 ;
;  Structure 325                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[373]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 326                                ;                                                                                                                                                                                                                 ;
;  Structure 326                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[372]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 327                                ;                                                                                                                                                                                                                 ;
;  Structure 327                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[371]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 328                                ;                                                                                                                                                                                                                 ;
;  Structure 328                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[370]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 329                                ;                                                                                                                                                                                                                 ;
;  Structure 329                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[369]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 330                                ;                                                                                                                                                                                                                 ;
;  Structure 330                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[368]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 331                                ;                                                                                                                                                                                                                 ;
;  Structure 331                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[367]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 332                                ;                                                                                                                                                                                                                 ;
;  Structure 332                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[366]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 333                                ;                                                                                                                                                                                                                 ;
;  Structure 333                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[365]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 334                                ;                                                                                                                                                                                                                 ;
;  Structure 334                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[364]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 335                                ;                                                                                                                                                                                                                 ;
;  Structure 335                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[363]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 336                                ;                                                                                                                                                                                                                 ;
;  Structure 336                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[362]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 337                                ;                                                                                                                                                                                                                 ;
;  Structure 337                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[361]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 338                                ;                                                                                                                                                                                                                 ;
;  Structure 338                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[360]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 339                                ;                                                                                                                                                                                                                 ;
;  Structure 339                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[359]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 340                                ;                                                                                                                                                                                                                 ;
;  Structure 340                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[358]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 341                                ;                                                                                                                                                                                                                 ;
;  Structure 341                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[357]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 342                                ;                                                                                                                                                                                                                 ;
;  Structure 342                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[356]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 343                                ;                                                                                                                                                                                                                 ;
;  Structure 343                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[355]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 344                                ;                                                                                                                                                                                                                 ;
;  Structure 344                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[354]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 345                                ;                                                                                                                                                                                                                 ;
;  Structure 345                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[353]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 346                                ;                                                                                                                                                                                                                 ;
;  Structure 346                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[352]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 347                                ;                                                                                                                                                                                                                 ;
;  Structure 347                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[351]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 348                                ;                                                                                                                                                                                                                 ;
;  Structure 348                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[350]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 349                                ;                                                                                                                                                                                                                 ;
;  Structure 349                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[349]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 350                                ;                                                                                                                                                                                                                 ;
;  Structure 350                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[348]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 351                                ;                                                                                                                                                                                                                 ;
;  Structure 351                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[347]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 352                                ;                                                                                                                                                                                                                 ;
;  Structure 352                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[346]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 353                                ;                                                                                                                                                                                                                 ;
;  Structure 353                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[345]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 354                                ;                                                                                                                                                                                                                 ;
;  Structure 354                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[344]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 355                                ;                                                                                                                                                                                                                 ;
;  Structure 355                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[343]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 356                                ;                                                                                                                                                                                                                 ;
;  Structure 356                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[342]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 357                                ;                                                                                                                                                                                                                 ;
;  Structure 357                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[341]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 358                                ;                                                                                                                                                                                                                 ;
;  Structure 358                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[340]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 359                                ;                                                                                                                                                                                                                 ;
;  Structure 359                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[339]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 360                                ;                                                                                                                                                                                                                 ;
;  Structure 360                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[338]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 361                                ;                                                                                                                                                                                                                 ;
;  Structure 361                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[337]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 362                                ;                                                                                                                                                                                                                 ;
;  Structure 362                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[336]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 363                                ;                                                                                                                                                                                                                 ;
;  Structure 363                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[335]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 364                                ;                                                                                                                                                                                                                 ;
;  Structure 364                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[334]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 365                                ;                                                                                                                                                                                                                 ;
;  Structure 365                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[333]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 366                                ;                                                                                                                                                                                                                 ;
;  Structure 366                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[332]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 367                                ;                                                                                                                                                                                                                 ;
;  Structure 367                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[331]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 368                                ;                                                                                                                                                                                                                 ;
;  Structure 368                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[330]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 369                                ;                                                                                                                                                                                                                 ;
;  Structure 369                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[329]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 370                                ;                                                                                                                                                                                                                 ;
;  Structure 370                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[328]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 371                                ;                                                                                                                                                                                                                 ;
;  Structure 371                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[327]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 372                                ;                                                                                                                                                                                                                 ;
;  Structure 372                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[326]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 373                                ;                                                                                                                                                                                                                 ;
;  Structure 373                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[325]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 374                                ;                                                                                                                                                                                                                 ;
;  Structure 374                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[324]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 375                                ;                                                                                                                                                                                                                 ;
;  Structure 375                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[323]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 376                                ;                                                                                                                                                                                                                 ;
;  Structure 376                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[322]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 377                                ;                                                                                                                                                                                                                 ;
;  Structure 377                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[321]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 378                                ;                                                                                                                                                                                                                 ;
;  Structure 378                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[320]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 379                                ;                                                                                                                                                                                                                 ;
;  Structure 379                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[319]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 380                                ;                                                                                                                                                                                                                 ;
;  Structure 380                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[318]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 381                                ;                                                                                                                                                                                                                 ;
;  Structure 381                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[317]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 382                                ;                                                                                                                                                                                                                 ;
;  Structure 382                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[316]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 383                                ;                                                                                                                                                                                                                 ;
;  Structure 383                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[315]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 384                                ;                                                                                                                                                                                                                 ;
;  Structure 384                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[314]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 385                                ;                                                                                                                                                                                                                 ;
;  Structure 385                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[313]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 386                                ;                                                                                                                                                                                                                 ;
;  Structure 386                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[312]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 387                                ;                                                                                                                                                                                                                 ;
;  Structure 387                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[311]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 388                                ;                                                                                                                                                                                                                 ;
;  Structure 388                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[310]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 389                                ;                                                                                                                                                                                                                 ;
;  Structure 389                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[309]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 390                                ;                                                                                                                                                                                                                 ;
;  Structure 390                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[308]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 391                                ;                                                                                                                                                                                                                 ;
;  Structure 391                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[307]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 392                                ;                                                                                                                                                                                                                 ;
;  Structure 392                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[306]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 393                                ;                                                                                                                                                                                                                 ;
;  Structure 393                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[305]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 394                                ;                                                                                                                                                                                                                 ;
;  Structure 394                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[304]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 395                                ;                                                                                                                                                                                                                 ;
;  Structure 395                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[303]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 396                                ;                                                                                                                                                                                                                 ;
;  Structure 396                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[302]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 397                                ;                                                                                                                                                                                                                 ;
;  Structure 397                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[301]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 398                                ;                                                                                                                                                                                                                 ;
;  Structure 398                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[300]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 399                                ;                                                                                                                                                                                                                 ;
;  Structure 399                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[299]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 400                                ;                                                                                                                                                                                                                 ;
;  Structure 400                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[298]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 401                                ;                                                                                                                                                                                                                 ;
;  Structure 401                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[297]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 402                                ;                                                                                                                                                                                                                 ;
;  Structure 402                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[407]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 403                                ;                                                                                                                                                                                                                 ;
;  Structure 403                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[406]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 404                                ;                                                                                                                                                                                                                 ;
;  Structure 404                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[405]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 405                                ;                                                                                                                                                                                                                 ;
;  Structure 405                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[404]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 406                                ;                                                                                                                                                                                                                 ;
;  Structure 406                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[403]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 407                                ;                                                                                                                                                                                                                 ;
;  Structure 407                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[402]                                                                                                                                                                                       ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 408                                ;                                                                                                                                                                                                                 ;
;  Structure 408                                                                                                                                         ; DMA_SPI:spi1|REG_SPI[401]                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                                                          ; Name                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                 ; pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                              ; signal_1sec                                                                                                                                                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                              ; timer_1sec[22]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                              ; timer_1sec[21]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                              ; timer_1sec[20]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                              ; timer_1sec[19]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                              ; timer_1sec[18]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                              ; timer_1sec[17]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                              ; timer_1sec[16]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                              ; timer_1sec[15]                                                                                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                              ; timer_1sec[14]                                                                                                                                                                                                                                                                                            ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll                                                                                                                                                                                                                                  ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll                                                                                                                                                                                                               ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                 ; pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                       ;
;  Clock ports destination node(s) list                                                                                                                                              ; master_start:sync1|reg_En_Iz                                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                                                                                                              ; master_start:sync1|state[2]                                                                                                                                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                              ; master_start:sync1|state[0]                                                                                                                                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                              ; rst:reset_u1_1|altshift_taps:a_rtl_0|shift_taps_3ou:auto_generated|altsyncram_1l91:altsyncram5|ram_block6a0~porta_address_reg3                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                              ; rst:reset_u1_1|altshift_taps:a_rtl_0|shift_taps_3ou:auto_generated|altsyncram_1l91:altsyncram5|ram_block6a2                                                                                                                                                                                               ;
;  Clock ports destination node(s) list                                                                                                                                              ; rst:reset_u1_1|altshift_taps:a_rtl_0|shift_taps_3ou:auto_generated|altsyncram_1l91:altsyncram5|ram_block6a0~porta_address_reg2                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                              ; rst:reset_u1_1|altshift_taps:a_rtl_0|shift_taps_3ou:auto_generated|altsyncram_1l91:altsyncram5|ram_block6a0~portb_address_reg0                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                              ; rst:reset_u1_1|altshift_taps:a_rtl_0|shift_taps_3ou:auto_generated|altsyncram_1l91:altsyncram5|ram_block6a0~portb_address_reg1                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                              ; rst:reset_u1_1|altshift_taps:a_rtl_0|shift_taps_3ou:auto_generated|altsyncram_1l91:altsyncram5|ram_block6a0~porta_address_reg4                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                                                                                              ; rst:reset_u1_1|altshift_taps:a_rtl_0|shift_taps_3ou:auto_generated|altsyncram_1l91:altsyncram5|ram_block6a0~portb_address_reg2                                                                                                                                                                            ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys ;
;  Non-clock ports destination node(s) list                                                                                                                                          ; custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                       ; pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                            ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_error_dac2_D2|reg_out[16]                                                                                                                                                                                                                                                           ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_error_dac2_D2|flag.0001                                                                                                                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_error_dac1_D2|reg_out[16]                                                                                                                                                                                                                                                           ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_error_dac1_D2|flag.0001                                                                                                                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_error_dac1|reg_out[16]                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_error_dac1|flag.0001                                                                                                                                                                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_error_dac2|reg_out[16]                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_error_dac2|flag.0001                                                                                                                                                                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi:spi_test|reg_out[32]                                                                                                                                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi:spi_test|flag.0001                                                                                                                                                                                                                                                                         ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_error_dac2_D2|reg_o                                                                                                                                                                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_error_dac1_D2|reg_o                                                                                                                                                                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_error_dac1|reg_o                                                                                                                                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_error_dac2|reg_o                                                                                                                                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi:spi_test|reg_o                                                                                                                                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi:spi_read_data_MEM|reg_o                                                                                                                                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_test2_sync|reg_o                                                                                                                                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_test1_sync|reg_o                                                                                                                                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi:spi_control3|reg_o                                                                                                                                                                                                                                                                         ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi:spi_control2|reg_o                                                                                                                                                                                                                                                                         ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                       ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_custom_phy_reg5_adc2|reg_out[64]                                                                                                                                                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_custom_phy_reg5_adc2|flag.0001                                                                                                                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi:spi_custom_phy_reg1_adc2|reg_out[32]                                                                                                                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi:spi_custom_phy_reg1_adc2|flag.0001                                                                                                                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_walign_adc2|reg_out[8]                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_walign_adc2|flag.0001                                                                                                                                                                                                                                                               ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_error_sysref_adc2|reg_out[16]                                                                                                                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_error_sysref_adc2|flag.0001                                                                                                                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_error_adc2|reg_out[16]                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_error_adc2|flag.0001                                                                                                                                                                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_custom_phy_reg5_adc2|reg_o                                                                                                                                                                                                                                                          ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi:spi_custom_phy_reg1_adc2|reg_o                                                                                                                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_walign_adc2|reg_o                                                                                                                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_error_sysref_adc2|reg_o                                                                                                                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_error_adc2|reg_o                                                                                                                                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_walign_adc1|reg_o                                                                                                                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_error_adc1|reg_o                                                                                                                                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi:spi_custom_phy_reg7_adc2|reg_o                                                                                                                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi:spi_custom_phy_reg6_adc2|reg_o                                                                                                                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi_v2:spi_custom_phy_reg4_adc2|reg_o                                                                                                                                                                                                                                                          ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                       ; pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi:spi_custom_phy_dac2_D2|reg_out[8]                                                                                                                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi:spi_custom_phy_dac2_D2|flag.0001                                                                                                                                                                                                                                                           ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi:spi_custom_phy_dac1|reg_out[8]                                                                                                                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                                                                                            ; Block_read_spi:spi_custom_phy_dac1|flag.0001                                                                                                                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi:spi_custom_phy_dac2_D2|reg_o                                                                                                                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                            ; Block_read_spi:spi_custom_phy_dac1|reg_o                                                                                                                                                                                                                                                                  ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 1 ;                                                                                                                                                                                                                                                                                                           ;
;  Source node(s) from clock "SPI4_SCK_MK" - (Bus)                                                                                                                                   ; DMA_SPI:spi1|REG_SPI                                                                                                                                                                                                                                                                                      ;
;  Synchronizer node(s) from clock "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                             ; DMA_SPI:spi1|FLAG_SYS_TIME_UPDATE                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                                            ; Fan-Out ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                   ; 1810    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Equal0~6                                                                                                                                                                                                        ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                 ; 2405    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; adc2_jesd_rcv:adc2|adc2_align:al2|step~32                                                                                                                                                                       ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; r_rst_adc2_align                                                                                                                                                                                                ; 126     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                 ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst:reset008|altshift_taps:a_rtl_0|shift_taps_6ou:auto_generated|altsyncram_8l91:altsyncram5|ram_block6a2                                                                                                       ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst:reset008|altshift_taps:a_rtl_0|shift_taps_6ou:auto_generated|altsyncram_8l91:altsyncram5|ram_block6a0                                                                                                       ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst:reset008|altshift_taps:a_rtl_0|shift_taps_6ou:auto_generated|altsyncram_8l91:altsyncram5|ram_block6a1                                                                                                       ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst:reset008|altshift_taps:a_rtl_0|shift_taps_6ou:auto_generated|altsyncram_8l91:altsyncram5|ram_block6a3                                                                                                       ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; adc2_jesd_rcv:adc2|adc2_align:al1|step~32                                                                                                                                                                       ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; r_rst_adc1_align                                                                                                                                                                                                ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; adc1_jesd_rcv:adc1|adc1_align:al2|step~32                                                                                                                                                                       ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; adc1_jesd_rcv:adc1|adc1_align:al1|step~32                                                                                                                                                                       ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; reset_long:rst_mk|sch[24]~0                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; comb~0                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                              ; 3053    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst:reset_u1_1|altshift_taps:a_rtl_0|shift_taps_3ou:auto_generated|altsyncram_1l91:altsyncram5|ram_block6a2                                                                                                     ; 468     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst:reset_u1_1|altshift_taps:a_rtl_0|shift_taps_3ou:auto_generated|altsyncram_1l91:altsyncram5|ram_block6a1                                                                                                     ; 455     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst:reset_u1_1|altshift_taps:a_rtl_0|shift_taps_3ou:auto_generated|altsyncram_1l91:altsyncram5|ram_block6a0                                                                                                     ; 407     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; SPI4_SCK_MK~inputCLKENA0                                                                                                                                                                                        ; 408     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DMA_SPI:spi1|FLAG_SPI_DATA_OK                                                                                                                                                                                   ; 483     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ~GND                                                                                                                                                                                                            ; 251     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; master_start:sync1|temp_TIMER1[28]~0                                                                                                                                                                            ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; master_start:sync1|Equal6~1                                                                                                                                                                                     ; 146     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; master_start:sync1|reg_MEM_N_impuls[6]~0                                                                                                                                                                        ; 366     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wcm:wcm1|FLAG_CLR_COMMAND~0                                                                                                                                                                                     ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wcm:wcm1|w_REG_DATA[98]~1                                                                                                                                                                                       ; 348     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DMA_SPI:spi1|FLAG_SPI_WR                                                                                                                                                                                        ; 417     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; master_start:sync1|TIME_MASTER[12]~0                                                                                                                                                                            ; 114     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; master_start:sync1|always2~0                                                                                                                                                                                    ; 114     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wcm:wcm1|tmp_CMD_TIME[26]~0                                                                                                                                                                                     ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wcm:wcm1|FLAG_CMD_SEARCH~0                                                                                                                                                                                      ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wcm:wcm1|tmp_Tblank2[1]~0                                                                                                                                                                                       ; 338     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wcm:wcm1|w_REG_DATA[98]~0                                                                                                                                                                                       ; 338     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; wcm:wcm1|mem_TIME_START[38]~0                                                                                                                                                                                   ; 338     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; master_start:sync1|temp_TIMER3[31]~0                                                                                                                                                                            ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; master_start:sync1|temp_TIMER4[21]~0                                                                                                                                                                            ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; master_start:sync1|temp_TIMER2[16]~0                                                                                                                                                                            ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; async_transmitter:tx1|Equal0~0                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; send_to_uart:tst_u1|MEM[407]~0                                                                                                                                                                                  ; 408     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                              ; 3185    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready|r_reset ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready|r_reset ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_error_dac1|flag.0001                                                                                                                                                                      ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; error_sch:error1|sch_reg[13]~0                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_custom_phy_reg5_adc2|reg_out~2                                                                                                                                                            ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst:reset002|altshift_taps:a_rtl_0|shift_taps_2ou:auto_generated|altsyncram_0l91:altsyncram5|ram_block6a0                                                                                                       ; 285     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst:reset002|altshift_taps:a_rtl_0|shift_taps_2ou:auto_generated|altsyncram_0l91:altsyncram5|ram_block6a1                                                                                                       ; 288     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_custom_phy_reg5_adc2|flag.0001                                                                                                                                                            ; 139     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_custom_phy_reg5_adc2|Equal0~0                                                                                                                                                             ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi:spi_custom_phy_reg1_adc2|reg_out~2                                                                                                                                                               ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi:spi_custom_phy_reg1_adc2|Equal0~0                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_error_sysref_adc2|flag.0001                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_error_adc2|flag.0001                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi:spi_test|reg_out[14]~1                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi:spi_test|Equal0~0                                                                                                                                                                                ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_error_adc1|flag.0001                                                                                                                                                                      ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_test2_sync|Equal0~0                                                                                                                                                                       ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_test2_sync|reg_out[3]~3                                                                                                                                                                   ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_test1_sync|Equal0~0                                                                                                                                                                       ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_test1_sync|reg_out~3                                                                                                                                                                      ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_custom_phy_reg4_adc2|reg_out~3                                                                                                                                                            ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_custom_phy_reg4_adc2|Equal0~0                                                                                                                                                             ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi:spi_TEST_rd|reg_out~1                                                                                                                                                                            ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi:spi_TEST_rd|Equal0~0                                                                                                                                                                             ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_write_spi:spi_TEST_wr|data_out[31]~2                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_write_spi:spi_TEST_wr|data_in[0]~1                                                                                                                                                                        ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_custom_phy_reg5_adc1|flag.0001                                                                                                                                                            ; 138     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_custom_phy_reg5_adc1|Equal0~0                                                                                                                                                             ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_custom_phy_reg5_adc1|reg_out~3                                                                                                                                                            ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_custom_phy_reg4_adc1|reg_out~3                                                                                                                                                            ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_custom_phy_reg4_adc1|Equal0~0                                                                                                                                                             ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi:spi_custom_phy_reg1_adc1|reg_out~3                                                                                                                                                               ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi:spi_custom_phy_reg1_adc1|Equal0~0                                                                                                                                                                ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sync_align_ila:sa_ila_D2|data_reg[6]~5                                                                                                                                                                          ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sync_align_ila:sa_ila_D2|data_reg[6]~4                                                                                                                                                                          ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sync_align_ila:sa_ila_D2|always2~8                                                                                                                                                                              ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dds_chirp:dds1|DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|xordvalue[3]~0                                                                                                                ; 1781    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dds_chirp:dds1|reg_clk_en                                                                                                                                                                                       ; 840     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; master_start:sync1|reg_DDS_start                                                                                                                                                                                ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dds_chirp:dds1|Equal0~0                                                                                                                                                                                         ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dds_chirp:dds1|reg_rst_n                                                                                                                                                                                        ; 2619    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dds_chirp:dds1|DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                              ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dds_chirp:dds1|DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                              ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dds_chirp:dds1|DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                              ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dds_chirp:dds1|DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                               ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dds_chirp:dds1|accum_dds[47]~1                                                                                                                                                                                  ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dds_chirp:dds1|accum_dds[47]~0                                                                                                                                                                                  ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dds_chirp:dds1|temp_t1[30]~0                                                                                                                                                                                    ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; master_start:sync1|always4~0                                                                                                                                                                                    ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dds_chirp:dds1|DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                               ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dds_chirp:dds1|DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                               ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dds_chirp:dds1|DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                              ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dds_chirp:dds1|DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                              ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dds_chirp:dds1|DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dds_chirp:dds1|DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dds_chirp:dds1|DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cord_seg_sel:css|seg_rot[0]                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dds_chirp:dds1|DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cord_seg_sel:css|seg_rot[1]                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dds_chirp:dds1|DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|data_ready                                                                                                                    ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sync_align_ila:sa_ila_D2|data_reg[6]~12                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sync_align_ila:sa_ila|data_reg[6]~13                                                                                                                                                                            ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                              ; 3185    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                              ; 3053    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dds_chirp:dds1|reg_rst_n                                                                                                                                                                                        ; 2619    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                 ; 2405    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                   ; 1810    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dds_chirp:dds1|DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|xordvalue[3]~0                                                                                                                ; 1781    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dds_chirp:dds1|reg_clk_en                                                                                                                                                                                       ; 840     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; DMA_SPI:spi1|FLAG_SPI_DATA_OK                                                                                                                                                                                   ; 483     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; rst:reset_u1_1|altshift_taps:a_rtl_0|shift_taps_3ou:auto_generated|altsyncram_1l91:altsyncram5|ram_block6a2                                                                                                     ; 468     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; rst:reset_u1_1|altshift_taps:a_rtl_0|shift_taps_3ou:auto_generated|altsyncram_1l91:altsyncram5|ram_block6a1                                                                                                     ; 455     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; DMA_SPI:spi1|FLAG_SPI_WR                                                                                                                                                                                        ; 417     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; send_to_uart:tst_u1|MEM[407]~0                                                                                                                                                                                  ; 408     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; SPI4_SCK_MK~inputCLKENA0                                                                                                                                                                                        ; 408     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; rst:reset_u1_1|altshift_taps:a_rtl_0|shift_taps_3ou:auto_generated|altsyncram_1l91:altsyncram5|ram_block6a0                                                                                                     ; 407     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; master_start:sync1|reg_MEM_N_impuls[6]~0                                                                                                                                                                        ; 366     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; wcm:wcm1|w_REG_DATA[98]~1                                                                                                                                                                                       ; 348     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; wcm:wcm1|tmp_Tblank2[1]~0                                                                                                                                                                                       ; 338     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; wcm:wcm1|w_REG_DATA[98]~0                                                                                                                                                                                       ; 338     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; wcm:wcm1|mem_TIME_START[38]~0                                                                                                                                                                                   ; 338     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; rst:reset002|altshift_taps:a_rtl_0|shift_taps_2ou:auto_generated|altsyncram_0l91:altsyncram5|ram_block6a1                                                                                                       ; 288     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; rst:reset002|altshift_taps:a_rtl_0|shift_taps_2ou:auto_generated|altsyncram_0l91:altsyncram5|ram_block6a0                                                                                                       ; 285     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ~GND                                                                                                                                                                                                            ; 251     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; master_start:sync1|Equal6~1                                                                                                                                                                                     ; 146     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Block_read_spi_v2:spi_custom_phy_reg5_adc2|flag.0001                                                                                                                                                            ; 139     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Block_read_spi_v2:spi_custom_phy_reg5_adc1|flag.0001                                                                                                                                                            ; 138     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; rst:reset008|altshift_taps:a_rtl_0|shift_taps_6ou:auto_generated|altsyncram_8l91:altsyncram5|ram_block6a3                                                                                                       ; 132     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; master_start:sync1|always4~0                                                                                                                                                                                    ; 129     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; r_rst_adc1_align                                                                                                                                                                                                ; 128     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; r_rst_adc2_align                                                                                                                                                                                                ; 126     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; master_start:sync1|always2~0                                                                                                                                                                                    ; 114     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; master_start:sync1|TIME_MASTER[12]~0                                                                                                                                                                            ; 114     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dds_chirp:dds1|Equal0~0                                                                                                                                                                                         ; 104     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dds_chirp:dds1|accum_dds[47]~0                                                                                                                                                                                  ; 91      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; rst:reset008|altshift_taps:a_rtl_0|shift_taps_6ou:auto_generated|altsyncram_8l91:altsyncram5|ram_block6a0                                                                                                       ; 84      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; wcm:wcm1|FLAG_CMD_SEARCH~0                                                                                                                                                                                      ; 78      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Block_read_spi_v2:spi_test2_sync|Equal0~0                                                                                                                                                                       ; 69      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; wcm:wcm1|tmp_CMD_TIME[26]~0                                                                                                                                                                                     ; 68      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                 ; 68      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Block_read_spi_v2:spi_test1_sync|Equal0~0                                                                                                                                                                       ; 68      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Block_read_spi_v2:spi_custom_phy_reg4_adc2|Equal0~0                                                                                                                                                             ; 66      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Block_read_spi_v2:spi_custom_phy_reg4_adc2|reg_out~3                                                                                                                                                            ; 65      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Block_read_spi_v2:spi_custom_phy_reg4_adc1|Equal0~0                                                                                                                                                             ; 65      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Block_read_spi_v2:spi_custom_phy_reg4_adc1|reg_out~3                                                                                                                                                            ; 65      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Block_read_spi_v2:spi_test1_sync|reg_out~3                                                                                                                                                                      ; 65      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Block_read_spi_v2:spi_custom_phy_reg5_adc1|Equal0~0                                                                                                                                                             ; 65      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Block_read_spi_v2:spi_custom_phy_reg5_adc1|reg_out~3                                                                                                                                                            ; 65      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Block_read_spi_v2:spi_custom_phy_reg5_adc2|reg_out~2                                                                                                                                                            ; 65      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Block_read_spi_v2:spi_custom_phy_reg5_adc2|Equal0~0                                                                                                                                                             ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Block_read_spi_v2:spi_test2_sync|reg_out[3]~3                                                                                                                                                                   ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; master_start:sync1|reg_DDS_start                                                                                                                                                                                ; 54      ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Design Assistant
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Apr 29 16:58:28 2020
Info: Command: quartus_drc arria5_tst1 -c arria5_tst1
Warning (125092): Tcl Script File BUFIN24.qip not found
    Info (125063): set_global_assignment -name QIP_FILE BUFIN24.qip
Warning (125092): Tcl Script File pll96/pll96_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96
Warning (125092): Tcl Script File pll125/pll125_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125
Warning (125092): Tcl Script File r.qip not found
    Info (125063): set_global_assignment -name QIP_FILE r.qip
Warning (20013): Ignored 15 assignments for entity "PHY_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored
Warning (20013): Ignored 30 assignments for entity "alt_xcvr_reconfig" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "altera_eth_tse_avalon_arbiter" -- entity does not exist in design
Warning (20013): Ignored 51 assignments for entity "altera_eth_tse_mac" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "altera_eth_tse_pcs_pma_phyip" -- entity does not exist in design
Warning (20013): Ignored 13 assignments for entity "altera_eth_tse_phyip_terminator" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "cic" -- entity does not exist in design
Warning (20013): Ignored 59 assignments for entity "cic_cic_ii_0" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "custom_phy" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored
Warning (20013): Ignored 19 assignments for entity "dds" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "dds_nco_ii_0" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "eth1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored
Warning (20013): Ignored 52 assignments for entity "eth1_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "fir" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored
Warning (20013): Ignored 71 assignments for entity "fir_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "fir_v2" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored
Warning (20013): Ignored 71 assignments for entity "fir_v2_0002" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nco_test" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "nco_test_nco_ii_0" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "phy_reconfig" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored
Warning (20013): Ignored 15 assignments for entity "phy_rst" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored
Warning (20013): Ignored 16 assignments for entity "pll100" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored
Warning (20013): Ignored 318 assignments for entity "pll100_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll125" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored
Warning (20013): Ignored 318 assignments for entity "pll125_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll240_120" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored
Warning (20013): Ignored 318 assignments for entity "pll240_120_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll96" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored
Warning (20013): Ignored 318 assignments for entity "pll96_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_120_120_96_96_96" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored
Warning (20013): Ignored 318 assignments for entity "pll_120_120_96_96_96_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_125" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored
Warning (20013): Ignored 16 assignments for entity "pll_125_120_96_96_96_v1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored
Warning (20013): Ignored 317 assignments for entity "pll_125_120_96_96_96_v1_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_240_120" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored
Warning (20013): Ignored 16 assignments for entity "pll_96" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored
Warning (20013): Ignored 317 assignments for entity "pll_96_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_delay1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored
Warning (20013): Ignored 318 assignments for entity "pll_delay1_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_gigtrans" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored
Warning (20013): Ignored 318 assignments for entity "pll_gigtrans_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_v040219_1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored
Warning (20013): Ignored 317 assignments for entity "pll_v040219_1_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_v070319" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored
Warning (20013): Ignored 317 assignments for entity "pll_v070319_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "reconfig_phy1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_xcvr_csr_common
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity alt_xcvr_csr_pcs8g
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity csr_indexed_read_only_reg
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
Info (332104): Reading SDC File: 'arria5_tst1.sdc'
Warning (332174): Ignored filter at arria5_tst1.sdc(41): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 41
Warning (332049): Ignored create_clock at arria5_tst1.sdc(41): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 41
    Info (332050): create_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} -period 1.600 -waveform { 0.000 0.800 } [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}] File: F:/project_072_z/arria5_tst1.sdc Line: 41
Warning (332174): Ignored filter at arria5_tst1.sdc(50): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 50
Warning (332049): Ignored create_clock at arria5_tst1.sdc(50): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 50
    Info (332050): create_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} -period 1.600 -waveform { 0.000 0.800 } [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}] File: F:/project_072_z/arria5_tst1.sdc Line: 50
Warning (332174): Ignored filter at arria5_tst1.sdc(58): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 58
Warning (332174): Ignored filter at arria5_tst1.sdc(58): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 58
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(58): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 58
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}]  File: F:/project_072_z/arria5_tst1.sdc Line: 58
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(58): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 58
Warning (332174): Ignored filter at arria5_tst1.sdc(59): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 59
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(59): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 59
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50/1 -multiply_by 1 -master_clock {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}]  File: F:/project_072_z/arria5_tst1.sdc Line: 59
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(59): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 59
Warning (332174): Ignored filter at arria5_tst1.sdc(60): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 60
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(60): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 60
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}]  File: F:/project_072_z/arria5_tst1.sdc Line: 60
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(60): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 60
Warning (332174): Ignored filter at arria5_tst1.sdc(61): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 61
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(61): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 61
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 61
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(61): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 61
Warning (332174): Ignored filter at arria5_tst1.sdc(62): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 62
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(62): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 62
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 62
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(62): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 62
Warning (332174): Ignored filter at arria5_tst1.sdc(63): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 63
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(63): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 63
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1b}] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 63
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(63): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 63
Warning (332174): Ignored filter at arria5_tst1.sdc(64): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 64
Warning (332174): Ignored filter at arria5_tst1.sdc(64): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 64
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(64): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 64
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk}] -duty_cycle 50/1 -multiply_by 5 -master_clock {pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr}]  File: F:/project_072_z/arria5_tst1.sdc Line: 64
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(64): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 64
Warning (332174): Ignored filter at arria5_tst1.sdc(65): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 65
Warning (332174): Ignored filter at arria5_tst1.sdc(65): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 65
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(65): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 65
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t}] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}]  File: F:/project_072_z/arria5_tst1.sdc Line: 65
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(65): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 65
Warning (332174): Ignored filter at arria5_tst1.sdc(66): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 66
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(66): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 66
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t}] -duty_cycle 50/1 -multiply_by 1 -master_clock {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}]  File: F:/project_072_z/arria5_tst1.sdc Line: 66
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(66): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 66
Warning (332174): Ignored filter at arria5_tst1.sdc(67): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 67
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(67): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 67
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t}] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}]  File: F:/project_072_z/arria5_tst1.sdc Line: 67
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(67): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 67
Warning (332174): Ignored filter at arria5_tst1.sdc(68): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 68
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(68): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 68
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t}] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 68
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(68): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 68
Warning (332174): Ignored filter at arria5_tst1.sdc(69): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 69
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(69): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 69
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 69
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(69): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 69
Warning (332174): Ignored filter at arria5_tst1.sdc(70): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 70
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(70): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 70
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t}] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 70
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(70): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 70
Warning (332174): Ignored filter at arria5_tst1.sdc(71): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 71
Warning (332174): Ignored filter at arria5_tst1.sdc(71): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 71
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(71): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 71
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk}] -duty_cycle 50/1 -multiply_by 5 -master_clock {pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr}]  File: F:/project_072_z/arria5_tst1.sdc Line: 71
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(71): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 71
Warning (332174): Ignored filter at arria5_tst1.sdc(72): dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 72
Warning (332174): Ignored filter at arria5_tst1.sdc(72): dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 72
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(72): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 72
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk}] -duty_cycle 50/1 -multiply_by 10 -master_clock {pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr}]  File: F:/project_072_z/arria5_tst1.sdc Line: 72
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(72): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 72
Warning (332174): Ignored filter at arria5_tst1.sdc(75): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 75
Warning (332174): Ignored filter at arria5_tst1.sdc(75): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 75
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(75): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 75
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout}]  File: F:/project_072_z/arria5_tst1.sdc Line: 75
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(75): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 75
Warning (332174): Ignored filter at arria5_tst1.sdc(96): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 96
Warning (332174): Ignored filter at arria5_tst1.sdc(96): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 96
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(96): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 96
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot}] -duty_cycle 50/1 -multiply_by 1 -master_clock {pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout}]  File: F:/project_072_z/arria5_tst1.sdc Line: 96
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(96): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 96
Warning (332174): Ignored filter at arria5_tst1.sdc(97): dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 97
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(97): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 97
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}]  File: F:/project_072_z/arria5_tst1.sdc Line: 97
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(98): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 98
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}]  File: F:/project_072_z/arria5_tst1.sdc Line: 98
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(99): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 99
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}]  File: F:/project_072_z/arria5_tst1.sdc Line: 99
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(100): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 100
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 100
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(101): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 101
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 101
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(102): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 102
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 102
Warning (332174): Ignored filter at arria5_tst1.sdc(103): dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 103
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(103): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 103
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}]  File: F:/project_072_z/arria5_tst1.sdc Line: 103
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(104): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 104
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}]  File: F:/project_072_z/arria5_tst1.sdc Line: 104
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(105): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 105
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}]  File: F:/project_072_z/arria5_tst1.sdc Line: 105
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(106): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 106
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -divide_by 10 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 106
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(107): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 107
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 107
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(108): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 108
    Info (332050): create_generated_clock -name {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} -source [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdrloc}] -duty_cycle 50/1 -multiply_by 1 -divide_by 40 -master_clock {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr} [get_pins {dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 108
Warning (332174): Ignored filter at arria5_tst1.sdc(109): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 109
Warning (332174): Ignored filter at arria5_tst1.sdc(109): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 109
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(109): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 109
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs}] -duty_cycle 50/1 -multiply_by 1 -master_clock {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk}]  File: F:/project_072_z/arria5_tst1.sdc Line: 109
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(109): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 109
Warning (332174): Ignored filter at arria5_tst1.sdc(110): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 110
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(110): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 110
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs}] -duty_cycle 50/1 -multiply_by 1 -master_clock {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}]  File: F:/project_072_z/arria5_tst1.sdc Line: 110
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(110): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 110
Warning (332174): Ignored filter at arria5_tst1.sdc(127): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 127
Warning (332174): Ignored filter at arria5_tst1.sdc(127): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 127
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(127): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 127
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs}] -duty_cycle 50/1 -multiply_by 1 -master_clock {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk}]  File: F:/project_072_z/arria5_tst1.sdc Line: 127
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(127): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 127
Warning (332174): Ignored filter at arria5_tst1.sdc(128): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 128
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(128): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 128
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs}] -duty_cycle 50/1 -multiply_by 1 -master_clock {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}]  File: F:/project_072_z/arria5_tst1.sdc Line: 128
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(128): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 128
Warning (332174): Ignored filter at arria5_tst1.sdc(129): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 129
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(129): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 129
    Info (332050): create_generated_clock -name {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} -source [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}] -duty_cycle 50/1 -multiply_by 2 -divide_by 10 -master_clock {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} [get_pins {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  File: F:/project_072_z/arria5_tst1.sdc Line: 129
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(129): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 129
Warning (332174): Ignored filter at arria5_tst1.sdc(130): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 130
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(130): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 130
    Info (332050): create_generated_clock -name {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} -source [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}] -duty_cycle 50/1 -multiply_by 2 -divide_by 10 -master_clock {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} [get_pins {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}]  File: F:/project_072_z/arria5_tst1.sdc Line: 130
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(130): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 130
Warning (332174): Ignored filter at arria5_tst1.sdc(136): pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco1ph[0] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 136
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(136): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 136
    Info (332050): create_generated_clock -name {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} -source [get_pins {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco1ph[0]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} [get_pins {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  File: F:/project_072_z/arria5_tst1.sdc Line: 136
Warning (332174): Ignored filter at arria5_tst1.sdc(137): pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco1ph[0] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 137
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(137): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 137
    Info (332050): create_generated_clock -name {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} -source [get_pins {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco1ph[0]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} [get_pins {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}]  File: F:/project_072_z/arria5_tst1.sdc Line: 137
Warning (332174): Ignored filter at arria5_tst1.sdc(144): pll_125_eth0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 144
Warning (332174): Ignored filter at arria5_tst1.sdc(144): pll_125_eth0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 144
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(144): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 144
    Info (332050): create_generated_clock -name {pll_125_eth0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} -source [get_pins {pll_125_eth0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin}] -duty_cycle 50/1 -multiply_by 6 -divide_by 2 -master_clock {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} [get_pins {pll_125_eth0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}]  File: F:/project_072_z/arria5_tst1.sdc Line: 144
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(144): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 144
Warning (332174): Ignored filter at arria5_tst1.sdc(145): pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco1ph[0] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 145
Warning (332174): Ignored filter at arria5_tst1.sdc(145): pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 145
Critical Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(145): Argument <targets> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 145
    Info (332050): create_generated_clock -name {pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} -source [get_pins {pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco1ph[0]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock {pll_125_eth0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} [get_pins {pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  File: F:/project_072_z/arria5_tst1.sdc Line: 145
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(145): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 145
Warning (332174): Ignored filter at arria5_tst1.sdc(158): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk could not be matched with a clock File: F:/project_072_z/arria5_tst1.sdc Line: 158
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(158): Argument -rise_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 158
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -setup 0.070   File: F:/project_072_z/arria5_tst1.sdc Line: 158
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(158): Argument -rise_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 158
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(159): Argument -rise_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 159
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -hold 0.060   File: F:/project_072_z/arria5_tst1.sdc Line: 159
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(159): Argument -rise_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 159
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(160): Argument -rise_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 160
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -setup 0.070   File: F:/project_072_z/arria5_tst1.sdc Line: 160
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(160): Argument -fall_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 160
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(161): Argument -rise_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 161
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -hold 0.060   File: F:/project_072_z/arria5_tst1.sdc Line: 161
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(161): Argument -fall_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 161
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(162): Argument -rise_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 162
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 162
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(163): Argument -rise_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 163
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 163
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(164): Argument -fall_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 164
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -setup 0.070   File: F:/project_072_z/arria5_tst1.sdc Line: 164
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(164): Argument -rise_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 164
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(165): Argument -fall_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 165
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -hold 0.060   File: F:/project_072_z/arria5_tst1.sdc Line: 165
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(165): Argument -rise_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 165
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(166): Argument -fall_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 166
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -setup 0.070   File: F:/project_072_z/arria5_tst1.sdc Line: 166
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(166): Argument -fall_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 166
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(167): Argument -fall_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 167
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -hold 0.060   File: F:/project_072_z/arria5_tst1.sdc Line: 167
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(167): Argument -fall_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 167
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(168): Argument -fall_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 168
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 168
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(169): Argument -fall_from with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 169
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 169
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(194): Argument -rise_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 194
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 194
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(195): Argument -fall_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 195
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 195
Warning (332174): Ignored filter at arria5_tst1.sdc(202): pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a clock File: F:/project_072_z/arria5_tst1.sdc Line: 202
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(202): Argument -rise_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 202
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 202
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(203): Argument -rise_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 203
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 203
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(204): Argument -fall_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 204
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 204
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(205): Argument -fall_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 205
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 205
Warning (332174): Ignored filter at arria5_tst1.sdc(206): pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a clock File: F:/project_072_z/arria5_tst1.sdc Line: 206
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(206): Argument -rise_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 206
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 206
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(207): Argument -rise_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 207
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 207
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(208): Argument -fall_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 208
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 208
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(209): Argument -fall_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 209
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 209
Warning (332174): Ignored filter at arria5_tst1.sdc(210): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk could not be matched with a clock File: F:/project_072_z/arria5_tst1.sdc Line: 210
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(210): Argument -rise_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 210
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 210
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(211): Argument -fall_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 211
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 211
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(212): Argument -rise_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 212
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 212
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(213): Argument -fall_to with value [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 213
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 213
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(220): Argument -rise_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 220
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 220
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(221): Argument -rise_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 221
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 221
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(222): Argument -fall_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 222
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 222
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(223): Argument -fall_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 223
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 223
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(224): Argument -rise_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 224
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 224
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(225): Argument -rise_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 225
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 225
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(226): Argument -fall_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 226
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 226
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(227): Argument -fall_to with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 227
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 227
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(228): Argument -rise_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(229): Argument -fall_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 229
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 229
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(230): Argument -rise_from with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 230
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 230
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(231): Argument -rise_from with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 231
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 231
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(232): Argument -rise_from with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 232
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 232
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(233): Argument -rise_from with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 233
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 233
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(234): Argument -fall_from with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 234
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 234
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(235): Argument -fall_from with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 235
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 235
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(236): Argument -fall_from with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 236
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.020   File: F:/project_072_z/arria5_tst1.sdc Line: 236
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(237): Argument -fall_from with value [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 237
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.030   File: F:/project_072_z/arria5_tst1.sdc Line: 237
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(238): Argument -rise_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 238
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 238
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(239): Argument -rise_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 239
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 239
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(240): Argument -rise_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 240
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -setup 0.070   File: F:/project_072_z/arria5_tst1.sdc Line: 240
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(240): Argument -rise_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 240
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(241): Argument -rise_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 241
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -hold 0.060   File: F:/project_072_z/arria5_tst1.sdc Line: 241
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(241): Argument -rise_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 241
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(242): Argument -rise_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 242
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -setup 0.070   File: F:/project_072_z/arria5_tst1.sdc Line: 242
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(242): Argument -fall_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 242
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(243): Argument -rise_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 243
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -hold 0.060   File: F:/project_072_z/arria5_tst1.sdc Line: 243
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(243): Argument -fall_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 243
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(244): Argument -fall_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 244
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 244
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(245): Argument -fall_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 245
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  0.090   File: F:/project_072_z/arria5_tst1.sdc Line: 245
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(246): Argument -fall_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 246
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -setup 0.070   File: F:/project_072_z/arria5_tst1.sdc Line: 246
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(246): Argument -rise_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 246
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(247): Argument -fall_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 247
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -rise_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -hold 0.060   File: F:/project_072_z/arria5_tst1.sdc Line: 247
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(247): Argument -rise_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 247
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(248): Argument -fall_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 248
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -setup 0.070   File: F:/project_072_z/arria5_tst1.sdc Line: 248
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(248): Argument -fall_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 248
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(249): Argument -fall_from with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 249
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -fall_to [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] -hold 0.060   File: F:/project_072_z/arria5_tst1.sdc Line: 249
Warning (332049): Ignored set_clock_uncertainty at arria5_tst1.sdc(249): Argument -fall_to with value [get_clocks {eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 249
Warning (332174): Ignored filter at arria5_tst1.sdc(275): eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0|inclk could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 275
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(275): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 275
    Info (332050): set_false_path -from [get_pins { eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0|inclk}]  File: F:/project_072_z/arria5_tst1.sdc Line: 275
Warning (332174): Ignored filter at arria5_tst1.sdc(276): eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0|inclk could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 276
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(276): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 276
    Info (332050): set_false_path -from [get_pins { eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0|inclk}]  File: F:/project_072_z/arria5_tst1.sdc Line: 276
Warning (332174): Ignored filter at arria5_tst1.sdc(280): o2 could not be matched with a keeper File: F:/project_072_z/arria5_tst1.sdc Line: 280
Warning (332174): Ignored filter at arria5_tst1.sdc(280): eth_1g_top:eth2|time_control:time1|frnt[0] could not be matched with a keeper File: F:/project_072_z/arria5_tst1.sdc Line: 280
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(280): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 280
    Info (332050): set_false_path -from [get_keepers {o2}] -to [get_keepers {eth_1g_top:eth2|time_control:time1|frnt[0]}] File: F:/project_072_z/arria5_tst1.sdc Line: 280
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(280): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 280
Warning (332174): Ignored filter at arria5_tst1.sdc(281): o1 could not be matched with a keeper File: F:/project_072_z/arria5_tst1.sdc Line: 281
Warning (332174): Ignored filter at arria5_tst1.sdc(281): eth_1g_top:eth1|time_control:time1|frnt[0] could not be matched with a keeper File: F:/project_072_z/arria5_tst1.sdc Line: 281
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(281): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 281
    Info (332050): set_false_path -from [get_keepers {o1}] -to [get_keepers {eth_1g_top:eth1|time_control:time1|frnt[0]}] File: F:/project_072_z/arria5_tst1.sdc Line: 281
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(281): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 281
Warning (332174): Ignored filter at arria5_tst1.sdc(290): *|altera_tse_register_map:U_REG|command_config[9] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 290
Warning (332174): Ignored filter at arria5_tst1.sdc(290): *|altera_tse_mac_tx:U_TX|* could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 290
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(290): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 290
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|command_config[9]}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: F:/project_072_z/arria5_tst1.sdc Line: 290
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(290): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 290
Warning (332174): Ignored filter at arria5_tst1.sdc(291): *|altera_tse_register_map:U_REG|mac_0[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 291
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(291): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 291
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_0[*]}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: F:/project_072_z/arria5_tst1.sdc Line: 291
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(291): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 291
Warning (332174): Ignored filter at arria5_tst1.sdc(292): *|altera_tse_register_map:U_REG|mac_1[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 292
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(292): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 292
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_1[*]}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: F:/project_072_z/arria5_tst1.sdc Line: 292
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(292): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 292
Warning (332174): Ignored filter at arria5_tst1.sdc(293): *|altera_tse_mac_rx:U_RX|* could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 293
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(293): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 293
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_0[*]}] -to [get_registers {*|altera_tse_mac_rx:U_RX|*}] File: F:/project_072_z/arria5_tst1.sdc Line: 293
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(293): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 293
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(294): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 294
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_1[*]}] -to [get_registers {*|altera_tse_mac_rx:U_RX|*}] File: F:/project_072_z/arria5_tst1.sdc Line: 294
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(294): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 294
Warning (332174): Ignored filter at arria5_tst1.sdc(295): *|altera_tse_register_map:U_REG|frm_length[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 295
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(295): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 295
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|frm_length[*]}] -to [get_registers {*|altera_tse_mac_rx:U_RX|*}] File: F:/project_072_z/arria5_tst1.sdc Line: 295
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(295): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 295
Warning (332174): Ignored filter at arria5_tst1.sdc(296): *|altera_tse_reset_synchronizer:*|altera_tse_reset_synchronizer_chain*|clrn could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 296
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(296): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 296
    Info (332050): set_false_path -to [get_pins -nocase -compatibility_mode {*|altera_tse_reset_synchronizer:*|altera_tse_reset_synchronizer_chain*|clrn}] File: F:/project_072_z/arria5_tst1.sdc Line: 296
Warning (332174): Ignored filter at arria5_tst1.sdc(317): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv could not be matched with a port File: F:/project_072_z/arria5_tst1.sdc Line: 317
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(317): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 317
    Info (332050): set_max_delay -from [get_ports { eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000 File: F:/project_072_z/arria5_tst1.sdc Line: 317
Warning (332174): Ignored filter at arria5_tst1.sdc(318): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv could not be matched with a port File: F:/project_072_z/arria5_tst1.sdc Line: 318
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(318): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 318
    Info (332050): set_max_delay -from [get_ports { eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000 File: F:/project_072_z/arria5_tst1.sdc Line: 318
Warning (332174): Ignored filter at arria5_tst1.sdc(319): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN could not be matched with a port File: F:/project_072_z/arria5_tst1.sdc Line: 319
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(319): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 319
    Info (332050): set_max_delay -to [get_ports { eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] 20.000 File: F:/project_072_z/arria5_tst1.sdc Line: 319
Warning (332174): Ignored filter at arria5_tst1.sdc(320): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT could not be matched with a port File: F:/project_072_z/arria5_tst1.sdc Line: 320
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(320): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 320
    Info (332050): set_max_delay -from [get_ports { eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] 20.000 File: F:/project_072_z/arria5_tst1.sdc Line: 320
Warning (332174): Ignored filter at arria5_tst1.sdc(337): *altera_tse_false_path_marker:*|data_out_reg* could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 337
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(337): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 337
    Info (332050): set_max_delay -from [all_registers] -to [get_registers {*altera_tse_false_path_marker:*|data_out_reg*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 337
Warning (332174): Ignored filter at arria5_tst1.sdc(338): *altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 338
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(338): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 338
    Info (332050): set_max_delay -from [all_registers] -to [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 338
Warning (332174): Ignored filter at arria5_tst1.sdc(339): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 339
Warning (332174): Ignored filter at arria5_tst1.sdc(339): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 339
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(339): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 339
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 339
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(339): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 339
Warning (332174): Ignored filter at arria5_tst1.sdc(340): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 340
Warning (332174): Ignored filter at arria5_tst1.sdc(340): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 340
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(340): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 340
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 340
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(340): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 340
Warning (332174): Ignored filter at arria5_tst1.sdc(341): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 341
Warning (332174): Ignored filter at arria5_tst1.sdc(341): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 341
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(341): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 341
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 341
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(341): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 341
Warning (332174): Ignored filter at arria5_tst1.sdc(342): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 342
Warning (332174): Ignored filter at arria5_tst1.sdc(342): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 342
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(342): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 342
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 342
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(342): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 342
Warning (332174): Ignored filter at arria5_tst1.sdc(343): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 343
Warning (332174): Ignored filter at arria5_tst1.sdc(343): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 343
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(343): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 343
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 343
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(343): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 343
Warning (332174): Ignored filter at arria5_tst1.sdc(344): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 344
Warning (332174): Ignored filter at arria5_tst1.sdc(344): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 344
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(344): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 344
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 344
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(344): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 344
Warning (332174): Ignored filter at arria5_tst1.sdc(345): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 345
Warning (332174): Ignored filter at arria5_tst1.sdc(345): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 345
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(345): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 345
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 345
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(345): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 345
Warning (332174): Ignored filter at arria5_tst1.sdc(346): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 346
Warning (332174): Ignored filter at arria5_tst1.sdc(346): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 346
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(346): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 346
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 346
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(346): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 346
Warning (332174): Ignored filter at arria5_tst1.sdc(347): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 347
Warning (332174): Ignored filter at arria5_tst1.sdc(347): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 347
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(347): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 347
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 347
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(347): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 347
Warning (332174): Ignored filter at arria5_tst1.sdc(348): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 348
Warning (332174): Ignored filter at arria5_tst1.sdc(348): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 348
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(348): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 348
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 348
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(348): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 348
Warning (332174): Ignored filter at arria5_tst1.sdc(349): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 349
Warning (332174): Ignored filter at arria5_tst1.sdc(349): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 349
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(349): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 349
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 349
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(349): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 349
Warning (332174): Ignored filter at arria5_tst1.sdc(350): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 350
Warning (332174): Ignored filter at arria5_tst1.sdc(350): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 350
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(350): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 350
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 350
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(350): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 350
Warning (332174): Ignored filter at arria5_tst1.sdc(351): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 351
Warning (332174): Ignored filter at arria5_tst1.sdc(351): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 351
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(351): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 351
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 351
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(351): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 351
Warning (332174): Ignored filter at arria5_tst1.sdc(352): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 352
Warning (332174): Ignored filter at arria5_tst1.sdc(352): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 352
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(352): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 352
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 352
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(352): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 352
Warning (332174): Ignored filter at arria5_tst1.sdc(353): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 353
Warning (332174): Ignored filter at arria5_tst1.sdc(353): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 353
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(353): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 353
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 353
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(353): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 353
Warning (332174): Ignored filter at arria5_tst1.sdc(354): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 354
Warning (332174): Ignored filter at arria5_tst1.sdc(354): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 354
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(354): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 354
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 354
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(354): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 354
Warning (332174): Ignored filter at arria5_tst1.sdc(355): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 355
Warning (332174): Ignored filter at arria5_tst1.sdc(355): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 355
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(355): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 355
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 355
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(355): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 355
Warning (332174): Ignored filter at arria5_tst1.sdc(356): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 356
Warning (332174): Ignored filter at arria5_tst1.sdc(356): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 356
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(356): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 356
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 356
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(356): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 356
Warning (332174): Ignored filter at arria5_tst1.sdc(357): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 357
Warning (332174): Ignored filter at arria5_tst1.sdc(357): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 357
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(357): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 357
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 357
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(357): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 357
Warning (332174): Ignored filter at arria5_tst1.sdc(358): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 358
Warning (332174): Ignored filter at arria5_tst1.sdc(358): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 358
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(358): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 358
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 358
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(358): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 358
Warning (332174): Ignored filter at arria5_tst1.sdc(359): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 359
Warning (332174): Ignored filter at arria5_tst1.sdc(359): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 359
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(359): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 359
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 359
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(359): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 359
Warning (332174): Ignored filter at arria5_tst1.sdc(360): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 360
Warning (332174): Ignored filter at arria5_tst1.sdc(360): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 360
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(360): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 360
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 360
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(360): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 360
Warning (332174): Ignored filter at arria5_tst1.sdc(361): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 361
Warning (332174): Ignored filter at arria5_tst1.sdc(361): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 361
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(361): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 361
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 361
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(361): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 361
Warning (332174): Ignored filter at arria5_tst1.sdc(362): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 362
Warning (332174): Ignored filter at arria5_tst1.sdc(362): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 362
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(362): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 362
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 362
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(362): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 362
Warning (332174): Ignored filter at arria5_tst1.sdc(363): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 363
Warning (332174): Ignored filter at arria5_tst1.sdc(363): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 363
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(363): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 363
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 363
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(363): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 363
Warning (332174): Ignored filter at arria5_tst1.sdc(364): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 364
Warning (332174): Ignored filter at arria5_tst1.sdc(364): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 364
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(364): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 364
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 364
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(364): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 364
Warning (332174): Ignored filter at arria5_tst1.sdc(365): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 365
Warning (332174): Ignored filter at arria5_tst1.sdc(365): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 365
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(365): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 365
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 365
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(365): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 365
Warning (332174): Ignored filter at arria5_tst1.sdc(366): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 366
Warning (332174): Ignored filter at arria5_tst1.sdc(366): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 366
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(366): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 366
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 366
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(366): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 366
Warning (332174): Ignored filter at arria5_tst1.sdc(367): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 367
Warning (332174): Ignored filter at arria5_tst1.sdc(367): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 367
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(367): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 367
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 367
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(367): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 367
Warning (332174): Ignored filter at arria5_tst1.sdc(368): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 368
Warning (332174): Ignored filter at arria5_tst1.sdc(368): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 368
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(368): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 368
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 368
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(368): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 368
Warning (332174): Ignored filter at arria5_tst1.sdc(369): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 369
Warning (332174): Ignored filter at arria5_tst1.sdc(369): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 369
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(369): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 369
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 369
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(369): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 369
Warning (332174): Ignored filter at arria5_tst1.sdc(370): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 370
Warning (332174): Ignored filter at arria5_tst1.sdc(370): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 370
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(370): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 370
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 370
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(370): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 370
Warning (332174): Ignored filter at arria5_tst1.sdc(371): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 371
Warning (332174): Ignored filter at arria5_tst1.sdc(371): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 371
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(371): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 371
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 371
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(371): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 371
Warning (332174): Ignored filter at arria5_tst1.sdc(372): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 372
Warning (332174): Ignored filter at arria5_tst1.sdc(372): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 372
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(372): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 372
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 372
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(372): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 372
Warning (332174): Ignored filter at arria5_tst1.sdc(373): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 373
Warning (332174): Ignored filter at arria5_tst1.sdc(373): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 373
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(373): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 373
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 373
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(373): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 373
Warning (332174): Ignored filter at arria5_tst1.sdc(374): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 374
Warning (332174): Ignored filter at arria5_tst1.sdc(374): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 374
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(374): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 374
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 374
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(374): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 374
Warning (332174): Ignored filter at arria5_tst1.sdc(375): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 375
Warning (332174): Ignored filter at arria5_tst1.sdc(375): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 375
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(375): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 375
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 375
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(375): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 375
Warning (332174): Ignored filter at arria5_tst1.sdc(376): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 376
Warning (332174): Ignored filter at arria5_tst1.sdc(376): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 376
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(376): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 376
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 376
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(376): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 376
Warning (332174): Ignored filter at arria5_tst1.sdc(377): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 377
Warning (332174): Ignored filter at arria5_tst1.sdc(377): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 377
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(377): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 377
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 377
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(377): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 377
Warning (332174): Ignored filter at arria5_tst1.sdc(378): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 378
Warning (332174): Ignored filter at arria5_tst1.sdc(378): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 378
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(378): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 378
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*]}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 378
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(378): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 378
Warning (332174): Ignored filter at arria5_tst1.sdc(379): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 379
Warning (332174): Ignored filter at arria5_tst1.sdc(379): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 379
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(379): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 379
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 379
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(379): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 379
Warning (332174): Ignored filter at arria5_tst1.sdc(380): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 380
Warning (332174): Ignored filter at arria5_tst1.sdc(380): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 380
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(380): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 380
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 380
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(380): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 380
Warning (332174): Ignored filter at arria5_tst1.sdc(381): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 381
Warning (332174): Ignored filter at arria5_tst1.sdc(381): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 381
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(381): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 381
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 381
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(381): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 381
Warning (332174): Ignored filter at arria5_tst1.sdc(382): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 382
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(382): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 382
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 382
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(382): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 382
Warning (332174): Ignored filter at arria5_tst1.sdc(383): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 383
Warning (332174): Ignored filter at arria5_tst1.sdc(383): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 383
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(383): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 383
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 383
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(383): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 383
Warning (332174): Ignored filter at arria5_tst1.sdc(384): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 384
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(384): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 384
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 384
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(384): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 384
Warning (332174): Ignored filter at arria5_tst1.sdc(385): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 385
Warning (332174): Ignored filter at arria5_tst1.sdc(385): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 385
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(385): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 385
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 385
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(385): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 385
Warning (332174): Ignored filter at arria5_tst1.sdc(386): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 386
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(386): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 386
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 386
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(386): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 386
Warning (332174): Ignored filter at arria5_tst1.sdc(387): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 387
Warning (332174): Ignored filter at arria5_tst1.sdc(387): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 387
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(387): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 387
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 387
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(387): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 387
Warning (332174): Ignored filter at arria5_tst1.sdc(388): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 388
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(388): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 388
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 388
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(388): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 388
Warning (332174): Ignored filter at arria5_tst1.sdc(389): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 389
Warning (332174): Ignored filter at arria5_tst1.sdc(389): *altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 389
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(389): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 389
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 389
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(389): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 389
Warning (332174): Ignored filter at arria5_tst1.sdc(390): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 390
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(390): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 390
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 390
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(390): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 390
Warning (332174): Ignored filter at arria5_tst1.sdc(391): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 391
Warning (332174): Ignored filter at arria5_tst1.sdc(391): *altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1* could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 391
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(391): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 391
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 391
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(391): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 391
Warning (332174): Ignored filter at arria5_tst1.sdc(392): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 392
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(392): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 392
    Info (332050): set_max_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 392
Warning (332049): Ignored set_max_delay at arria5_tst1.sdc(392): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 392
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(401): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 401
    Info (332050): set_min_delay -from [get_ports { eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000 File: F:/project_072_z/arria5_tst1.sdc Line: 401
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(402): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 402
    Info (332050): set_min_delay -from [get_ports { eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000 File: F:/project_072_z/arria5_tst1.sdc Line: 402
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(403): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 403
    Info (332050): set_min_delay -to [get_ports { eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] -10.000 File: F:/project_072_z/arria5_tst1.sdc Line: 403
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(404): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 404
    Info (332050): set_min_delay -from [get_ports { eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] -10.000 File: F:/project_072_z/arria5_tst1.sdc Line: 404
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(421): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 421
    Info (332050): set_min_delay -from [all_registers] -to [get_registers {*altera_tse_false_path_marker:*|data_out_reg*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 421
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(422): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 422
    Info (332050): set_min_delay -from [all_registers] -to [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 422
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(423): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 423
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 423
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(423): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 423
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(424): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 424
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 424
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(424): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 424
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(425): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 425
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 425
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(425): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 425
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(426): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 426
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 426
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(426): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 426
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(427): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 427
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 427
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(427): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 427
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(428): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 428
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 428
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(428): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 428
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(429): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 429
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 429
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(429): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 429
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(430): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 430
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 430
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(430): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 430
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(431): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 431
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 431
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(431): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 431
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(432): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 432
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 432
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(432): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 432
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(433): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 433
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 433
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(433): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 433
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(434): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 434
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 434
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(434): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 434
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(435): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 435
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 435
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(435): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 435
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(436): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 436
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 436
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(436): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 436
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(437): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 437
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 437
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(437): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 437
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(438): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 438
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 438
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(438): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 438
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(439): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 439
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 439
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(439): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 439
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(440): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 440
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 440
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(440): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 440
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(441): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 441
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 441
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(441): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 441
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(442): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 442
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 442
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(442): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 442
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(443): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 443
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 443
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(443): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 443
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(444): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 444
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 444
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(444): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 444
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(445): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 445
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 445
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(445): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 445
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(446): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 446
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 446
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(446): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 446
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(447): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 447
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 447
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(447): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 447
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(448): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 448
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 448
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(448): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 448
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(449): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 449
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 449
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(449): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 449
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(450): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 450
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 450
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(450): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 450
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(451): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 451
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 451
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(451): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 451
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(452): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 452
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 452
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(452): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 452
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(453): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 453
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 453
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(453): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 453
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(454): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 454
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 454
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(454): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 454
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(455): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 455
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 455
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(455): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 455
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(456): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 456
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 456
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(456): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 456
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(457): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 457
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 457
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(457): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 457
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(458): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 458
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 458
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(458): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 458
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(459): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 459
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 459
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(459): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 459
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(460): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 460
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 460
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(460): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 460
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(461): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 461
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 461
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(461): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 461
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(462): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 462
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*]}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 462
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(462): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 462
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(463): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 463
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 463
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(463): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 463
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(464): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 464
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_toggle_flopped}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 464
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(464): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 464
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(465): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 465
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 465
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(465): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 465
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(466): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 466
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 466
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(466): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 466
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(467): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 467
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 467
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(467): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 467
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(468): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 468
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 468
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(468): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 468
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(469): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 469
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 469
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(469): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 469
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(470): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 470
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 470
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(470): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 470
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(471): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 471
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 471
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(471): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 471
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(472): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 472
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 472
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(472): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 472
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(473): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 473
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 473
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(473): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 473
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(474): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 474
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 474
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(474): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 474
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(475): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 475
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 475
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(475): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 475
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(476): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 476
    Info (332050): set_min_delay -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] -100.000 File: F:/project_072_z/arria5_tst1.sdc Line: 476
Warning (332049): Ignored set_min_delay at arria5_tst1.sdc(476): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 476
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(489): argument -to with value [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 489
    Info (332050): set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*|q}] -to [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}] File: F:/project_072_z/arria5_tst1.sdc Line: 489
Warning (332174): Ignored filter at arria5_tst1.sdc(490): *altera_tse_clock_crosser:*|in_data_toggle|q could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 490
Warning (332174): Ignored filter at arria5_tst1.sdc(490): *altera_tse_clock_crosser:*|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 490
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(490): argument -from with value [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_toggle|q}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 490
    Info (332050): set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_toggle|q}] -to [get_registers {*altera_tse_clock_crosser:*|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] File: F:/project_072_z/arria5_tst1.sdc Line: 490
Warning (332174): Ignored filter at arria5_tst1.sdc(491): *altera_tse_clock_crosser:*|in_data_buffer[*]|q could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 491
Warning (332174): Ignored filter at arria5_tst1.sdc(491): *altera_tse_clock_crosser:*|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 491
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(491): argument -from with value [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_buffer[*]|q}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 491
    Info (332050): set_net_delay -max 4.000 -from [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_buffer[*]|q}] -to [get_registers {*altera_tse_clock_crosser:*|out_data_buffer[*]}] File: F:/project_072_z/arria5_tst1.sdc Line: 491
Warning (332174): Ignored filter at arria5_tst1.sdc(492): *altera_tse_clock_crosser:*|out_data_toggle_flopped|q could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 492
Warning (332174): Ignored filter at arria5_tst1.sdc(492): *altera_tse_clock_crosser:*|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 492
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(492): argument -from with value [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|out_data_toggle_flopped|q}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 492
    Info (332050): set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|out_data_toggle_flopped|q}] -to [get_registers {*altera_tse_clock_crosser:*|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:*|din_s1}] File: F:/project_072_z/arria5_tst1.sdc Line: 492
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(493): argument -to with value [get_registers {*altera_tse_false_path_marker:*|data_out_reg*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 493
    Info (332050): set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*|q}] -to [get_registers {*altera_tse_false_path_marker:*|data_out_reg*}] File: F:/project_072_z/arria5_tst1.sdc Line: 493
Warning (332174): Ignored filter at arria5_tst1.sdc(494): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 494
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(494): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 494
    Info (332050): set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] File: F:/project_072_z/arria5_tst1.sdc Line: 494
Warning (332174): Ignored filter at arria5_tst1.sdc(495): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 495
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(495): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 495
    Info (332050): set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] File: F:/project_072_z/arria5_tst1.sdc Line: 495
Warning (332174): Ignored filter at arria5_tst1.sdc(496): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 496
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(496): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 496
    Info (332050): set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] File: F:/project_072_z/arria5_tst1.sdc Line: 496
Warning (332174): Ignored filter at arria5_tst1.sdc(497): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 497
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(497): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 497
    Info (332050): set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] File: F:/project_072_z/arria5_tst1.sdc Line: 497
Warning (332174): Ignored filter at arria5_tst1.sdc(498): *altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 498
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(498): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 498
    Info (332050): set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] File: F:/project_072_z/arria5_tst1.sdc Line: 498
Warning (332174): Ignored filter at arria5_tst1.sdc(499): *altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 499
Warning (332049): Ignored set_net_delay at arria5_tst1.sdc(499): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 499
    Info (332050): set_net_delay -max 6.000 -from [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] File: F:/project_072_z/arria5_tst1.sdc Line: 499
Warning (332174): Ignored filter at arria5_tst1.sdc(506): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 506
Warning (332174): Ignored filter at arria5_tst1.sdc(506): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 506
Warning (332174): Ignored filter at arria5_tst1.sdc(506): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 506
Warning (332174): Ignored filter at arria5_tst1.sdc(506): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 506
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(506): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 506
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 506
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(506): Argument -to with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 506
Warning (332174): Ignored filter at arria5_tst1.sdc(507): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 507
Warning (332174): Ignored filter at arria5_tst1.sdc(507): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 507
Warning (332174): Ignored filter at arria5_tst1.sdc(507): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 507
Warning (332174): Ignored filter at arria5_tst1.sdc(507): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 507
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(507): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 507
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 507
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(507): Argument -to with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 507
Warning (332174): Ignored filter at arria5_tst1.sdc(508): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 508
Warning (332174): Ignored filter at arria5_tst1.sdc(508): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 508
Warning (332174): Ignored filter at arria5_tst1.sdc(508): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 508
Warning (332174): Ignored filter at arria5_tst1.sdc(508): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 508
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(508): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 508
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 508
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(508): Argument -to with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 508
Warning (332174): Ignored filter at arria5_tst1.sdc(509): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 509
Warning (332174): Ignored filter at arria5_tst1.sdc(509): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 509
Warning (332174): Ignored filter at arria5_tst1.sdc(509): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 509
Warning (332174): Ignored filter at arria5_tst1.sdc(509): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 509
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(509): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 509
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 509
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(509): Argument -to with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 509
Warning (332174): Ignored filter at arria5_tst1.sdc(510): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 510
Warning (332174): Ignored filter at arria5_tst1.sdc(510): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 510
Warning (332174): Ignored filter at arria5_tst1.sdc(510): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 510
Warning (332174): Ignored filter at arria5_tst1.sdc(510): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 510
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(510): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 510
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 510
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(510): Argument -to with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 510
Warning (332174): Ignored filter at arria5_tst1.sdc(511): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 511
Warning (332174): Ignored filter at arria5_tst1.sdc(511): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 511
Warning (332174): Ignored filter at arria5_tst1.sdc(511): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 511
Warning (332174): Ignored filter at arria5_tst1.sdc(511): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 511
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(511): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 511
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 511
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(511): Argument -to with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 511
Warning (332174): Ignored filter at arria5_tst1.sdc(512): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 512
Warning (332174): Ignored filter at arria5_tst1.sdc(512): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 512
Warning (332174): Ignored filter at arria5_tst1.sdc(512): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 512
Warning (332174): Ignored filter at arria5_tst1.sdc(512): eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 512
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(512): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 512
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 512
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(512): Argument -to with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 512
Warning (332174): Ignored filter at arria5_tst1.sdc(513): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 513
Warning (332174): Ignored filter at arria5_tst1.sdc(513): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 513
Warning (332174): Ignored filter at arria5_tst1.sdc(513): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 513
Warning (332174): Ignored filter at arria5_tst1.sdc(513): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 513
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(513): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 513
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 513
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(513): Argument -to with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 513
Warning (332174): Ignored filter at arria5_tst1.sdc(514): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 514
Warning (332174): Ignored filter at arria5_tst1.sdc(514): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 514
Warning (332174): Ignored filter at arria5_tst1.sdc(514): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 514
Warning (332174): Ignored filter at arria5_tst1.sdc(514): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 514
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(514): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 514
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 514
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(514): Argument -to with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 514
Warning (332174): Ignored filter at arria5_tst1.sdc(515): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 515
Warning (332174): Ignored filter at arria5_tst1.sdc(515): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 515
Warning (332174): Ignored filter at arria5_tst1.sdc(515): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 515
Warning (332174): Ignored filter at arria5_tst1.sdc(515): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 515
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(515): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 515
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 515
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(515): Argument -to with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 515
Warning (332174): Ignored filter at arria5_tst1.sdc(516): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 516
Warning (332174): Ignored filter at arria5_tst1.sdc(516): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 516
Warning (332174): Ignored filter at arria5_tst1.sdc(516): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 516
Warning (332174): Ignored filter at arria5_tst1.sdc(516): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 516
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(516): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 516
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 516
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(516): Argument -to with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 516
Warning (332174): Ignored filter at arria5_tst1.sdc(517): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 517
Warning (332174): Ignored filter at arria5_tst1.sdc(517): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 517
Warning (332174): Ignored filter at arria5_tst1.sdc(517): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 517
Warning (332174): Ignored filter at arria5_tst1.sdc(517): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 517
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(517): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 517
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 517
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(517): Argument -to with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 517
Warning (332174): Ignored filter at arria5_tst1.sdc(518): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 518
Warning (332174): Ignored filter at arria5_tst1.sdc(518): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 518
Warning (332174): Ignored filter at arria5_tst1.sdc(518): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 518
Warning (332174): Ignored filter at arria5_tst1.sdc(518): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 518
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(518): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 518
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 518
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(518): Argument -to with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 518
Warning (332174): Ignored filter at arria5_tst1.sdc(519): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 519
Warning (332174): Ignored filter at arria5_tst1.sdc(519): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 519
Warning (332174): Ignored filter at arria5_tst1.sdc(519): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 519
Warning (332174): Ignored filter at arria5_tst1.sdc(519): eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*] could not be matched with a register File: F:/project_072_z/arria5_tst1.sdc Line: 519
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(519): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 519
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_toggle eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|in_data_buffer[*]}] -to [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 519
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(519): Argument -to with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:*|din_s1 eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|altera_tse_clock_crosser:i_partner_ability_clock_crosser|out_data_buffer[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 519
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(520): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 520
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 520
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(520): Argument -to with value [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 520
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(521): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 521
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 521
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(521): Argument -to with value [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 521
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(522): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 522
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 522
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(522): Argument -to with value [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 522
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(523): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 523
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 523
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(523): Argument -to with value [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 523
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(524): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 524
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 524
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(524): Argument -to with value [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 524
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(525): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 525
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 525
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(525): Argument -to with value [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 525
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(526): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 526
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 526
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(526): Argument -to with value [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 526
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(527): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 527
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 527
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(527): Argument -to with value [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 527
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(528): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 528
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 528
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(528): Argument -to with value [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 528
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(529): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 529
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 529
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(529): Argument -to with value [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 529
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(530): Argument -from with value [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 530
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 530
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(530): Argument -to with value [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 530
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(531): Argument -from with value [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 531
    Info (332050): set_max_skew -from [get_registers {eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500  File: F:/project_072_z/arria5_tst1.sdc Line: 531
Warning (332049): Ignored set_max_skew at arria5_tst1.sdc(531): Argument -to with value [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] contains zero elements File: F:/project_072_z/arria5_tst1.sdc Line: 531
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SDC1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332104): Reading SDC File: 'phy_reconfig/av_xcvr_reconfig.sdc'
Warning (332174): Ignored filter at av_xcvr_reconfig.sdc(42): *|basic|a5|reg_init[0]|clk could not be matched with a pin File: F:/project_072_z/phy_reconfig/av_xcvr_reconfig.sdc Line: 42
Info (332104): Reading SDC File: 'phy_reconfig/altera_reset_controller.sdc'
Critical Warning (332012): Synopsys Design Constraints File file not found: 'arria_5_072.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332104): Reading SDC File: 'reconfig_phy1/av_xcvr_reconfig.sdc'
Info (332104): Reading SDC File: 'reconfig_phy1/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'eth1/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'eth1/altera_eth_tse_pcs_pma_phyip.sdc'
Warning (332049): Ignored set_net_delay at altera_eth_tse_pcs_pma_phyip.sdc(27): argument -to with value [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 27
    Info (332050): set_net_delay -from [get_pins -compatibility_mode ${from_reg}|q] -to [get_registers ${to_reg}] -max $max_net_delay File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 27
Warning (332049): Ignored set_max_delay at altera_eth_tse_pcs_pma_phyip.sdc(34): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 34
    Info (332050): set_max_delay -from [get_registers ${from_reg}] -to [get_registers ${to_reg}] 8ns File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 34
Warning (332049): Ignored set_min_delay at altera_eth_tse_pcs_pma_phyip.sdc(35): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 35
    Info (332050): set_min_delay -from [get_registers ${from_reg}] -to [get_registers ${to_reg}] -100ns File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 35
Warning (332049): Ignored set_net_delay at altera_eth_tse_pcs_pma_phyip.sdc(105): argument -from with value [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_toggle|q}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 105
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${module_name}:*|${from_reg1}|q]    -to [get_registers *${module_name}:*|${to_reg1}] -max $max_delay1 File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 105
Warning (332049): Ignored set_net_delay at altera_eth_tse_pcs_pma_phyip.sdc(106): argument -from with value [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|in_data_buffer[*]|q}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 106
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${module_name}:*|${from_reg2}[*]|q] -to [get_registers *${module_name}:*|${to_reg2}[*]] -max $max_delay2 File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 106
Warning (332049): Ignored set_net_delay at altera_eth_tse_pcs_pma_phyip.sdc(107): argument -from with value [get_pins -compatibility_mode {*altera_tse_clock_crosser:*|out_data_toggle_flopped|q}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 107
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${module_name}:*|${from_reg3}|q]    -to [get_registers *${module_name}:*|${to_reg3}] -max $max_delay3 File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 107
Warning (332174): Ignored filter at altera_eth_tse_pcs_pma_phyip.sdc(149): *altera_tse_clock_crosser:*|in_data_toggle could not be matched with a register File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 149
Warning (332049): Ignored set_max_delay at altera_eth_tse_pcs_pma_phyip.sdc(149): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 149
    Info (332050): set_max_delay -from [get_registers *${module_name}:*|${from_reg1}]    -to [get_registers *${module_name}:*|${to_reg1}] 8ns File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 149
Warning (332049): Ignored set_max_delay at altera_eth_tse_pcs_pma_phyip.sdc(149): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 149
Warning (332049): Ignored set_min_delay at altera_eth_tse_pcs_pma_phyip.sdc(150): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 150
    Info (332050): set_min_delay -from [get_registers *${module_name}:*|${from_reg1}]    -to [get_registers *${module_name}:*|${to_reg1}] -100ns File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 150
Warning (332049): Ignored set_min_delay at altera_eth_tse_pcs_pma_phyip.sdc(150): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 150
Warning (332174): Ignored filter at altera_eth_tse_pcs_pma_phyip.sdc(152): *altera_tse_clock_crosser:*|in_data_buffer[*] could not be matched with a register File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 152
Warning (332049): Ignored set_max_delay at altera_eth_tse_pcs_pma_phyip.sdc(152): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 152
    Info (332050): set_max_delay -from [get_registers *${module_name}:*|${from_reg2}[*]] -to [get_registers *${module_name}:*|${to_reg2}[*]] 8ns File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 152
Warning (332049): Ignored set_max_delay at altera_eth_tse_pcs_pma_phyip.sdc(152): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 152
Warning (332049): Ignored set_min_delay at altera_eth_tse_pcs_pma_phyip.sdc(153): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 153
    Info (332050): set_min_delay -from [get_registers *${module_name}:*|${from_reg2}[*]] -to [get_registers *${module_name}:*|${to_reg2}[*]] -100ns File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 153
Warning (332049): Ignored set_min_delay at altera_eth_tse_pcs_pma_phyip.sdc(153): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 153
Warning (332174): Ignored filter at altera_eth_tse_pcs_pma_phyip.sdc(155): *altera_tse_clock_crosser:*|out_data_toggle_flopped could not be matched with a register File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 155
Warning (332049): Ignored set_max_delay at altera_eth_tse_pcs_pma_phyip.sdc(155): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 155
    Info (332050): set_max_delay -from [get_registers *${module_name}:*|${from_reg3}]    -to [get_registers *${module_name}:*|${to_reg3}] 8ns File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 155
Warning (332049): Ignored set_max_delay at altera_eth_tse_pcs_pma_phyip.sdc(155): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 155
Warning (332049): Ignored set_min_delay at altera_eth_tse_pcs_pma_phyip.sdc(156): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 156
    Info (332050): set_min_delay -from [get_registers *${module_name}:*|${from_reg3}]    -to [get_registers *${module_name}:*|${to_reg3}] -100ns File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 156
Warning (332049): Ignored set_min_delay at altera_eth_tse_pcs_pma_phyip.sdc(156): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 156
Warning (332049): Ignored set_net_delay at altera_eth_tse_pcs_pma_phyip.sdc(27): argument -to with value [get_registers {*altera_tse_false_path_marker:*|data_out_reg*}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 27
    Info (332050): set_net_delay -from [get_pins -compatibility_mode ${from_reg}|q] -to [get_registers ${to_reg}] -max $max_net_delay File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 27
Warning (332049): Ignored set_max_delay at altera_eth_tse_pcs_pma_phyip.sdc(34): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 34
    Info (332050): set_max_delay -from [get_registers ${from_reg}] -to [get_registers ${to_reg}] 8ns File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 34
Warning (332049): Ignored set_min_delay at altera_eth_tse_pcs_pma_phyip.sdc(35): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 35
    Info (332050): set_min_delay -from [get_registers ${from_reg}] -to [get_registers ${to_reg}] -100ns File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.sdc Line: 35
Info (332104): Reading SDC File: 'eth1/altera_eth_tse_mac.sdc'
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(30): argument -to with value [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 30
    Info (332050): set_net_delay -from [get_pins -compatibility_mode ${from_reg}|q] -to [get_registers ${to_reg}] -max $max_net_delay File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 30
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(37): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 37
    Info (332050): set_max_delay -from [get_registers ${from_reg}] -to [get_registers ${to_reg}] 8ns File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 37
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(38): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 38
    Info (332050): set_min_delay -from [get_registers ${from_reg}] -to [get_registers ${to_reg}] -100ns File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 38
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 178
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|command_config[9]}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 178
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(178): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 178
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 179
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_0[*]}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 179
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(179): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 179
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 180
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_1[*]}] -to [get_registers {*|altera_tse_mac_tx:U_TX|*}] File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 180
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(180): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 180
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 182
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_0[*]}] -to [get_registers {*|altera_tse_mac_rx:U_RX|*}] File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 182
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(182): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 182
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 183
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|mac_1[*]}] -to [get_registers {*|altera_tse_mac_rx:U_RX|*}] File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 183
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(183): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 183
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 184
    Info (332050): set_false_path -from [get_registers {*|altera_tse_register_map:U_REG|frm_length[*]}] -to [get_registers {*|altera_tse_mac_rx:U_RX|*}] File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 184
Warning (332049): Ignored set_false_path at altera_eth_tse_mac.sdc(184): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 184
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*] could not be matched with a register File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
    Info (332050): set_max_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] 8ns File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 84
    Info (332050): set_min_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] -100ns File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
    Info (332050): set_max_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] 8ns File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 84
    Info (332050): set_min_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] -100ns File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*] could not be matched with a register File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
    Info (332050): set_max_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] 8ns File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 84
    Info (332050): set_min_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] -100ns File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
    Info (332050): set_max_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] 8ns File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 84
    Info (332050): set_min_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] -100ns File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*] could not be matched with a register File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
    Info (332050): set_max_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] 8ns File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 84
    Info (332050): set_min_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] -100ns File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_net_delay at altera_eth_tse_mac.sdc(53): argument -from with value [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}] contains zero elements File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
    Info (332050): set_net_delay -from [get_pins -compatibility_mode *${from_path}|${from_reg}[*]|q] -to [get_registers *${to_path}|${to_reg}*] -max $max_net_delay File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 53
Warning (332174): Ignored filter at altera_eth_tse_mac.sdc(83): *altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*] could not be matched with a register File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
    Info (332050): set_max_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] 8ns File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_max_delay at altera_eth_tse_mac.sdc(83): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 83
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <from> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 84
    Info (332050): set_min_delay -from [get_registers *${from_path}|${from_reg}[*]] -to [get_registers *${to_path}|${to_reg}*] -100ns File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 84
Warning (332049): Ignored set_min_delay at altera_eth_tse_mac.sdc(84): Argument <to> is an empty collection File: F:/project_072_z/eth1/altera_eth_tse_mac.sdc Line: 84
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was not created.
    Warning (332034): Specified master clock: pll240_120_ADC1|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk not found on or feeding the specified source node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk was not created.
    Warning (332034): Specified master clock: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp not found on or feeding the specified source node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk was not created.
    Warning (332034): Specified master clock: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp not found on or feeding the specified source node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs
Warning (332060): Node: SPI4_SCK_MK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DMA_SPI:spi1|REG_SPI[276] is being clocked by SPI4_SCK_MK
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): From: pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): From: pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll_96_dac1|pll_96_48_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
    Warning (332056): Node: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.333
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) to pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) (hold)
    Critical Warning (332169): From pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) to pll_1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) (hold)
Critical Warning (308060): (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 415 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "Block_write_spi:spi_PWRDN|data_out[4]" File: F:/project_072_z/block_write_spi.v Line: 59
    Critical Warning (308012): Node  "Block_write_spi:spi_PWRDN|data_out[5]" File: F:/project_072_z/block_write_spi.v Line: 59
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[276]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[275]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[274]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[273]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[272]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[271]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[270]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[269]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[268]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[267]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[266]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[265]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[264]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[263]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[262]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[261]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[260]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[259]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[258]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[257]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[256]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[255]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[254]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[253]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[252]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[251]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[250]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[249]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Critical Warning (308067): (High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 408 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[276]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[275]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[274]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[273]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[272]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[271]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[270]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[269]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[268]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[267]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[266]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[265]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[264]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[263]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[262]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[261]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[260]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[259]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[258]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[257]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[256]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[255]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[254]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[253]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[252]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[251]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[250]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[249]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[248]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Critical Warning (308012): Node  "DMA_SPI:spi1|REG_SPI[247]" File: F:/project_072_z/DMA_SPI.sv Line: 46
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 2 nodes related to this rule.
    Warning (308010): Node  "pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Warning (308010): Node  "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (308022): (Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 3 node(s) related to this rule.
    Warning (308010): Node  "pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Warning (308010): Node  "pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Warning (308010): Node  "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (308071): (Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule.
    Warning (308010): Node  "DMA_SPI:spi1|REG_SPI (Bus)" File: F:/project_072_z/DMA_SPI.sv Line: 46
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 102 node(s) with highest fan-out.
    Info (308011): Node  "pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 413
    Info (308011): Node  "Equal0~6" File: F:/project_072_z/arria5_tst1.v Line: 2865
    Info (308011): Node  "pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 413
    Info (308011): Node  "adc2_jesd_rcv:adc2|adc2_align:al2|step~32" File: F:/project_072_z/adc2_align.v Line: 57
    Info (308011): Node  "r_rst_adc2_align" File: F:/project_072_z/arria5_tst1.v Line: 1494
    Info (308011): Node  "pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 413
    Info (308011): Node  "rst:reset008|altshift_taps:a_rtl_0|shift_taps_6ou:auto_generated|altsyncram_8l91:altsyncram5|ram_block6a2" File: F:/project_072_z/db/altsyncram_8l91.tdf Line: 100
    Info (308011): Node  "rst:reset008|altshift_taps:a_rtl_0|shift_taps_6ou:auto_generated|altsyncram_8l91:altsyncram5|ram_block6a0" File: F:/project_072_z/db/altsyncram_8l91.tdf Line: 40
    Info (308011): Node  "rst:reset008|altshift_taps:a_rtl_0|shift_taps_6ou:auto_generated|altsyncram_8l91:altsyncram5|ram_block6a1" File: F:/project_072_z/db/altsyncram_8l91.tdf Line: 70
    Info (308011): Node  "rst:reset008|altshift_taps:a_rtl_0|shift_taps_6ou:auto_generated|altsyncram_8l91:altsyncram5|ram_block6a3" File: F:/project_072_z/db/altsyncram_8l91.tdf Line: 130
    Info (308011): Node  "adc2_jesd_rcv:adc2|adc2_align:al1|step~32" File: F:/project_072_z/adc2_align.v Line: 57
    Info (308011): Node  "r_rst_adc1_align" File: F:/project_072_z/arria5_tst1.v Line: 1494
    Info (308011): Node  "adc1_jesd_rcv:adc1|adc1_align:al2|step~32" File: F:/project_072_z/adc1_align.v Line: 57
    Info (308011): Node  "adc1_jesd_rcv:adc1|adc1_align:al1|step~32" File: F:/project_072_z/adc1_align.v Line: 57
    Info (308011): Node  "reset_long:rst_mk|sch[24]~0" File: F:/project_072_z/reset_long.v Line: 38
    Info (308011): Node  "comb~0"
    Info (308011): Node  "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 413
    Info (308011): Node  "rst:reset_u1_1|altshift_taps:a_rtl_0|shift_taps_3ou:auto_generated|altsyncram_1l91:altsyncram5|ram_block6a2" File: F:/project_072_z/db/altsyncram_1l91.tdf Line: 100
    Info (308011): Node  "rst:reset_u1_1|altshift_taps:a_rtl_0|shift_taps_3ou:auto_generated|altsyncram_1l91:altsyncram5|ram_block6a1" File: F:/project_072_z/db/altsyncram_1l91.tdf Line: 70
    Info (308011): Node  "rst:reset_u1_1|altshift_taps:a_rtl_0|shift_taps_3ou:auto_generated|altsyncram_1l91:altsyncram5|ram_block6a0" File: F:/project_072_z/db/altsyncram_1l91.tdf Line: 40
    Info (308011): Node  "SPI4_SCK_MK~inputCLKENA0" File: F:/project_072_z/arria5_tst1.v Line: 145
    Info (308011): Node  "DMA_SPI:spi1|FLAG_SPI_DATA_OK" File: F:/project_072_z/DMA_SPI.sv Line: 40
    Info (308011): Node  "~GND"
    Info (308011): Node  "master_start:sync1|temp_TIMER1[28]~0" File: F:/project_072_z/master_start.sv Line: 166
    Info (308011): Node  "master_start:sync1|Equal6~1" File: F:/project_072_z/master_start.sv Line: 198
    Info (308011): Node  "master_start:sync1|reg_MEM_N_impuls[6]~0" File: F:/project_072_z/master_start.sv Line: 107
    Info (308011): Node  "wcm:wcm1|FLAG_CLR_COMMAND~0" File: F:/project_072_z/writer_com_mem.sv Line: 66
    Info (308011): Node  "wcm:wcm1|w_REG_DATA[98]~1" File: F:/project_072_z/writer_com_mem.sv Line: 333
    Info (308011): Node  "DMA_SPI:spi1|FLAG_SPI_WR" File: F:/project_072_z/DMA_SPI.sv Line: 64
    Info (308011): Node  "master_start:sync1|TIME_MASTER[12]~0" File: F:/project_072_z/master_start.sv Line: 79
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 413
    Info (308011): Node  "pll_96_48:pll_96_dac1|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 413
    Info (308011): Node  "dds_chirp:dds1|reg_rst_n" File: F:/project_072_z/dds_chirp.sv Line: 19
    Info (308011): Node  "pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 413
    Info (308011): Node  "pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 413
    Info (308011): Node  "dds_chirp:dds1|DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|xordvalue[3]~0" File: F:/project_072_z/DDS_48_v1/synthesis/submodules/cordic_sxor_1p_lpm.v Line: 57
    Info (308011): Node  "dds_chirp:dds1|reg_clk_en" File: F:/project_072_z/dds_chirp.sv Line: 20
    Info (308011): Node  "DMA_SPI:spi1|FLAG_SPI_DATA_OK" File: F:/project_072_z/DMA_SPI.sv Line: 40
    Info (308011): Node  "rst:reset_u1_1|altshift_taps:a_rtl_0|shift_taps_3ou:auto_generated|altsyncram_1l91:altsyncram5|ram_block6a2" File: F:/project_072_z/db/altsyncram_1l91.tdf Line: 100
    Info (308011): Node  "rst:reset_u1_1|altshift_taps:a_rtl_0|shift_taps_3ou:auto_generated|altsyncram_1l91:altsyncram5|ram_block6a1" File: F:/project_072_z/db/altsyncram_1l91.tdf Line: 70
    Info (308011): Node  "DMA_SPI:spi1|FLAG_SPI_WR" File: F:/project_072_z/DMA_SPI.sv Line: 64
    Info (308011): Node  "send_to_uart:tst_u1|MEM[407]~0" File: F:/project_072_z/send_to_uart.sv Line: 27
    Info (308011): Node  "SPI4_SCK_MK~inputCLKENA0" File: F:/project_072_z/arria5_tst1.v Line: 145
    Info (308011): Node  "rst:reset_u1_1|altshift_taps:a_rtl_0|shift_taps_3ou:auto_generated|altsyncram_1l91:altsyncram5|ram_block6a0" File: F:/project_072_z/db/altsyncram_1l91.tdf Line: 40
    Info (308011): Node  "master_start:sync1|reg_MEM_N_impuls[6]~0" File: F:/project_072_z/master_start.sv Line: 107
    Info (308011): Node  "wcm:wcm1|w_REG_DATA[98]~1" File: F:/project_072_z/writer_com_mem.sv Line: 333
    Info (308011): Node  "wcm:wcm1|tmp_Tblank2[1]~0" File: F:/project_072_z/writer_com_mem.sv Line: 95
    Info (308011): Node  "wcm:wcm1|w_REG_DATA[98]~0" File: F:/project_072_z/writer_com_mem.sv Line: 333
    Info (308011): Node  "wcm:wcm1|mem_TIME_START[38]~0" File: F:/project_072_z/writer_com_mem.sv Line: 178
    Info (308011): Node  "rst:reset002|altshift_taps:a_rtl_0|shift_taps_2ou:auto_generated|altsyncram_0l91:altsyncram5|ram_block6a1" File: F:/project_072_z/db/altsyncram_0l91.tdf Line: 70
    Info (308011): Node  "rst:reset002|altshift_taps:a_rtl_0|shift_taps_2ou:auto_generated|altsyncram_0l91:altsyncram5|ram_block6a0" File: F:/project_072_z/db/altsyncram_0l91.tdf Line: 40
    Info (308011): Node  "~GND"
    Info (308011): Node  "master_start:sync1|Equal6~1" File: F:/project_072_z/master_start.sv Line: 198
    Info (308011): Node  "Block_read_spi_v2:spi_custom_phy_reg5_adc2|flag.0001" File: F:/project_072_z/block_read_spi_v2.v Line: 31
    Info (308011): Node  "Block_read_spi_v2:spi_custom_phy_reg5_adc1|flag.0001" File: F:/project_072_z/block_read_spi_v2.v Line: 31
    Info (308011): Node  "rst:reset008|altshift_taps:a_rtl_0|shift_taps_6ou:auto_generated|altsyncram_8l91:altsyncram5|ram_block6a3" File: F:/project_072_z/db/altsyncram_8l91.tdf Line: 130
    Info (308011): Node  "master_start:sync1|always4~0"
    Info (308011): Node  "r_rst_adc1_align" File: F:/project_072_z/arria5_tst1.v Line: 1494
    Info (308011): Node  "r_rst_adc2_align" File: F:/project_072_z/arria5_tst1.v Line: 1494
    Info (308011): Node  "master_start:sync1|always2~0"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 152 information messages and 829 warning messages
Info: Quartus Prime Design Assistant was successful. 0 errors, 983 warnings
    Info: Peak virtual memory: 853 megabytes
    Info: Processing ended: Wed Apr 29 16:59:05 2020
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:37


