#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-148-g24d1f49)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa5eaf1f3f0 .scope module, "tbDemonstrate" "tbDemonstrate" 2 3;
 .timescale -9 -9;
v0x7fa5eaf495a0_0 .var "Mem_Dat_X", 15 0;
v0x7fa5eaf49630_0 .var "Mem_Dat_Y", 15 0;
v0x7fa5eaf496d0_0 .net "X", 15 0, v0x7fa5eaf45f80_0;  1 drivers
v0x7fa5eaf49760_0 .net "Y", 15 0, v0x7fa5eaf460a0_0;  1 drivers
v0x7fa5eaf497f0_0 .net "Z", 15 0, v0x7fa5eaf461c0_0;  1 drivers
v0x7fa5eaf498d0_0 .var "clk", 0 0;
S_0x7fa5eae89ef0 .scope module, "demonstrate" "demonstrate" 2 17, 3 2 0, S_0x7fa5eaf1f3f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 16 "Mem_Data_X"
    .port_info 2 /INPUT 16 "Mem_Data_Y"
    .port_info 3 /OUTPUT 16 "X"
    .port_info 4 /OUTPUT 16 "Y"
    .port_info 5 /OUTPUT 16 "Z"
v0x7fa5eaf48f10_0 .net "CLK", 0 0, v0x7fa5eaf498d0_0;  1 drivers
v0x7fa5eaf48fe0_0 .net "Mem_Data_X", 15 0, v0x7fa5eaf495a0_0;  1 drivers
v0x7fa5eaf490b0_0 .net "Mem_Data_Y", 15 0, v0x7fa5eaf49630_0;  1 drivers
v0x7fa5eaf49180_0 .var "OP_Code", 11 0;
v0x7fa5eaf49210_0 .net "X", 15 0, v0x7fa5eaf45f80_0;  alias, 1 drivers
v0x7fa5eaf49320_0 .net "Y", 15 0, v0x7fa5eaf460a0_0;  alias, 1 drivers
v0x7fa5eaf493f0_0 .net "Z", 15 0, v0x7fa5eaf461c0_0;  alias, 1 drivers
v0x7fa5eaf494c0_0 .var "i", 3 0;
E_0x7fa5eaf2e2d0 .event edge, v0x7fa5eaf463d0_0, v0x7fa5eaf46320_0;
S_0x7fa5eaeddb60 .scope task, "add" "add" 3 98, 3 98 0, S_0x7fa5eae89ef0;
 .timescale -9 -9;
TD_tbDemonstrate.demonstrate.add ;
    %pushi/vec4 11, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %delay 10, 0;
    %pushi/vec4 12, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %delay 28, 0;
    %pushi/vec4 512, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %delay 100, 0;
    %vpi_call 3 108 "$display", "X + Y = %b ", v0x7fa5eaf49210_0 {0 0 0};
    %end;
S_0x7fa5eaede210 .scope module, "control" "control" 3 21, 4 2 0, S_0x7fa5eae89ef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 12 "opcode"
    .port_info 2 /INPUT 16 "Mem_Dat_X"
    .port_info 3 /INPUT 16 "Mem_Dat_Y"
    .port_info 4 /OUTPUT 16 "Aout"
    .port_info 5 /OUTPUT 16 "Bout"
    .port_info 6 /OUTPUT 16 "Cout"
    .port_info 7 /NODIR 0 ""
v0x7fa5eaf47d90_0 .net "Aout", 15 0, v0x7fa5eaf45f80_0;  alias, 1 drivers
v0x7fa5eaec7930_0 .net "Bout", 15 0, v0x7fa5eaf460a0_0;  alias, 1 drivers
v0x7fa5eaf47e20_0 .net "Cout", 15 0, v0x7fa5eaf461c0_0;  alias, 1 drivers
v0x7fa5eaf47ed0_0 .net "Mem_Dat_X", 15 0, v0x7fa5eaf495a0_0;  alias, 1 drivers
v0x7fa5eaf47f80_0 .net "Mem_Dat_Y", 15 0, v0x7fa5eaf49630_0;  alias, 1 drivers
v0x7fa5eaf48050_0 .var "aoutregread", 0 0;
v0x7fa5eaf48100_0 .var "aregread", 0 0;
v0x7fa5eaf481b0_0 .var "aregwrite", 0 0;
v0x7fa5eaf48260_0 .var "boutregread", 0 0;
v0x7fa5eaf48390_0 .var "bregwrite", 0 0;
v0x7fa5eaf48420_0 .net "clk", 0 0, v0x7fa5eaf498d0_0;  alias, 1 drivers
v0x7fa5eaf484b0_0 .var "counter", 6 0;
v0x7fa5eaf48540_0 .var "coutregread", 0 0;
v0x7fa5eaf485f0_0 .var "cregread", 0 0;
v0x7fa5eaf486a0_0 .var "cregwrite", 0 0;
v0x7fa5eaf48750_0 .var "evaluate", 0 0;
v0x7fa5eaf487e0_0 .net "opcode", 11 0, v0x7fa5eaf49180_0;  1 drivers
v0x7fa5eaf48970_0 .var "outregwrite", 1 0;
L_0x7fa5eaf5fe90 .part v0x7fa5eaf49180_0, 0, 4;
S_0x7fa5eaedb080 .scope module, "datapath" "datapath" 4 78, 5 3 0, S_0x7fa5eaede210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 4 "op_code_alu"
    .port_info 2 /INPUT 1 "aregread"
    .port_info 3 /INPUT 1 "cregread"
    .port_info 4 /INPUT 1 "aregwrite"
    .port_info 5 /INPUT 1 "bregwrite"
    .port_info 6 /INPUT 1 "cregwrite"
    .port_info 7 /INPUT 1 "aoutregread"
    .port_info 8 /INPUT 1 "boutregread"
    .port_info 9 /INPUT 1 "coutregread"
    .port_info 10 /INPUT 2 "outregwrite"
    .port_info 11 /INPUT 16 "Mem_Dat_X"
    .port_info 12 /INPUT 16 "Mem_Dat_Y"
    .port_info 13 /OUTPUT 16 "Aout"
    .port_info 14 /OUTPUT 16 "Bout"
    .port_info 15 /OUTPUT 16 "Cout"
    .port_info 16 /OUTPUT 16 "Areg"
    .port_info 17 /OUTPUT 16 "Breg"
    .port_info 18 /OUTPUT 16 "Creg"
v0x7fa5eaf45f80_0 .var "Aout", 15 0;
v0x7fa5eaf46010_0 .var "Areg", 15 0;
v0x7fa5eaf460a0_0 .var "Bout", 15 0;
v0x7fa5eaf46130_0 .var "Breg", 15 0;
v0x7fa5eaf461c0_0 .var "Cout", 15 0;
v0x7fa5eaf46270_0 .var "Creg", 15 0;
v0x7fa5eaf46320_0 .net "Mem_Dat_X", 15 0, v0x7fa5eaf495a0_0;  alias, 1 drivers
v0x7fa5eaf463d0_0 .net "Mem_Dat_Y", 15 0, v0x7fa5eaf49630_0;  alias, 1 drivers
v0x7fa5eaf46480_0 .net "X", 15 0, L_0x7fa5eaf5ef60;  1 drivers
v0x7fa5eaf465b0_0 .net "Y", 15 0, L_0x7fa5eaf5fdf0;  1 drivers
v0x7fa5eaf46640_0 .net "Z", 15 0, L_0x7fa5eaf548c0;  1 drivers
v0x7fa5eaf466d0_0 .net *"_s0", 31 0, L_0x7fa5eaf5ece0;  1 drivers
v0x7fa5eaf46760_0 .net *"_s10", 31 0, L_0x7fa5eaf5f040;  1 drivers
L_0x106085680 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa5eaf46810_0 .net *"_s13", 30 0, L_0x106085680;  1 drivers
L_0x1060856c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa5eaf468c0_0 .net/2u *"_s14", 31 0, L_0x1060856c8;  1 drivers
v0x7fa5eaf46970_0 .net *"_s16", 0 0, L_0x7fa5eaf5f470;  1 drivers
v0x7fa5eaf46a10_0 .net *"_s18", 31 0, L_0x7fa5eaf5f5c0;  1 drivers
L_0x106085710 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa5eaf46bc0_0 .net *"_s21", 30 0, L_0x106085710;  1 drivers
L_0x106085758 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa5eaf46c70_0 .net/2u *"_s22", 31 0, L_0x106085758;  1 drivers
v0x7fa5eaf46d20_0 .net *"_s24", 0 0, L_0x7fa5eaf5f6e0;  1 drivers
v0x7fa5eaf46dc0_0 .net *"_s26", 31 0, L_0x7fa5eaf5f840;  1 drivers
L_0x1060857a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa5eaf46e70_0 .net *"_s29", 30 0, L_0x1060857a0;  1 drivers
L_0x1060855f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa5eaf46f20_0 .net *"_s3", 30 0, L_0x1060855f0;  1 drivers
L_0x1060857e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa5eaf46fd0_0 .net/2u *"_s30", 31 0, L_0x1060857e8;  1 drivers
v0x7fa5eaf47080_0 .net *"_s32", 0 0, L_0x7fa5eaf5f960;  1 drivers
v0x7fa5eaf47120_0 .net *"_s34", 15 0, L_0x7fa5eaf5fad0;  1 drivers
v0x7fa5eaf471d0_0 .net *"_s36", 15 0, L_0x7fa5eaf5fc70;  1 drivers
L_0x106085638 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa5eaf47280_0 .net/2u *"_s4", 31 0, L_0x106085638;  1 drivers
v0x7fa5eaf47330_0 .net *"_s6", 0 0, L_0x7fa5eaf5ee20;  1 drivers
v0x7fa5eaf473d0_0 .net "aoutregread", 0 0, v0x7fa5eaf48050_0;  1 drivers
v0x7fa5eaf47470_0 .net "aregread", 0 0, v0x7fa5eaf48100_0;  1 drivers
v0x7fa5eaf47510_0 .net "aregwrite", 0 0, v0x7fa5eaf481b0_0;  1 drivers
v0x7fa5eaf475b0_0 .net "boutregread", 0 0, v0x7fa5eaf48260_0;  1 drivers
v0x7fa5eaf46ab0_0 .net "bregwrite", 0 0, v0x7fa5eaf48390_0;  1 drivers
v0x7fa5eaf47840_0 .net "clk", 0 0, v0x7fa5eaf498d0_0;  alias, 1 drivers
v0x7fa5eaf478d0_0 .net "coutregread", 0 0, v0x7fa5eaf48540_0;  1 drivers
v0x7fa5eaf47960_0 .net "cregread", 0 0, v0x7fa5eaf485f0_0;  1 drivers
v0x7fa5eaf479f0_0 .net "cregwrite", 0 0, v0x7fa5eaf486a0_0;  1 drivers
v0x7fa5eaf47a80_0 .net "op_code_alu", 3 0, L_0x7fa5eaf5fe90;  1 drivers
v0x7fa5eaf47b10_0 .net "outregwrite", 1 0, v0x7fa5eaf48970_0;  1 drivers
E_0x7fa5eae38030 .event posedge, v0x7fa5eaf47840_0;
L_0x7fa5eaf5ece0 .concat [ 1 31 0 0], v0x7fa5eaf48100_0, L_0x1060855f0;
L_0x7fa5eaf5ee20 .cmp/eq 32, L_0x7fa5eaf5ece0, L_0x106085638;
L_0x7fa5eaf5ef60 .functor MUXZ 16, v0x7fa5eaf46130_0, v0x7fa5eaf46010_0, L_0x7fa5eaf5ee20, C4<>;
L_0x7fa5eaf5f040 .concat [ 1 31 0 0], v0x7fa5eaf485f0_0, L_0x106085680;
L_0x7fa5eaf5f470 .cmp/eq 32, L_0x7fa5eaf5f040, L_0x1060856c8;
L_0x7fa5eaf5f5c0 .concat [ 1 31 0 0], v0x7fa5eaf48050_0, L_0x106085710;
L_0x7fa5eaf5f6e0 .cmp/eq 32, L_0x7fa5eaf5f5c0, L_0x106085758;
L_0x7fa5eaf5f840 .concat [ 1 31 0 0], v0x7fa5eaf48260_0, L_0x1060857a0;
L_0x7fa5eaf5f960 .cmp/eq 32, L_0x7fa5eaf5f840, L_0x1060857e8;
L_0x7fa5eaf5fad0 .functor MUXZ 16, v0x7fa5eaf461c0_0, v0x7fa5eaf460a0_0, L_0x7fa5eaf5f960, C4<>;
L_0x7fa5eaf5fc70 .functor MUXZ 16, L_0x7fa5eaf5fad0, v0x7fa5eaf45f80_0, L_0x7fa5eaf5f6e0, C4<>;
L_0x7fa5eaf5fdf0 .functor MUXZ 16, L_0x7fa5eaf5fc70, v0x7fa5eaf46270_0, L_0x7fa5eaf5f470, C4<>;
S_0x7fa5eaedcc50 .scope module, "alu" "ALU" 5 54, 6 3 0, S_0x7fa5eaedb080;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "X"
    .port_info 1 /INPUT 16 "Y"
    .port_info 2 /INPUT 4 "op_code"
    .port_info 3 /OUTPUT 16 "Z"
v0x7fa5eaf44d80_0 .net "X", 15 0, L_0x7fa5eaf5ef60;  alias, 1 drivers
v0x7fa5eaf44e40_0 .net "Y", 15 0, L_0x7fa5eaf5fdf0;  alias, 1 drivers
v0x7fa5eaf44ee0_0 .net "Z", 15 0, L_0x7fa5eaf548c0;  alias, 1 drivers
v0x7fa5eaf44f70_0 .net *"_s1", 0 0, L_0x7fa5eaf49960;  1 drivers
v0x7fa5eaf45010_0 .net *"_s2", 31 0, L_0x7fa5eaf49a00;  1 drivers
L_0x106085008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa5eaf45100_0 .net *"_s5", 30 0, L_0x106085008;  1 drivers
L_0x106085050 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa5eaf451b0_0 .net/2u *"_s6", 31 0, L_0x106085050;  1 drivers
v0x7fa5eaf45260_0 .net *"_s8", 0 0, L_0x7fa5eaf49bb0;  1 drivers
v0x7fa5eaf45300_0 .net "c01", 0 0, v0x7fa5eaeccba0_0;  1 drivers
v0x7fa5eaf45410_0 .net "c1011", 0 0, v0x7fa5eaf0b920_0;  1 drivers
v0x7fa5eaf454a0_0 .net "c1112", 0 0, v0x7fa5eaeed8b0_0;  1 drivers
v0x7fa5eaf45530_0 .net "c12", 0 0, v0x7fa5eaeae1a0_0;  1 drivers
v0x7fa5eaf455c0_0 .net "c1213", 0 0, v0x7fa5eae8c040_0;  1 drivers
v0x7fa5eaf45650_0 .net "c1314", 0 0, v0x7fa5eaee3e30_0;  1 drivers
v0x7fa5eaf456e0_0 .net "c1415", 0 0, v0x7fa5eaed39c0_0;  1 drivers
v0x7fa5eaf45770_0 .net "c23", 0 0, v0x7fa5eaf31d40_0;  1 drivers
v0x7fa5eaf45800_0 .net "c34", 0 0, v0x7fa5eaf34820_0;  1 drivers
v0x7fa5eaf45990_0 .net "c45", 0 0, v0x7fa5eaf37280_0;  1 drivers
v0x7fa5eaf45a20_0 .net "c56", 0 0, v0x7fa5eaf39ce0_0;  1 drivers
v0x7fa5eaf45ab0_0 .net "c67", 0 0, v0x7fa5eaf3c740_0;  1 drivers
v0x7fa5eaf45b40_0 .net "c78", 0 0, v0x7fa5eaf3f1a0_0;  1 drivers
v0x7fa5eaf45bd0_0 .net "c89", 0 0, v0x7fa5eaf41c00_0;  1 drivers
v0x7fa5eaf45c60_0 .net "c910", 0 0, v0x7fa5eaf44660_0;  1 drivers
v0x7fa5eaf45cf0_0 .net "op_code", 3 0, L_0x7fa5eaf5fe90;  alias, 1 drivers
v0x7fa5eaf32160_0 .net "shiftVal", 15 0, L_0x7fa5eaf49cd0;  1 drivers
L_0x7fa5eaf49960 .part L_0x7fa5eaf5fe90, 3, 1;
L_0x7fa5eaf49a00 .concat [ 1 31 0 0], L_0x7fa5eaf49960, L_0x106085008;
L_0x7fa5eaf49bb0 .cmp/eq 32, L_0x7fa5eaf49a00, L_0x106085050;
L_0x7fa5eaf49cd0 .functor MUXZ 16, L_0x7fa5eaf5ef60, L_0x7fa5eaf5fdf0, L_0x7fa5eaf49bb0, C4<>;
L_0x7fa5eaf4aee0 .part L_0x7fa5eaf5ef60, 0, 1;
L_0x7fa5eaf4b080 .part L_0x7fa5eaf5fdf0, 0, 1;
L_0x7fa5eaf4b120 .part L_0x7fa5eaf5fdf0, 0, 1;
L_0x7fa5eaf4b1c0 .part L_0x7fa5eaf49cd0, 1, 1;
L_0x7fa5eaf4c380 .part L_0x7fa5eaf5ef60, 1, 1;
L_0x7fa5eaf4c570 .part L_0x7fa5eaf5fdf0, 1, 1;
L_0x7fa5eaf4c610 .part L_0x7fa5eaf5fdf0, 0, 1;
L_0x7fa5eaf4c6b0 .part L_0x7fa5eaf49cd0, 2, 1;
L_0x7fa5eaf4c750 .part L_0x7fa5eaf49cd0, 0, 1;
L_0x7fa5eaf4d8d0 .part L_0x7fa5eaf5ef60, 2, 1;
L_0x7fa5eaf4da70 .part L_0x7fa5eaf5fdf0, 2, 1;
L_0x7fa5eaf4db10 .part L_0x7fa5eaf5fdf0, 0, 1;
L_0x7fa5eaf4dcb0 .part L_0x7fa5eaf49cd0, 3, 1;
L_0x7fa5eaf4dde0 .part L_0x7fa5eaf49cd0, 1, 1;
L_0x7fa5eaf4ee50 .part L_0x7fa5eaf5ef60, 3, 1;
L_0x7fa5eaf4f090 .part L_0x7fa5eaf5fdf0, 3, 1;
L_0x7fa5eaf4f130 .part L_0x7fa5eaf5fdf0, 0, 1;
L_0x7fa5eaf4eff0 .part L_0x7fa5eaf49cd0, 4, 1;
L_0x7fa5eaf4f280 .part L_0x7fa5eaf49cd0, 2, 1;
L_0x7fa5eaf503c0 .part L_0x7fa5eaf5ef60, 4, 1;
L_0x7fa5eaf50560 .part L_0x7fa5eaf5fdf0, 4, 1;
L_0x7fa5eaf506d0 .part L_0x7fa5eaf5fdf0, 0, 1;
L_0x7fa5eaf4f420 .part L_0x7fa5eaf49cd0, 5, 1;
L_0x7fa5eaf50850 .part L_0x7fa5eaf49cd0, 3, 1;
L_0x7fa5eaf51890 .part L_0x7fa5eaf5ef60, 5, 1;
L_0x7fa5eaf51c20 .part L_0x7fa5eaf5fdf0, 5, 1;
L_0x7fa5eaf51cc0 .part L_0x7fa5eaf5fdf0, 0, 1;
L_0x7fa5eaf50770 .part L_0x7fa5eaf49cd0, 6, 1;
L_0x7fa5eaf51b30 .part L_0x7fa5eaf49cd0, 4, 1;
L_0x7fa5eaf52e20 .part L_0x7fa5eaf5ef60, 6, 1;
L_0x7fa5eaf52fc0 .part L_0x7fa5eaf5fdf0, 6, 1;
L_0x7fa5eaf51e50 .part L_0x7fa5eaf5fdf0, 0, 1;
L_0x7fa5eaf4dbb0 .part L_0x7fa5eaf49cd0, 7, 1;
L_0x7fa5eaf53060 .part L_0x7fa5eaf49cd0, 5, 1;
L_0x7fa5eaf543f0 .part L_0x7fa5eaf5ef60, 7, 1;
L_0x7fa5eaf53380 .part L_0x7fa5eaf5fdf0, 7, 1;
L_0x7fa5eaf546d0 .part L_0x7fa5eaf5fdf0, 0, 1;
L_0x7fa5eaf54590 .part L_0x7fa5eaf49cd0, 8, 1;
L_0x7fa5eaf54630 .part L_0x7fa5eaf49cd0, 6, 1;
L_0x7fa5eaf559f0 .part L_0x7fa5eaf5ef60, 8, 1;
L_0x7fa5eaf55b90 .part L_0x7fa5eaf5fdf0, 8, 1;
L_0x7fa5eaf54ac0 .part L_0x7fa5eaf5fdf0, 0, 1;
L_0x7fa5eaf54b60 .part L_0x7fa5eaf49cd0, 9, 1;
L_0x7fa5eaf55c30 .part L_0x7fa5eaf49cd0, 7, 1;
L_0x7fa5eaf56ec0 .part L_0x7fa5eaf5ef60, 9, 1;
L_0x7fa5eaf55da0 .part L_0x7fa5eaf5fdf0, 9, 1;
L_0x7fa5eaf55e40 .part L_0x7fa5eaf5fdf0, 0, 1;
L_0x7fa5eaf57060 .part L_0x7fa5eaf49cd0, 10, 1;
L_0x7fa5eaf57100 .part L_0x7fa5eaf49cd0, 8, 1;
L_0x7fa5eaf583b0 .part L_0x7fa5eaf5ef60, 10, 1;
L_0x7fa5eaf58550 .part L_0x7fa5eaf5fdf0, 10, 1;
L_0x7fa5eaf57380 .part L_0x7fa5eaf5fdf0, 0, 1;
L_0x7fa5eaf57420 .part L_0x7fa5eaf49cd0, 11, 1;
L_0x7fa5eaf585f0 .part L_0x7fa5eaf49cd0, 9, 1;
L_0x7fa5eaf598e0 .part L_0x7fa5eaf5ef60, 11, 1;
L_0x7fa5eaf587a0 .part L_0x7fa5eaf5fdf0, 11, 1;
L_0x7fa5eaf58840 .part L_0x7fa5eaf5fdf0, 0, 1;
L_0x7fa5eaf588e0 .part L_0x7fa5eaf49cd0, 12, 1;
L_0x7fa5eaf59a80 .part L_0x7fa5eaf49cd0, 10, 1;
L_0x7fa5eaf5ad80 .part L_0x7fa5eaf5ef60, 12, 1;
L_0x7fa5eaf5af20 .part L_0x7fa5eaf5fdf0, 12, 1;
L_0x7fa5eaf59e40 .part L_0x7fa5eaf5fdf0, 0, 1;
L_0x7fa5eaf59ee0 .part L_0x7fa5eaf49cd0, 13, 1;
L_0x7fa5eaf59f80 .part L_0x7fa5eaf49cd0, 11, 1;
L_0x7fa5eaf5c1f0 .part L_0x7fa5eaf5ef60, 13, 1;
L_0x7fa5eaf51a30 .part L_0x7fa5eaf5fdf0, 13, 1;
L_0x7fa5eaf5b1c0 .part L_0x7fa5eaf5fdf0, 0, 1;
L_0x7fa5eaf5b260 .part L_0x7fa5eaf49cd0, 14, 1;
L_0x7fa5eaf5b300 .part L_0x7fa5eaf49cd0, 12, 1;
L_0x7fa5eaf5d7f0 .part L_0x7fa5eaf5ef60, 14, 1;
L_0x7fa5eaf5d990 .part L_0x7fa5eaf5fdf0, 14, 1;
L_0x7fa5eaf5ca00 .part L_0x7fa5eaf5fdf0, 0, 1;
L_0x7fa5eaf5caa0 .part L_0x7fa5eaf49cd0, 15, 1;
L_0x7fa5eaf5cb40 .part L_0x7fa5eaf49cd0, 13, 1;
L_0x7fa5eaf5eaa0 .part L_0x7fa5eaf5ef60, 15, 1;
L_0x7fa5eaf5dc90 .part L_0x7fa5eaf5fdf0, 15, 1;
L_0x7fa5eaf5dd30 .part L_0x7fa5eaf5fdf0, 0, 1;
L_0x7fa5eaf5ddd0 .part L_0x7fa5eaf49cd0, 15, 1;
L_0x7fa5eaf5ec40 .part L_0x7fa5eaf49cd0, 14, 1;
LS_0x7fa5eaf548c0_0_0 .concat8 [ 1 1 1 1], v0x7fa5eaeca0f0_0, v0x7fa5eaea8600_0, v0x7fa5eaf32410_0, v0x7fa5eaf34df0_0;
LS_0x7fa5eaf548c0_0_4 .concat8 [ 1 1 1 1], v0x7fa5eaf37850_0, v0x7fa5eaf3a2b0_0, v0x7fa5eaf3cd10_0, v0x7fa5eaf3f770_0;
LS_0x7fa5eaf548c0_0_8 .concat8 [ 1 1 1 1], v0x7fa5eaf421d0_0, v0x7fa5eaf44c30_0, v0x7fa5eaf0bf90_0, v0x7fa5eaee7390_0;
LS_0x7fa5eaf548c0_0_12 .concat8 [ 1 1 1 1], v0x7fa5eae9ff80_0, v0x7fa5eae963e0_0, v0x7fa5eaeb76a0_0, v0x7fa5eae184e0_0;
L_0x7fa5eaf548c0 .concat8 [ 4 4 4 4], LS_0x7fa5eaf548c0_0_0, LS_0x7fa5eaf548c0_0_4, LS_0x7fa5eaf548c0_0_8, LS_0x7fa5eaf548c0_0_12;
S_0x7fa5eaed4e40 .scope module, "bs0" "bitslice" 6 30, 7 3 0, S_0x7fa5eaedcc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa5eaf4a380 .functor NOT 1, L_0x7fa5eaf4aee0, C4<0>, C4<0>, C4<0>;
v0x7fa5eaed2e30_0 .net "add_cout", 0 0, L_0x7fa5eaf4a870;  1 drivers
v0x7fa5eaec9d50_0 .net "add_out", 0 0, L_0x7fa5eaf4a4e0;  1 drivers
L_0x106085128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa5eaec9de0_0 .net "cin", 0 0, L_0x106085128;  1 drivers
L_0x106085170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fa5eaec9ab0_0 .net "cin2c", 0 0, L_0x106085170;  1 drivers
v0x7fa5eaecba80_0 .net "complement_cout", 0 0, L_0x7fa5eaf4a250;  1 drivers
v0x7fa5eaecbb10_0 .net "complement_out", 0 0, L_0x7fa5eaf49ec0;  1 drivers
v0x7fa5eaeccba0_0 .var "cout", 0 0;
v0x7fa5eaeccc30_0 .net "left_i", 0 0, L_0x7fa5eaf4b1c0;  1 drivers
v0x7fa5eaec8c40_0 .net "lsb_y", 0 0, L_0x7fa5eaf4b120;  1 drivers
v0x7fa5eaec8870_0 .net "mem_data_x", 0 0, L_0x7fa5eaf4aee0;  1 drivers
v0x7fa5eaec8900_0 .net "mem_data_y", 0 0, L_0x7fa5eaf4b080;  1 drivers
v0x7fa5eaeca840_0 .net "op_code", 3 0, L_0x7fa5eaf5fe90;  alias, 1 drivers
L_0x1060850e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa5eaeca430_0 .net "right_i", 0 0, L_0x1060850e0;  1 drivers
v0x7fa5eaeca4c0_0 .net "sub_cout", 0 0, L_0x7fa5eaf4ad70;  1 drivers
v0x7fa5eaeca060_0 .net "sub_out", 0 0, L_0x7fa5eaf4a9d0;  1 drivers
v0x7fa5eaeca0f0_0 .var "z", 0 0;
E_0x7fa5eae9c120/0 .event edge, v0x7fa5eaeca840_0, v0x7fa5eaed2a50_0, v0x7fa5eaedc240_0, v0x7fa5eaeca430_0;
E_0x7fa5eae9c120/1 .event edge, v0x7fa5eaedb4b0_0, v0x7fa5eaeccc30_0, v0x7fa5eaedb540_0, v0x7fa5eaec8c40_0;
E_0x7fa5eae9c120/2 .event edge, v0x7fa5eaedd4c0_0, v0x7fa5eae92550_0, v0x7fa5eaed19e0_0, v0x7fa5eaed5950_0;
E_0x7fa5eae9c120 .event/or E_0x7fa5eae9c120/0, E_0x7fa5eae9c120/1, E_0x7fa5eae9c120/2;
S_0x7fa5eaed54f0 .scope module, "adder" "adder" 7 61, 8 3 0, S_0x7fa5eaed4e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf4a3f0 .functor XOR 1, L_0x7fa5eaf4aee0, L_0x7fa5eaf4b080, C4<0>, C4<0>;
L_0x7fa5eaf4a4e0 .functor XOR 1, L_0x7fa5eaf4a3f0, L_0x106085128, C4<0>, C4<0>;
L_0x7fa5eaf4a590 .functor AND 1, L_0x7fa5eaf4aee0, L_0x7fa5eaf4b080, C4<1>, C4<1>;
L_0x7fa5eaf4a680 .functor BUFZ 1, L_0x7fa5eaf4a3f0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4a6f0 .functor AND 1, L_0x7fa5eaf4a680, L_0x106085128, C4<1>, C4<1>;
L_0x7fa5eaf4a870 .functor OR 1, L_0x7fa5eaf4a590, L_0x7fa5eaf4a6f0, C4<0>, C4<0>;
v0x7fa5eaec7490_0 .net *"_s8", 0 0, L_0x7fa5eaf4a6f0;  1 drivers
v0x7fa5eae92f00_0 .net "cin", 0 0, L_0x106085128;  alias, 1 drivers
v0x7fa5eae92550_0 .net "cout", 0 0, L_0x7fa5eaf4a870;  alias, 1 drivers
v0x7fa5eae925e0_0 .net "g", 0 0, L_0x7fa5eaf4a590;  1 drivers
v0x7fa5eaedb770_0 .net "intermediate", 0 0, L_0x7fa5eaf4a3f0;  1 drivers
v0x7fa5eaedb800_0 .net "p", 0 0, L_0x7fa5eaf4a680;  1 drivers
v0x7fa5eaedb4b0_0 .net "x", 0 0, L_0x7fa5eaf4aee0;  alias, 1 drivers
v0x7fa5eaedb540_0 .net "y", 0 0, L_0x7fa5eaf4b080;  alias, 1 drivers
v0x7fa5eaedd4c0_0 .net "z", 0 0, L_0x7fa5eaf4a4e0;  alias, 1 drivers
S_0x7fa5eaed2360 .scope module, "complement_adder" "adder" 7 53, 8 3 0, S_0x7fa5eaed4e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x106085098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf49e30 .functor XOR 1, L_0x7fa5eaf4a380, L_0x106085098, C4<0>, C4<0>;
L_0x7fa5eaf49ec0 .functor XOR 1, L_0x7fa5eaf49e30, L_0x106085170, C4<0>, C4<0>;
L_0x7fa5eaf4a010 .functor AND 1, L_0x7fa5eaf4a380, L_0x106085098, C4<1>, C4<1>;
L_0x7fa5eaf4a100 .functor BUFZ 1, L_0x7fa5eaf49e30, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4a170 .functor AND 1, L_0x7fa5eaf4a100, L_0x106085170, C4<1>, C4<1>;
L_0x7fa5eaf4a250 .functor OR 1, L_0x7fa5eaf4a010, L_0x7fa5eaf4a170, C4<0>, C4<0>;
v0x7fa5eaeda670_0 .net *"_s8", 0 0, L_0x7fa5eaf4a170;  1 drivers
v0x7fa5eaeda700_0 .net "cin", 0 0, L_0x106085170;  alias, 1 drivers
v0x7fa5eaedc240_0 .net "cout", 0 0, L_0x7fa5eaf4a250;  alias, 1 drivers
v0x7fa5eaedc2d0_0 .net "g", 0 0, L_0x7fa5eaf4a010;  1 drivers
v0x7fa5eaedbe70_0 .net "intermediate", 0 0, L_0x7fa5eaf49e30;  1 drivers
v0x7fa5eaedbf00_0 .net "p", 0 0, L_0x7fa5eaf4a100;  1 drivers
v0x7fa5eaedbaa0_0 .net "x", 0 0, L_0x7fa5eaf4a380;  1 drivers
v0x7fa5eaedbb30_0 .net "y", 0 0, L_0x106085098;  1 drivers
v0x7fa5eaed2a50_0 .net "z", 0 0, L_0x7fa5eaf49ec0;  alias, 1 drivers
S_0x7fa5eaed3f30 .scope module, "subtractor" "subtractor" 7 69, 9 2 0, S_0x7fa5eaed4e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf4a960 .functor XOR 1, L_0x7fa5eaf4aee0, L_0x7fa5eaf4b080, C4<0>, C4<0>;
L_0x7fa5eaf4a9d0 .functor XOR 1, L_0x7fa5eaf4a960, L_0x106085128, C4<0>, C4<0>;
L_0x7fa5eaf4aac0 .functor NOT 1, L_0x7fa5eaf4aee0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4ab30 .functor AND 1, L_0x7fa5eaf4aac0, L_0x7fa5eaf4b080, C4<1>, C4<1>;
L_0x7fa5eaf4ac00 .functor NOT 1, L_0x7fa5eaf4a960, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4aca0 .functor AND 1, L_0x7fa5eaf4ac00, L_0x106085128, C4<1>, C4<1>;
L_0x7fa5eaf4ad70 .functor OR 1, L_0x7fa5eaf4ab30, L_0x7fa5eaf4aca0, C4<0>, C4<0>;
v0x7fa5eaed47a0_0 .net *"_s4", 0 0, L_0x7fa5eaf4aac0;  1 drivers
v0x7fa5eaed4830_0 .net *"_s8", 0 0, L_0x7fa5eaf4ac00;  1 drivers
v0x7fa5eaed58c0_0 .net "cin", 0 0, L_0x106085128;  alias, 1 drivers
v0x7fa5eaed5950_0 .net "cout", 0 0, L_0x7fa5eaf4ad70;  alias, 1 drivers
v0x7fa5eaed1950_0 .net "g", 0 0, L_0x7fa5eaf4ab30;  1 drivers
v0x7fa5eaed3520_0 .net "intermediate", 0 0, L_0x7fa5eaf4a960;  1 drivers
v0x7fa5eaed35b0_0 .net "p", 0 0, L_0x7fa5eaf4aca0;  1 drivers
v0x7fa5eaed3150_0 .net "x", 0 0, L_0x7fa5eaf4aee0;  alias, 1 drivers
v0x7fa5eaed31e0_0 .net "y", 0 0, L_0x7fa5eaf4b080;  alias, 1 drivers
v0x7fa5eaed19e0_0 .net "z", 0 0, L_0x7fa5eaf4a9d0;  alias, 1 drivers
S_0x7fa5eaecc120 .scope module, "bs1" "bitslice" 6 43, 7 3 0, S_0x7fa5eaedcc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa5eaf4b8c0 .functor NOT 1, L_0x7fa5eaf4c380, C4<0>, C4<0>, C4<0>;
v0x7fa5eaeb1320_0 .net "add_cout", 0 0, L_0x7fa5eaf4bd10;  1 drivers
v0x7fa5eaeb13d0_0 .net "add_out", 0 0, L_0x7fa5eaf4ba20;  1 drivers
v0x7fa5eaeb2440_0 .net "cin", 0 0, v0x7fa5eaeccba0_0;  alias, 1 drivers
v0x7fa5eaeae4e0_0 .net "cin2c", 0 0, v0x7fa5eaeccba0_0;  alias, 1 drivers
v0x7fa5eaeae570_0 .net "complement_cout", 0 0, L_0x7fa5eaeb24f0;  1 drivers
v0x7fa5eaeae110_0 .net "complement_out", 0 0, L_0x7fa5eaf4b3d0;  1 drivers
v0x7fa5eaeae1a0_0 .var "cout", 0 0;
v0x7fa5eaeb00a0_0 .net "left_i", 0 0, L_0x7fa5eaf4c6b0;  1 drivers
v0x7fa5eaeb0130_0 .net "lsb_y", 0 0, L_0x7fa5eaf4c610;  1 drivers
v0x7fa5eaeafd50_0 .net "mem_data_x", 0 0, L_0x7fa5eaf4c380;  1 drivers
v0x7fa5eaeaf900_0 .net "mem_data_y", 0 0, L_0x7fa5eaf4c570;  1 drivers
v0x7fa5eaea68b0_0 .net "op_code", 3 0, L_0x7fa5eaf5fe90;  alias, 1 drivers
v0x7fa5eaea6940_0 .net "right_i", 0 0, L_0x7fa5eaf4c750;  1 drivers
v0x7fa5eaea65f0_0 .net "sub_cout", 0 0, L_0x7fa5eaf4c210;  1 drivers
v0x7fa5eaea6680_0 .net "sub_out", 0 0, L_0x7fa5eaf4beb0;  1 drivers
v0x7fa5eaea8600_0 .var "z", 0 0;
E_0x7fa5eaec8d50/0 .event edge, v0x7fa5eaeca840_0, v0x7fa5eaeb7200_0, v0x7fa5eaeb8380_0, v0x7fa5eaea6940_0;
E_0x7fa5eaec8d50/1 .event edge, v0x7fa5eaebfbe0_0, v0x7fa5eaeb00a0_0, v0x7fa5eaec1ae0_0, v0x7fa5eaeb0130_0;
E_0x7fa5eaec8d50/2 .event edge, v0x7fa5eaec1b70_0, v0x7fa5eaec3f10_0, v0x7fa5eaeaf390_0, v0x7fa5eaeb89f0_0;
E_0x7fa5eaec8d50 .event/or E_0x7fa5eaec8d50/0, E_0x7fa5eaec8d50/1, E_0x7fa5eaec8d50/2;
S_0x7fa5eaecc7d0 .scope module, "adder" "adder" 7 61, 8 3 0, S_0x7fa5eaecc120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf4b930 .functor XOR 1, L_0x7fa5eaf4c380, L_0x7fa5eaf4c570, C4<0>, C4<0>;
L_0x7fa5eaf4ba20 .functor XOR 1, L_0x7fa5eaf4b930, v0x7fa5eaeccba0_0, C4<0>, C4<0>;
L_0x7fa5eaf4bad0 .functor AND 1, L_0x7fa5eaf4c380, L_0x7fa5eaf4c570, C4<1>, C4<1>;
L_0x7fa5eaf4bbc0 .functor BUFZ 1, L_0x7fa5eaf4b930, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4bc30 .functor AND 1, L_0x7fa5eaf4bbc0, v0x7fa5eaeccba0_0, C4<1>, C4<1>;
L_0x7fa5eaf4bd10 .functor OR 1, L_0x7fa5eaf4bad0, L_0x7fa5eaf4bc30, C4<0>, C4<0>;
v0x7fa5eaec2de0_0 .net *"_s8", 0 0, L_0x7fa5eaf4bc30;  1 drivers
v0x7fa5eaec3e80_0 .net "cin", 0 0, v0x7fa5eaeccba0_0;  alias, 1 drivers
v0x7fa5eaec3f10_0 .net "cout", 0 0, L_0x7fa5eaf4bd10;  alias, 1 drivers
v0x7fa5eaebff20_0 .net "g", 0 0, L_0x7fa5eaf4bad0;  1 drivers
v0x7fa5eaebffb0_0 .net "intermediate", 0 0, L_0x7fa5eaf4b930;  1 drivers
v0x7fa5eaebfb50_0 .net "p", 0 0, L_0x7fa5eaf4bbc0;  1 drivers
v0x7fa5eaebfbe0_0 .net "x", 0 0, L_0x7fa5eaf4c380;  alias, 1 drivers
v0x7fa5eaec1ae0_0 .net "y", 0 0, L_0x7fa5eaf4c570;  alias, 1 drivers
v0x7fa5eaec1b70_0 .net "z", 0 0, L_0x7fa5eaf4ba20;  alias, 1 drivers
S_0x7fa5eaec9640 .scope module, "complement_adder" "adder" 7 53, 8 3 0, S_0x7fa5eaecc120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x1060851b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4b360 .functor XOR 1, L_0x7fa5eaf4b8c0, L_0x1060851b8, C4<0>, C4<0>;
L_0x7fa5eaf4b3d0 .functor XOR 1, L_0x7fa5eaf4b360, v0x7fa5eaeccba0_0, C4<0>, C4<0>;
L_0x7fa5eaf4b480 .functor AND 1, L_0x7fa5eaf4b8c0, L_0x1060851b8, C4<1>, C4<1>;
L_0x7fa5eaf4b570 .functor BUFZ 1, L_0x7fa5eaf4b360, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4b5e0 .functor AND 1, L_0x7fa5eaf4b570, v0x7fa5eaeccba0_0, C4<1>, C4<1>;
L_0x7fa5eaeb24f0 .functor OR 1, L_0x7fa5eaf4b480, L_0x7fa5eaf4b5e0, C4<0>, C4<0>;
v0x7fa5eaec13c0_0 .net *"_s8", 0 0, L_0x7fa5eaf4b5e0;  1 drivers
v0x7fa5eaeb82f0_0 .net "cin", 0 0, v0x7fa5eaeccba0_0;  alias, 1 drivers
v0x7fa5eaeb8380_0 .net "cout", 0 0, L_0x7fa5eaeb24f0;  alias, 1 drivers
v0x7fa5eaeb8030_0 .net "g", 0 0, L_0x7fa5eaf4b480;  1 drivers
v0x7fa5eaeb80c0_0 .net "intermediate", 0 0, L_0x7fa5eaf4b360;  1 drivers
v0x7fa5eaeba080_0 .net "p", 0 0, L_0x7fa5eaf4b570;  1 drivers
v0x7fa5eaebb160_0 .net "x", 0 0, L_0x7fa5eaf4b8c0;  1 drivers
v0x7fa5eaebb1f0_0 .net "y", 0 0, L_0x1060851b8;  1 drivers
v0x7fa5eaeb7200_0 .net "z", 0 0, L_0x7fa5eaf4b3d0;  alias, 1 drivers
S_0x7fa5eaecb210 .scope module, "subtractor" "subtractor" 7 69, 9 2 0, S_0x7fa5eaecc120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf4be40 .functor XOR 1, L_0x7fa5eaf4c380, L_0x7fa5eaf4c570, C4<0>, C4<0>;
L_0x7fa5eaf4beb0 .functor XOR 1, L_0x7fa5eaf4be40, v0x7fa5eaeccba0_0, C4<0>, C4<0>;
L_0x7fa5eaf4bfa0 .functor NOT 1, L_0x7fa5eaf4c380, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4c010 .functor AND 1, L_0x7fa5eaf4bfa0, L_0x7fa5eaf4c570, C4<1>, C4<1>;
L_0x7fa5eaf4c0c0 .functor NOT 1, L_0x7fa5eaf4be40, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4c160 .functor AND 1, L_0x7fa5eaf4c0c0, v0x7fa5eaeccba0_0, C4<1>, C4<1>;
L_0x7fa5eaf4c210 .functor OR 1, L_0x7fa5eaf4c010, L_0x7fa5eaf4c160, C4<0>, C4<0>;
v0x7fa5eaeb6eb0_0 .net *"_s4", 0 0, L_0x7fa5eaf4bfa0;  1 drivers
v0x7fa5eaeb8dc0_0 .net *"_s8", 0 0, L_0x7fa5eaf4c0c0;  1 drivers
v0x7fa5eaeb8e50_0 .net "cin", 0 0, v0x7fa5eaeccba0_0;  alias, 1 drivers
v0x7fa5eaeb89f0_0 .net "cout", 0 0, L_0x7fa5eaf4c210;  alias, 1 drivers
v0x7fa5eaeb8a80_0 .net "g", 0 0, L_0x7fa5eaf4c010;  1 drivers
v0x7fa5eaeb8620_0 .net "intermediate", 0 0, L_0x7fa5eaf4be40;  1 drivers
v0x7fa5eaeb86b0_0 .net "p", 0 0, L_0x7fa5eaf4c160;  1 drivers
v0x7fa5eaeaf5d0_0 .net "x", 0 0, L_0x7fa5eaf4c380;  alias, 1 drivers
v0x7fa5eaeaf660_0 .net "y", 0 0, L_0x7fa5eaf4c570;  alias, 1 drivers
v0x7fa5eaeaf390_0 .net "z", 0 0, L_0x7fa5eaf4beb0;  alias, 1 drivers
S_0x7fa5eaec3400 .scope module, "bs10" "bitslice" 6 160, 7 3 0, S_0x7fa5eaedcc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa5eaf578d0 .functor NOT 1, L_0x7fa5eaf583b0, C4<0>, C4<0>, C4<0>;
v0x7fa5eaf15080_0 .net "add_cout", 0 0, L_0x7fa5eaf57d20;  1 drivers
v0x7fa5eaf15110_0 .net "add_out", 0 0, L_0x7fa5eaf57a30;  1 drivers
v0x7fa5eaf14cb0_0 .net "cin", 0 0, v0x7fa5eaf44660_0;  alias, 1 drivers
v0x7fa5eaf14d40_0 .net "cin2c", 0 0, v0x7fa5eaf44660_0;  alias, 1 drivers
v0x7fa5eaf14960_0 .net "complement_cout", 0 0, L_0x7fa5eaf148e0;  1 drivers
v0x7fa5eaf0b890_0 .net "complement_out", 0 0, L_0x7fa5eaf571c0;  1 drivers
v0x7fa5eaf0b920_0 .var "cout", 0 0;
v0x7fa5eaf0b5d0_0 .net "left_i", 0 0, L_0x7fa5eaf57420;  1 drivers
v0x7fa5eaf0b660_0 .net "lsb_y", 0 0, L_0x7fa5eaf57380;  1 drivers
v0x7fa5eaf0d660_0 .net "mem_data_x", 0 0, L_0x7fa5eaf583b0;  1 drivers
v0x7fa5eaf0e700_0 .net "mem_data_y", 0 0, L_0x7fa5eaf58550;  1 drivers
v0x7fa5eaf0e790_0 .net "op_code", 3 0, L_0x7fa5eaf5fe90;  alias, 1 drivers
v0x7fa5eaf0a7d0_0 .net "right_i", 0 0, L_0x7fa5eaf585f0;  1 drivers
v0x7fa5eaf0c360_0 .net "sub_cout", 0 0, L_0x7fa5eaf58240;  1 drivers
v0x7fa5eaf0c3f0_0 .net "sub_out", 0 0, L_0x7fa5eaf57ec0;  1 drivers
v0x7fa5eaf0bf90_0 .var "z", 0 0;
E_0x7fa5eaeafde0/0 .event edge, v0x7fa5eaeca840_0, v0x7fa5eae9e6f0_0, v0x7fa5eaea0a00_0, v0x7fa5eaf0a7d0_0;
E_0x7fa5eaeafde0/1 .event edge, v0x7fa5eaea6c70_0, v0x7fa5eaf0b5d0_0, v0x7fa5eae9db90_0, v0x7fa5eaf0b660_0;
E_0x7fa5eaeafde0/2 .event edge, v0x7fa5eae9dc20_0, v0x7fa5eaea7380_0, v0x7fa5eaf13530_0, v0x7fa5eaf142f0_0;
E_0x7fa5eaeafde0 .event/or E_0x7fa5eaeafde0/0, E_0x7fa5eaeafde0/1, E_0x7fa5eaeafde0/2;
S_0x7fa5eaec3ab0 .scope module, "adder" "adder" 7 61, 8 3 0, S_0x7fa5eaec3400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf57940 .functor XOR 1, L_0x7fa5eaf583b0, L_0x7fa5eaf58550, C4<0>, C4<0>;
L_0x7fa5eaf57a30 .functor XOR 1, L_0x7fa5eaf57940, v0x7fa5eaf44660_0, C4<0>, C4<0>;
L_0x7fa5eaf57ae0 .functor AND 1, L_0x7fa5eaf583b0, L_0x7fa5eaf58550, C4<1>, C4<1>;
L_0x7fa5eaf57bd0 .functor BUFZ 1, L_0x7fa5eaf57940, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf57c40 .functor AND 1, L_0x7fa5eaf57bd0, v0x7fa5eaf44660_0, C4<1>, C4<1>;
L_0x7fa5eaf57d20 .functor OR 1, L_0x7fa5eaf57ae0, L_0x7fa5eaf57c40, C4<0>, C4<0>;
v0x7fa5eaea53f0_0 .net *"_s8", 0 0, L_0x7fa5eaf57c40;  1 drivers
v0x7fa5eaea5480_0 .net "cin", 0 0, v0x7fa5eaf44660_0;  alias, 1 drivers
v0x7fa5eaea7380_0 .net "cout", 0 0, L_0x7fa5eaf57d20;  alias, 1 drivers
v0x7fa5eaea7410_0 .net "g", 0 0, L_0x7fa5eaf57ae0;  1 drivers
v0x7fa5eaea6fb0_0 .net "intermediate", 0 0, L_0x7fa5eaf57940;  1 drivers
v0x7fa5eaea6be0_0 .net "p", 0 0, L_0x7fa5eaf57bd0;  1 drivers
v0x7fa5eaea6c70_0 .net "x", 0 0, L_0x7fa5eaf583b0;  alias, 1 drivers
v0x7fa5eae9db90_0 .net "y", 0 0, L_0x7fa5eaf58550;  alias, 1 drivers
v0x7fa5eae9dc20_0 .net "z", 0 0, L_0x7fa5eaf57a30;  alias, 1 drivers
S_0x7fa5eaec0920 .scope module, "complement_adder" "adder" 7 53, 8 3 0, S_0x7fa5eaec3400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x106085440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf564c0 .functor XOR 1, L_0x7fa5eaf578d0, L_0x106085440, C4<0>, C4<0>;
L_0x7fa5eaf571c0 .functor XOR 1, L_0x7fa5eaf564c0, v0x7fa5eaf44660_0, C4<0>, C4<0>;
L_0x7fa5eaf572d0 .functor AND 1, L_0x7fa5eaf578d0, L_0x106085440, C4<1>, C4<1>;
L_0x7fa5eaf57580 .functor BUFZ 1, L_0x7fa5eaf564c0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf575f0 .functor AND 1, L_0x7fa5eaf57580, v0x7fa5eaf44660_0, C4<1>, C4<1>;
L_0x7fa5eaf148e0 .functor OR 1, L_0x7fa5eaf572d0, L_0x7fa5eaf575f0, C4<0>, C4<0>;
v0x7fa5eae9f8e0_0 .net *"_s8", 0 0, L_0x7fa5eaf575f0;  1 drivers
v0x7fa5eae9f970_0 .net "cin", 0 0, v0x7fa5eaf44660_0;  alias, 1 drivers
v0x7fa5eaea0a00_0 .net "cout", 0 0, L_0x7fa5eaf148e0;  alias, 1 drivers
v0x7fa5eaea0a90_0 .net "g", 0 0, L_0x7fa5eaf572d0;  1 drivers
v0x7fa5eae9caa0_0 .net "intermediate", 0 0, L_0x7fa5eaf564c0;  1 drivers
v0x7fa5eae9c6d0_0 .net "p", 0 0, L_0x7fa5eaf57580;  1 drivers
v0x7fa5eae9c760_0 .net "x", 0 0, L_0x7fa5eaf578d0;  1 drivers
v0x7fa5eae9e660_0 .net "y", 0 0, L_0x106085440;  1 drivers
v0x7fa5eae9e6f0_0 .net "z", 0 0, L_0x7fa5eaf571c0;  alias, 1 drivers
S_0x7fa5eaec24f0 .scope module, "subtractor" "subtractor" 7 69, 9 2 0, S_0x7fa5eaec3400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf57e50 .functor XOR 1, L_0x7fa5eaf583b0, L_0x7fa5eaf58550, C4<0>, C4<0>;
L_0x7fa5eaf57ec0 .functor XOR 1, L_0x7fa5eaf57e50, v0x7fa5eaf44660_0, C4<0>, C4<0>;
L_0x7fa5eaf57fb0 .functor NOT 1, L_0x7fa5eaf583b0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf58020 .functor AND 1, L_0x7fa5eaf57fb0, L_0x7fa5eaf58550, C4<1>, C4<1>;
L_0x7fa5eaf580f0 .functor NOT 1, L_0x7fa5eaf57e50, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf58190 .functor AND 1, L_0x7fa5eaf580f0, v0x7fa5eaf44660_0, C4<1>, C4<1>;
L_0x7fa5eaf58240 .functor OR 1, L_0x7fa5eaf58020, L_0x7fa5eaf58190, C4<0>, C4<0>;
v0x7fa5eae9dec0_0 .net *"_s4", 0 0, L_0x7fa5eaf57fb0;  1 drivers
v0x7fa5eae9df50_0 .net *"_s8", 0 0, L_0x7fa5eaf580f0;  1 drivers
v0x7fa5eaf145b0_0 .net "cin", 0 0, v0x7fa5eaf44660_0;  alias, 1 drivers
v0x7fa5eaf142f0_0 .net "cout", 0 0, L_0x7fa5eaf58240;  alias, 1 drivers
v0x7fa5eaf14380_0 .net "g", 0 0, L_0x7fa5eaf58020;  1 drivers
v0x7fa5eaf16300_0 .net "intermediate", 0 0, L_0x7fa5eaf57e50;  1 drivers
v0x7fa5eaf16390_0 .net "p", 0 0, L_0x7fa5eaf58190;  1 drivers
v0x7fa5eaf17420_0 .net "x", 0 0, L_0x7fa5eaf583b0;  alias, 1 drivers
v0x7fa5eaf174b0_0 .net "y", 0 0, L_0x7fa5eaf58550;  alias, 1 drivers
v0x7fa5eaf13530_0 .net "z", 0 0, L_0x7fa5eaf57ec0;  alias, 1 drivers
S_0x7fa5eaeba6e0 .scope module, "bs11" "bitslice" 6 173, 7 3 0, S_0x7fa5eaedcc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa5eaf58d80 .functor NOT 1, L_0x7fa5eaf598e0, C4<0>, C4<0>, C4<0>;
v0x7fa5eaeeef90_0 .net "add_cout", 0 0, L_0x7fa5eaf59250;  1 drivers
v0x7fa5eaef0020_0 .net "add_out", 0 0, L_0x7fa5eaf58f60;  1 drivers
v0x7fa5eaef00b0_0 .net "cin", 0 0, v0x7fa5eaf0b920_0;  alias, 1 drivers
v0x7fa5eaeec130_0 .net "cin2c", 0 0, v0x7fa5eaf0b920_0;  alias, 1 drivers
v0x7fa5eaeedc80_0 .net "complement_cout", 0 0, L_0x7fa5eaeec0b0;  1 drivers
v0x7fa5eaeedd10_0 .net "complement_out", 0 0, L_0x7fa5eaf58690;  1 drivers
v0x7fa5eaeed8b0_0 .var "cout", 0 0;
v0x7fa5eaeed940_0 .net "left_i", 0 0, L_0x7fa5eaf588e0;  1 drivers
v0x7fa5eaeed4e0_0 .net "lsb_y", 0 0, L_0x7fa5eaf58840;  1 drivers
v0x7fa5eaee4490_0 .net "mem_data_x", 0 0, L_0x7fa5eaf598e0;  1 drivers
v0x7fa5eaee4520_0 .net "mem_data_y", 0 0, L_0x7fa5eaf587a0;  1 drivers
v0x7fa5eaee4210_0 .net "op_code", 3 0, L_0x7fa5eaf5fe90;  alias, 1 drivers
v0x7fa5eaee61e0_0 .net "right_i", 0 0, L_0x7fa5eaf59a80;  1 drivers
v0x7fa5eaee6270_0 .net "sub_cout", 0 0, L_0x7fa5eaf59770;  1 drivers
v0x7fa5eaee7300_0 .net "sub_out", 0 0, L_0x7fa5eaf593f0;  1 drivers
v0x7fa5eaee7390_0 .var "z", 0 0;
E_0x7fa5eaf0d6f0/0 .event edge, v0x7fa5eaeca840_0, v0x7fa5eaef8d40_0, v0x7fa5eaef5ed0_0, v0x7fa5eaee61e0_0;
E_0x7fa5eaf0d6f0/1 .event edge, v0x7fa5eaf01a70_0, v0x7fa5eaeed940_0, v0x7fa5eaf01b00_0, v0x7fa5eaeed4e0_0;
E_0x7fa5eaf0d6f0/2 .event edge, v0x7fa5eaf03640_0, v0x7fa5eaf02940_0, v0x7fa5eaeeef00_0, v0x7fa5eaef65f0_0;
E_0x7fa5eaf0d6f0 .event/or E_0x7fa5eaf0d6f0/0, E_0x7fa5eaf0d6f0/1, E_0x7fa5eaf0d6f0/2;
S_0x7fa5eaebad90 .scope module, "adder" "adder" 7 61, 8 3 0, S_0x7fa5eaeba6e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf58ef0 .functor XOR 1, L_0x7fa5eaf598e0, L_0x7fa5eaf587a0, C4<0>, C4<0>;
L_0x7fa5eaf58f60 .functor XOR 1, L_0x7fa5eaf58ef0, v0x7fa5eaf0b920_0, C4<0>, C4<0>;
L_0x7fa5eaf59010 .functor AND 1, L_0x7fa5eaf598e0, L_0x7fa5eaf587a0, C4<1>, C4<1>;
L_0x7fa5eaf59100 .functor BUFZ 1, L_0x7fa5eaf58ef0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf59170 .functor AND 1, L_0x7fa5eaf59100, v0x7fa5eaf0b920_0, C4<1>, C4<1>;
L_0x7fa5eaf59250 .functor OR 1, L_0x7fa5eaf59010, L_0x7fa5eaf59170, C4<0>, C4<0>;
v0x7fa5eaf02bf0_0 .net *"_s8", 0 0, L_0x7fa5eaf59170;  1 drivers
v0x7fa5eaf028b0_0 .net "cin", 0 0, v0x7fa5eaf0b920_0;  alias, 1 drivers
v0x7fa5eaf02940_0 .net "cout", 0 0, L_0x7fa5eaf59250;  alias, 1 drivers
v0x7fa5eaf048c0_0 .net "g", 0 0, L_0x7fa5eaf59010;  1 drivers
v0x7fa5eaf04950_0 .net "intermediate", 0 0, L_0x7fa5eaf58ef0;  1 drivers
v0x7fa5eaf05a20_0 .net "p", 0 0, L_0x7fa5eaf59100;  1 drivers
v0x7fa5eaf01a70_0 .net "x", 0 0, L_0x7fa5eaf598e0;  alias, 1 drivers
v0x7fa5eaf01b00_0 .net "y", 0 0, L_0x7fa5eaf587a0;  alias, 1 drivers
v0x7fa5eaf03640_0 .net "z", 0 0, L_0x7fa5eaf58f60;  alias, 1 drivers
S_0x7fa5eaeb7c00 .scope module, "complement_adder" "adder" 7 53, 8 3 0, S_0x7fa5eaeba6e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x106085488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf574c0 .functor XOR 1, L_0x7fa5eaf58d80, L_0x106085488, C4<0>, C4<0>;
L_0x7fa5eaf58690 .functor XOR 1, L_0x7fa5eaf574c0, v0x7fa5eaf0b920_0, C4<0>, C4<0>;
L_0x7fa5eaf58980 .functor AND 1, L_0x7fa5eaf58d80, L_0x106085488, C4<1>, C4<1>;
L_0x7fa5eaf58a70 .functor BUFZ 1, L_0x7fa5eaf574c0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf58ae0 .functor AND 1, L_0x7fa5eaf58a70, v0x7fa5eaf0b920_0, C4<1>, C4<1>;
L_0x7fa5eaeec0b0 .functor OR 1, L_0x7fa5eaf58980, L_0x7fa5eaf58ae0, C4<0>, C4<0>;
v0x7fa5eaf02ea0_0 .net *"_s8", 0 0, L_0x7fa5eaf58ae0;  1 drivers
v0x7fa5eaf02f30_0 .net "cin", 0 0, v0x7fa5eaf0b920_0;  alias, 1 drivers
v0x7fa5eaef5ed0_0 .net "cout", 0 0, L_0x7fa5eaeec0b0;  alias, 1 drivers
v0x7fa5eaef5f60_0 .net "g", 0 0, L_0x7fa5eaf58980;  1 drivers
v0x7fa5eaef5c10_0 .net "intermediate", 0 0, L_0x7fa5eaf574c0;  1 drivers
v0x7fa5eaef5ca0_0 .net "p", 0 0, L_0x7fa5eaf58a70;  1 drivers
v0x7fa5eaef7c20_0 .net "x", 0 0, L_0x7fa5eaf58d80;  1 drivers
v0x7fa5eaef7cb0_0 .net "y", 0 0, L_0x106085488;  1 drivers
v0x7fa5eaef8d40_0 .net "z", 0 0, L_0x7fa5eaf58690;  alias, 1 drivers
S_0x7fa5eaeb97d0 .scope module, "subtractor" "subtractor" 7 69, 9 2 0, S_0x7fa5eaeba6e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf59380 .functor XOR 1, L_0x7fa5eaf598e0, L_0x7fa5eaf587a0, C4<0>, C4<0>;
L_0x7fa5eaf593f0 .functor XOR 1, L_0x7fa5eaf59380, v0x7fa5eaf0b920_0, C4<0>, C4<0>;
L_0x7fa5eaf594e0 .functor NOT 1, L_0x7fa5eaf598e0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf59550 .functor AND 1, L_0x7fa5eaf594e0, L_0x7fa5eaf587a0, C4<1>, C4<1>;
L_0x7fa5eaf59600 .functor NOT 1, L_0x7fa5eaf59380, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf596a0 .functor AND 1, L_0x7fa5eaf59600, v0x7fa5eaf0b920_0, C4<1>, C4<1>;
L_0x7fa5eaf59770 .functor OR 1, L_0x7fa5eaf59550, L_0x7fa5eaf596a0, C4<0>, C4<0>;
v0x7fa5eaef4e50_0 .net *"_s4", 0 0, L_0x7fa5eaf594e0;  1 drivers
v0x7fa5eaef69a0_0 .net *"_s8", 0 0, L_0x7fa5eaf59600;  1 drivers
v0x7fa5eaef6a40_0 .net "cin", 0 0, v0x7fa5eaf0b920_0;  alias, 1 drivers
v0x7fa5eaef65f0_0 .net "cout", 0 0, L_0x7fa5eaf59770;  alias, 1 drivers
v0x7fa5eaef6680_0 .net "g", 0 0, L_0x7fa5eaf59550;  1 drivers
v0x7fa5eaef6240_0 .net "intermediate", 0 0, L_0x7fa5eaf59380;  1 drivers
v0x7fa5eaeed1b0_0 .net "p", 0 0, L_0x7fa5eaf596a0;  1 drivers
v0x7fa5eaeed240_0 .net "x", 0 0, L_0x7fa5eaf598e0;  alias, 1 drivers
v0x7fa5eaeecef0_0 .net "y", 0 0, L_0x7fa5eaf587a0;  alias, 1 drivers
v0x7fa5eaeeef00_0 .net "z", 0 0, L_0x7fa5eaf593f0;  alias, 1 drivers
S_0x7fa5eaeb19c0 .scope module, "bs12" "bitslice" 6 186, 7 3 0, S_0x7fa5eaedcc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa5eaf5a2c0 .functor NOT 1, L_0x7fa5eaf5ad80, C4<0>, C4<0>, C4<0>;
v0x7fa5eae8a3c0_0 .net "add_cout", 0 0, L_0x7fa5eaf5a710;  1 drivers
v0x7fa5eae8a450_0 .net "add_out", 0 0, L_0x7fa5eaf5a420;  1 drivers
v0x7fa5eae8c750_0 .net "cin", 0 0, v0x7fa5eaeed8b0_0;  alias, 1 drivers
v0x7fa5eae8c380_0 .net "cin2c", 0 0, v0x7fa5eaeed8b0_0;  alias, 1 drivers
v0x7fa5eae8c410_0 .net "complement_cout", 0 0, L_0x7fa5eae8c7e0;  1 drivers
v0x7fa5eae8bfb0_0 .net "complement_out", 0 0, L_0x7fa5eaf59b60;  1 drivers
v0x7fa5eae8c040_0 .var "cout", 0 0;
v0x7fa5eae929d0_0 .net "left_i", 0 0, L_0x7fa5eaf59ee0;  1 drivers
v0x7fa5eae92a60_0 .net "lsb_y", 0 0, L_0x7fa5eaf59e40;  1 drivers
v0x7fa5eaea8d20_0 .net "mem_data_x", 0 0, L_0x7fa5eaf5ad80;  1 drivers
v0x7fa5eaea9350_0 .net "mem_data_y", 0 0, L_0x7fa5eaf5af20;  1 drivers
v0x7fa5eaea93e0_0 .net "op_code", 3 0, L_0x7fa5eaf5fe90;  alias, 1 drivers
v0x7fa5eaea6240_0 .net "right_i", 0 0, L_0x7fa5eaf59f80;  1 drivers
v0x7fa5eaea7d90_0 .net "sub_cout", 0 0, L_0x7fa5eaf5ac10;  1 drivers
v0x7fa5eaea7e20_0 .net "sub_out", 0 0, L_0x7fa5eaf5a8b0;  1 drivers
v0x7fa5eae9ff80_0 .var "z", 0 0;
E_0x7fa5eaeed5f0/0 .event edge, v0x7fa5eaeca840_0, v0x7fa5eae951a0_0, v0x7fa5eae93a30_0, v0x7fa5eaea6240_0;
E_0x7fa5eaeed5f0/1 .event edge, v0x7fa5eae94c40_0, v0x7fa5eae929d0_0, v0x7fa5eae96bc0_0, v0x7fa5eae92a60_0;
E_0x7fa5eaeed5f0/2 .event edge, v0x7fa5eae96c50_0, v0x7fa5eaee4850_0, v0x7fa5eae8a830_0, v0x7fa5eae8d9d0_0;
E_0x7fa5eaeed5f0 .event/or E_0x7fa5eaeed5f0/0, E_0x7fa5eaeed5f0/1, E_0x7fa5eaeed5f0/2;
S_0x7fa5eaeb2070 .scope module, "adder" "adder" 7 61, 8 3 0, S_0x7fa5eaeb19c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf5a330 .functor XOR 1, L_0x7fa5eaf5ad80, L_0x7fa5eaf5af20, C4<0>, C4<0>;
L_0x7fa5eaf5a420 .functor XOR 1, L_0x7fa5eaf5a330, v0x7fa5eaeed8b0_0, C4<0>, C4<0>;
L_0x7fa5eaf5a4d0 .functor AND 1, L_0x7fa5eaf5ad80, L_0x7fa5eaf5af20, C4<1>, C4<1>;
L_0x7fa5eaf5a5c0 .functor BUFZ 1, L_0x7fa5eaf5a330, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf5a630 .functor AND 1, L_0x7fa5eaf5a5c0, v0x7fa5eaeed8b0_0, C4<1>, C4<1>;
L_0x7fa5eaf5a710 .functor OR 1, L_0x7fa5eaf5a4d0, L_0x7fa5eaf5a630, C4<0>, C4<0>;
v0x7fa5eaee4c10_0 .net *"_s8", 0 0, L_0x7fa5eaf5a630;  1 drivers
v0x7fa5eaee47c0_0 .net "cin", 0 0, v0x7fa5eaeed8b0_0;  alias, 1 drivers
v0x7fa5eaee4850_0 .net "cout", 0 0, L_0x7fa5eaf5a710;  alias, 1 drivers
v0x7fa5eae94e70_0 .net "g", 0 0, L_0x7fa5eaf5a4d0;  1 drivers
v0x7fa5eae94f00_0 .net "intermediate", 0 0, L_0x7fa5eaf5a330;  1 drivers
v0x7fa5eae94bb0_0 .net "p", 0 0, L_0x7fa5eaf5a5c0;  1 drivers
v0x7fa5eae94c40_0 .net "x", 0 0, L_0x7fa5eaf5ad80;  alias, 1 drivers
v0x7fa5eae96bc0_0 .net "y", 0 0, L_0x7fa5eaf5af20;  alias, 1 drivers
v0x7fa5eae96c50_0 .net "z", 0 0, L_0x7fa5eaf5a420;  alias, 1 drivers
S_0x7fa5eaeaeee0 .scope module, "complement_adder" "adder" 7 53, 8 3 0, S_0x7fa5eaeb19c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x1060854d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4e390 .functor XOR 1, L_0x7fa5eaf5a2c0, L_0x1060854d0, C4<0>, C4<0>;
L_0x7fa5eaf59b60 .functor XOR 1, L_0x7fa5eaf4e390, v0x7fa5eaeed8b0_0, C4<0>, C4<0>;
L_0x7fa5eaf59c70 .functor AND 1, L_0x7fa5eaf5a2c0, L_0x1060854d0, C4<1>, C4<1>;
L_0x7fa5eaf59d60 .functor BUFZ 1, L_0x7fa5eaf4e390, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf59dd0 .functor AND 1, L_0x7fa5eaf59d60, v0x7fa5eaeed8b0_0, C4<1>, C4<1>;
L_0x7fa5eae8c7e0 .functor OR 1, L_0x7fa5eaf59c70, L_0x7fa5eaf59dd0, C4<0>, C4<0>;
v0x7fa5eae93df0_0 .net *"_s8", 0 0, L_0x7fa5eaf59dd0;  1 drivers
v0x7fa5eae939a0_0 .net "cin", 0 0, v0x7fa5eaeed8b0_0;  alias, 1 drivers
v0x7fa5eae93a30_0 .net "cout", 0 0, L_0x7fa5eae8c7e0;  alias, 1 drivers
v0x7fa5eae935d0_0 .net "g", 0 0, L_0x7fa5eaf59c70;  1 drivers
v0x7fa5eae93660_0 .net "intermediate", 0 0, L_0x7fa5eaf4e390;  1 drivers
v0x7fa5eae95980_0 .net "p", 0 0, L_0x7fa5eaf59d60;  1 drivers
v0x7fa5eae95570_0 .net "x", 0 0, L_0x7fa5eaf5a2c0;  1 drivers
v0x7fa5eae95600_0 .net "y", 0 0, L_0x1060854d0;  1 drivers
v0x7fa5eae951a0_0 .net "z", 0 0, L_0x7fa5eaf59b60;  alias, 1 drivers
S_0x7fa5eaeb0ab0 .scope module, "subtractor" "subtractor" 7 69, 9 2 0, S_0x7fa5eaeb19c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf5a840 .functor XOR 1, L_0x7fa5eaf5ad80, L_0x7fa5eaf5af20, C4<0>, C4<0>;
L_0x7fa5eaf5a8b0 .functor XOR 1, L_0x7fa5eaf5a840, v0x7fa5eaeed8b0_0, C4<0>, C4<0>;
L_0x7fa5eaf5a9a0 .functor NOT 1, L_0x7fa5eaf5ad80, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf5aa10 .functor AND 1, L_0x7fa5eaf5a9a0, L_0x7fa5eaf5af20, C4<1>, C4<1>;
L_0x7fa5eaf5aac0 .functor NOT 1, L_0x7fa5eaf5a840, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf5ab60 .functor AND 1, L_0x7fa5eaf5aac0, v0x7fa5eaeed8b0_0, C4<1>, C4<1>;
L_0x7fa5eaf5ac10 .functor OR 1, L_0x7fa5eaf5aa10, L_0x7fa5eaf5ab60, C4<0>, C4<0>;
v0x7fa5eae8bd00_0 .net *"_s4", 0 0, L_0x7fa5eaf5a9a0;  1 drivers
v0x7fa5eae8b9c0_0 .net *"_s8", 0 0, L_0x7fa5eaf5aac0;  1 drivers
v0x7fa5eae8ba50_0 .net "cin", 0 0, v0x7fa5eaeed8b0_0;  alias, 1 drivers
v0x7fa5eae8d9d0_0 .net "cout", 0 0, L_0x7fa5eaf5ac10;  alias, 1 drivers
v0x7fa5eae8da60_0 .net "g", 0 0, L_0x7fa5eaf5aa10;  1 drivers
v0x7fa5eae8eaf0_0 .net "intermediate", 0 0, L_0x7fa5eaf5a840;  1 drivers
v0x7fa5eae8eb80_0 .net "p", 0 0, L_0x7fa5eaf5ab60;  1 drivers
v0x7fa5eae8ab80_0 .net "x", 0 0, L_0x7fa5eaf5ad80;  alias, 1 drivers
v0x7fa5eae8ac10_0 .net "y", 0 0, L_0x7fa5eaf5af20;  alias, 1 drivers
v0x7fa5eae8a830_0 .net "z", 0 0, L_0x7fa5eaf5a8b0;  alias, 1 drivers
S_0x7fa5eaea0630 .scope module, "bs13" "bitslice" 6 199, 7 3 0, S_0x7fa5eaedcc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa5eaf5b730 .functor NOT 1, L_0x7fa5eaf5c1f0, C4<0>, C4<0>, C4<0>;
v0x7fa5eaeee690_0 .net "add_cout", 0 0, L_0x7fa5eaf5bb70;  1 drivers
v0x7fa5eaeee720_0 .net "add_out", 0 0, L_0x7fa5eaf5b890;  1 drivers
v0x7fa5eaee6880_0 .net "cin", 0 0, v0x7fa5eae8c040_0;  alias, 1 drivers
v0x7fa5eaee6f30_0 .net "cin2c", 0 0, v0x7fa5eae8c040_0;  alias, 1 drivers
v0x7fa5eaee6fc0_0 .net "complement_cout", 0 0, L_0x7fa5eaee6910;  1 drivers
v0x7fa5eaee3da0_0 .net "complement_out", 0 0, L_0x7fa5eaf5afe0;  1 drivers
v0x7fa5eaee3e30_0 .var "cout", 0 0;
v0x7fa5eaee5970_0 .net "left_i", 0 0, L_0x7fa5eaf5b260;  1 drivers
v0x7fa5eaee5a00_0 .net "lsb_y", 0 0, L_0x7fa5eaf5b1c0;  1 drivers
v0x7fa5eae972e0_0 .net "mem_data_x", 0 0, L_0x7fa5eaf5c1f0;  1 drivers
v0x7fa5eae97910_0 .net "mem_data_y", 0 0, L_0x7fa5eaf51a30;  1 drivers
v0x7fa5eae979a0_0 .net "op_code", 3 0, L_0x7fa5eaf5fe90;  alias, 1 drivers
v0x7fa5eae94780_0 .net "right_i", 0 0, L_0x7fa5eaf5b300;  1 drivers
v0x7fa5eae94810_0 .net "sub_cout", 0 0, L_0x7fa5eaf5c0c0;  1 drivers
v0x7fa5eae96350_0 .net "sub_out", 0 0, L_0x7fa5eaf5bd10;  1 drivers
v0x7fa5eae963e0_0 .var "z", 0 0;
E_0x7fa5eaea7eb0/0 .event edge, v0x7fa5eaeca840_0, v0x7fa5eaf04050_0, v0x7fa5eaf04f60_0, v0x7fa5eae94780_0;
E_0x7fa5eaea7eb0/1 .event edge, v0x7fa5eaf15b20_0, v0x7fa5eaee5970_0, v0x7fa5eaf0dc80_0, v0x7fa5eaee5a00_0;
E_0x7fa5eaea7eb0/2 .event edge, v0x7fa5eaf0dd10_0, v0x7fa5eaf170e0_0, v0x7fa5eaeecb40_0, v0x7fa5eaef73b0_0;
E_0x7fa5eaea7eb0 .event/or E_0x7fa5eaea7eb0/0, E_0x7fa5eaea7eb0/1, E_0x7fa5eaea7eb0/2;
S_0x7fa5eae9f070 .scope module, "adder" "adder" 7 61, 8 3 0, S_0x7fa5eaea0630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf5b7a0 .functor XOR 1, L_0x7fa5eaf5c1f0, L_0x7fa5eaf51a30, C4<0>, C4<0>;
L_0x7fa5eaf5b890 .functor XOR 1, L_0x7fa5eaf5b7a0, v0x7fa5eae8c040_0, C4<0>, C4<0>;
L_0x7fa5eaf5b940 .functor AND 1, L_0x7fa5eaf5c1f0, L_0x7fa5eaf51a30, C4<1>, C4<1>;
L_0x7fa5eaf5ba30 .functor BUFZ 1, L_0x7fa5eaf5b7a0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf5baa0 .functor AND 1, L_0x7fa5eaf5ba30, v0x7fa5eae8c040_0, C4<1>, C4<1>;
L_0x7fa5eaf5bb70 .functor OR 1, L_0x7fa5eaf5b940, L_0x7fa5eaf5baa0, C4<0>, C4<0>;
v0x7fa5eaf16a20_0 .net *"_s8", 0 0, L_0x7fa5eaf5baa0;  1 drivers
v0x7fa5eaf17050_0 .net "cin", 0 0, v0x7fa5eae8c040_0;  alias, 1 drivers
v0x7fa5eaf170e0_0 .net "cout", 0 0, L_0x7fa5eaf5bb70;  alias, 1 drivers
v0x7fa5eaf13ec0_0 .net "g", 0 0, L_0x7fa5eaf5b940;  1 drivers
v0x7fa5eaf13f50_0 .net "intermediate", 0 0, L_0x7fa5eaf5b7a0;  1 drivers
v0x7fa5eaf15a90_0 .net "p", 0 0, L_0x7fa5eaf5ba30;  1 drivers
v0x7fa5eaf15b20_0 .net "x", 0 0, L_0x7fa5eaf5c1f0;  alias, 1 drivers
v0x7fa5eaf0dc80_0 .net "y", 0 0, L_0x7fa5eaf51a30;  alias, 1 drivers
v0x7fa5eaf0dd10_0 .net "z", 0 0, L_0x7fa5eaf5b890;  alias, 1 drivers
S_0x7fa5eaf0b1a0 .scope module, "complement_adder" "adder" 7 53, 8 3 0, S_0x7fa5eaea0630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x106085518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf5a3a0 .functor XOR 1, L_0x7fa5eaf5b730, L_0x106085518, C4<0>, C4<0>;
L_0x7fa5eaf5afe0 .functor XOR 1, L_0x7fa5eaf5a3a0, v0x7fa5eae8c040_0, C4<0>, C4<0>;
L_0x7fa5eaf5b0f0 .functor AND 1, L_0x7fa5eaf5b730, L_0x106085518, C4<1>, C4<1>;
L_0x7fa5eaf5b430 .functor BUFZ 1, L_0x7fa5eaf5a3a0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf5b4a0 .functor AND 1, L_0x7fa5eaf5b430, v0x7fa5eae8c040_0, C4<1>, C4<1>;
L_0x7fa5eaee6910 .functor OR 1, L_0x7fa5eaf5b0f0, L_0x7fa5eaf5b4a0, C4<0>, C4<0>;
v0x7fa5eaf0cd70_0 .net *"_s8", 0 0, L_0x7fa5eaf5b4a0;  1 drivers
v0x7fa5eaf0ce00_0 .net "cin", 0 0, v0x7fa5eae8c040_0;  alias, 1 drivers
v0x7fa5eaf04f60_0 .net "cout", 0 0, L_0x7fa5eaee6910;  alias, 1 drivers
v0x7fa5eaf04ff0_0 .net "g", 0 0, L_0x7fa5eaf5b0f0;  1 drivers
v0x7fa5eaf05610_0 .net "intermediate", 0 0, L_0x7fa5eaf5a3a0;  1 drivers
v0x7fa5eaf056a0_0 .net "p", 0 0, L_0x7fa5eaf5b430;  1 drivers
v0x7fa5eaf02480_0 .net "x", 0 0, L_0x7fa5eaf5b730;  1 drivers
v0x7fa5eaf02510_0 .net "y", 0 0, L_0x106085518;  1 drivers
v0x7fa5eaf04050_0 .net "z", 0 0, L_0x7fa5eaf5afe0;  alias, 1 drivers
S_0x7fa5eaef82c0 .scope module, "subtractor" "subtractor" 7 69, 9 2 0, S_0x7fa5eaea0630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf5bca0 .functor XOR 1, L_0x7fa5eaf5c1f0, L_0x7fa5eaf51a30, C4<0>, C4<0>;
L_0x7fa5eaf5bd10 .functor XOR 1, L_0x7fa5eaf5bca0, v0x7fa5eae8c040_0, C4<0>, C4<0>;
L_0x7fa5eaf5be00 .functor NOT 1, L_0x7fa5eaf5c1f0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf5be70 .functor AND 1, L_0x7fa5eaf5be00, L_0x7fa5eaf51a30, C4<1>, C4<1>;
L_0x7fa5eaf5bf60 .functor NOT 1, L_0x7fa5eaf5bca0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf5bfd0 .functor AND 1, L_0x7fa5eaf5bf60, v0x7fa5eae8c040_0, C4<1>, C4<1>;
L_0x7fa5eaf5c0c0 .functor OR 1, L_0x7fa5eaf5be70, L_0x7fa5eaf5bfd0, C4<0>, C4<0>;
v0x7fa5eaef89f0_0 .net *"_s4", 0 0, L_0x7fa5eaf5be00;  1 drivers
v0x7fa5eaef57e0_0 .net *"_s8", 0 0, L_0x7fa5eaf5bf60;  1 drivers
v0x7fa5eaef5870_0 .net "cin", 0 0, v0x7fa5eae8c040_0;  alias, 1 drivers
v0x7fa5eaef73b0_0 .net "cout", 0 0, L_0x7fa5eaf5c0c0;  alias, 1 drivers
v0x7fa5eaef7440_0 .net "g", 0 0, L_0x7fa5eaf5be70;  1 drivers
v0x7fa5eaeef5a0_0 .net "intermediate", 0 0, L_0x7fa5eaf5bca0;  1 drivers
v0x7fa5eaeef630_0 .net "p", 0 0, L_0x7fa5eaf5bfd0;  1 drivers
v0x7fa5eaeefc50_0 .net "x", 0 0, L_0x7fa5eaf5c1f0;  alias, 1 drivers
v0x7fa5eaeefce0_0 .net "y", 0 0, L_0x7fa5eaf51a30;  alias, 1 drivers
v0x7fa5eaeecb40_0 .net "z", 0 0, L_0x7fa5eaf5bd10;  alias, 1 drivers
S_0x7fa5eae8e070 .scope module, "bs14" "bitslice" 6 212, 7 3 0, S_0x7fa5eaedcc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa5eaf5cd10 .functor NOT 1, L_0x7fa5eaf5d7f0, C4<0>, C4<0>, C4<0>;
v0x7fa5eaedaa80_0 .net "add_cout", 0 0, L_0x7fa5eaf5d160;  1 drivers
v0x7fa5eaedab10_0 .net "add_out", 0 0, L_0x7fa5eaf5ce70;  1 drivers
v0x7fa5eaedc650_0 .net "cin", 0 0, v0x7fa5eaee3e30_0;  alias, 1 drivers
v0x7fa5eaed1d60_0 .net "cin2c", 0 0, v0x7fa5eaee3e30_0;  alias, 1 drivers
v0x7fa5eaed1df0_0 .net "complement_cout", 0 0, L_0x7fa5eaedc6e0;  1 drivers
v0x7fa5eaed3930_0 .net "complement_out", 0 0, L_0x7fa5eaf5c590;  1 drivers
v0x7fa5eaed39c0_0 .var "cout", 0 0;
v0x7fa5eaec9050_0 .net "left_i", 0 0, L_0x7fa5eaf5caa0;  1 drivers
v0x7fa5eaec90e0_0 .net "lsb_y", 0 0, L_0x7fa5eaf5ca00;  1 drivers
v0x7fa5eaecac90_0 .net "mem_data_x", 0 0, L_0x7fa5eaf5d7f0;  1 drivers
v0x7fa5eaec0330_0 .net "mem_data_y", 0 0, L_0x7fa5eaf5d990;  1 drivers
v0x7fa5eaec03c0_0 .net "op_code", 3 0, L_0x7fa5eaf5fe90;  alias, 1 drivers
v0x7fa5eaec1ef0_0 .net "right_i", 0 0, L_0x7fa5eaf5cb40;  1 drivers
v0x7fa5eaec1f80_0 .net "sub_cout", 0 0, L_0x7fa5eaf5d680;  1 drivers
v0x7fa5eaeb7610_0 .net "sub_out", 0 0, L_0x7fa5eaf5d300;  1 drivers
v0x7fa5eaeb76a0_0 .var "z", 0 0;
E_0x7fa5eae97a40/0 .event edge, v0x7fa5eaeca840_0, v0x7fa5eaeeb430_0, v0x7fa5eaf00a50_0, v0x7fa5eaec1ef0_0;
E_0x7fa5eae97a40/1 .event edge, v0x7fa5eaf128c0_0, v0x7fa5eaec9050_0, v0x7fa5eaf12490_0, v0x7fa5eaec90e0_0;
E_0x7fa5eae97a40/2 .event edge, v0x7fa5eaf12520_0, v0x7fa5eaf1b5e0_0, v0x7fa5eaed09b0_0, v0x7fa5eaed99f0_0;
E_0x7fa5eae97a40 .event/or E_0x7fa5eae97a40/0, E_0x7fa5eae97a40/1, E_0x7fa5eae97a40/2;
S_0x7fa5eae8b590 .scope module, "adder" "adder" 7 61, 8 3 0, S_0x7fa5eae8e070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf5cd80 .functor XOR 1, L_0x7fa5eaf5d7f0, L_0x7fa5eaf5d990, C4<0>, C4<0>;
L_0x7fa5eaf5ce70 .functor XOR 1, L_0x7fa5eaf5cd80, v0x7fa5eaee3e30_0, C4<0>, C4<0>;
L_0x7fa5eaf5cf20 .functor AND 1, L_0x7fa5eaf5d7f0, L_0x7fa5eaf5d990, C4<1>, C4<1>;
L_0x7fa5eaf5d010 .functor BUFZ 1, L_0x7fa5eaf5cd80, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf5d080 .functor AND 1, L_0x7fa5eaf5d010, v0x7fa5eaee3e30_0, C4<1>, C4<1>;
L_0x7fa5eaf5d160 .functor OR 1, L_0x7fa5eaf5cf20, L_0x7fa5eaf5d080, C4<0>, C4<0>;
v0x7fa5eae8d1e0_0 .net *"_s8", 0 0, L_0x7fa5eaf5d080;  1 drivers
v0x7fa5eaf1b550_0 .net "cin", 0 0, v0x7fa5eaee3e30_0;  alias, 1 drivers
v0x7fa5eaf1b5e0_0 .net "cout", 0 0, L_0x7fa5eaf5d160;  alias, 1 drivers
v0x7fa5eaf1b1b0_0 .net "g", 0 0, L_0x7fa5eaf5cf20;  1 drivers
v0x7fa5eaf1b240_0 .net "intermediate", 0 0, L_0x7fa5eaf5cd80;  1 drivers
v0x7fa5eaf12830_0 .net "p", 0 0, L_0x7fa5eaf5d010;  1 drivers
v0x7fa5eaf128c0_0 .net "x", 0 0, L_0x7fa5eaf5d7f0;  alias, 1 drivers
v0x7fa5eaf12490_0 .net "y", 0 0, L_0x7fa5eaf5d990;  alias, 1 drivers
v0x7fa5eaf12520_0 .net "z", 0 0, L_0x7fa5eaf5ce70;  alias, 1 drivers
S_0x7fa5eaf09770 .scope module, "complement_adder" "adder" 7 53, 8 3 0, S_0x7fa5eae8e070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x106085560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf5b810 .functor XOR 1, L_0x7fa5eaf5cd10, L_0x106085560, C4<0>, C4<0>;
L_0x7fa5eaf5c590 .functor XOR 1, L_0x7fa5eaf5b810, v0x7fa5eaee3e30_0, C4<0>, C4<0>;
L_0x7fa5eaf5c680 .functor AND 1, L_0x7fa5eaf5cd10, L_0x106085560, C4<1>, C4<1>;
L_0x7fa5eaf5c770 .functor BUFZ 1, L_0x7fa5eaf5b810, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf5c7e0 .functor AND 1, L_0x7fa5eaf5c770, v0x7fa5eaee3e30_0, C4<1>, C4<1>;
L_0x7fa5eaedc6e0 .functor OR 1, L_0x7fa5eaf5c680, L_0x7fa5eaf5c7e0, C4<0>, C4<0>;
v0x7fa5eaf00df0_0 .net *"_s8", 0 0, L_0x7fa5eaf5c7e0;  1 drivers
v0x7fa5eaf00e80_0 .net "cin", 0 0, v0x7fa5eaee3e30_0;  alias, 1 drivers
v0x7fa5eaf00a50_0 .net "cout", 0 0, L_0x7fa5eaedc6e0;  alias, 1 drivers
v0x7fa5eaf00ae0_0 .net "g", 0 0, L_0x7fa5eaf5c680;  1 drivers
v0x7fa5eaef4150_0 .net "intermediate", 0 0, L_0x7fa5eaf5b810;  1 drivers
v0x7fa5eaef41e0_0 .net "p", 0 0, L_0x7fa5eaf5c770;  1 drivers
v0x7fa5eaef3db0_0 .net "x", 0 0, L_0x7fa5eaf5cd10;  1 drivers
v0x7fa5eaef3e40_0 .net "y", 0 0, L_0x106085560;  1 drivers
v0x7fa5eaeeb430_0 .net "z", 0 0, L_0x7fa5eaf5c590;  alias, 1 drivers
S_0x7fa5eaeeb090 .scope module, "subtractor" "subtractor" 7 69, 9 2 0, S_0x7fa5eae8e070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf5d290 .functor XOR 1, L_0x7fa5eaf5d7f0, L_0x7fa5eaf5d990, C4<0>, C4<0>;
L_0x7fa5eaf5d300 .functor XOR 1, L_0x7fa5eaf5d290, v0x7fa5eaee3e30_0, C4<0>, C4<0>;
L_0x7fa5eaf5d3f0 .functor NOT 1, L_0x7fa5eaf5d7f0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf5d460 .functor AND 1, L_0x7fa5eaf5d3f0, L_0x7fa5eaf5d990, C4<1>, C4<1>;
L_0x7fa5eaf5d510 .functor NOT 1, L_0x7fa5eaf5d290, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf5d5b0 .functor AND 1, L_0x7fa5eaf5d510, v0x7fa5eaee3e30_0, C4<1>, C4<1>;
L_0x7fa5eaf5d680 .functor OR 1, L_0x7fa5eaf5d460, L_0x7fa5eaf5d5b0, C4<0>, C4<0>;
v0x7fa5eaee2790_0 .net *"_s4", 0 0, L_0x7fa5eaf5d3f0;  1 drivers
v0x7fa5eaee2370_0 .net *"_s8", 0 0, L_0x7fa5eaf5d510;  1 drivers
v0x7fa5eaee2400_0 .net "cin", 0 0, v0x7fa5eaee3e30_0;  alias, 1 drivers
v0x7fa5eaed99f0_0 .net "cout", 0 0, L_0x7fa5eaf5d680;  alias, 1 drivers
v0x7fa5eaed9a80_0 .net "g", 0 0, L_0x7fa5eaf5d460;  1 drivers
v0x7fa5eaed9650_0 .net "intermediate", 0 0, L_0x7fa5eaf5d290;  1 drivers
v0x7fa5eaed96e0_0 .net "p", 0 0, L_0x7fa5eaf5d5b0;  1 drivers
v0x7fa5eaed0cd0_0 .net "x", 0 0, L_0x7fa5eaf5d7f0;  alias, 1 drivers
v0x7fa5eaed0d60_0 .net "y", 0 0, L_0x7fa5eaf5d990;  alias, 1 drivers
v0x7fa5eaed09b0_0 .net "z", 0 0, L_0x7fa5eaf5d300;  alias, 1 drivers
S_0x7fa5eaeb91d0 .scope module, "bs15" "bitslice" 6 225, 7 3 0, S_0x7fa5eaedcc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa5eaf5dff0 .functor NOT 1, L_0x7fa5eaf5eaa0, C4<0>, C4<0>, C4<0>;
v0x7fa5eae8b020_0 .net "add_cout", 0 0, L_0x7fa5eaf5e400;  1 drivers
v0x7fa5eae8cb60_0 .net "add_out", 0 0, L_0x7fa5eaf5e150;  1 drivers
v0x7fa5eae8cbf0_0 .net "cin", 0 0, v0x7fa5eaed39c0_0;  alias, 1 drivers
v0x7fa5eae928c0_0 .net "cin2c", 0 0, v0x7fa5eaed39c0_0;  alias, 1 drivers
v0x7fa5eae2be40_0 .net "complement_cout", 0 0, L_0x7fa5eae92840;  1 drivers
v0x7fa5eae2bed0_0 .net "complement_out", 0 0, L_0x7fa5eaf53170;  1 drivers
v0x7fa5eae2bf60_0 .var "cout", 0 0;
v0x7fa5eae2bff0_0 .net "left_i", 0 0, L_0x7fa5eaf5ddd0;  1 drivers
v0x7fa5eae24b60_0 .net "lsb_y", 0 0, L_0x7fa5eaf5dd30;  1 drivers
v0x7fa5eae24c70_0 .net "mem_data_x", 0 0, L_0x7fa5eaf5eaa0;  1 drivers
v0x7fa5eae24d00_0 .net "mem_data_y", 0 0, L_0x7fa5eaf5dc90;  1 drivers
v0x7fa5eae110e0_0 .net "op_code", 3 0, L_0x7fa5eaf5fe90;  alias, 1 drivers
v0x7fa5eae11170_0 .net "right_i", 0 0, L_0x7fa5eaf5ec40;  1 drivers
v0x7fa5eae11200_0 .net "sub_cout", 0 0, L_0x7fa5eaf5e930;  1 drivers
v0x7fa5eae11290_0 .net "sub_out", 0 0, L_0x7fa5eaf5e5a0;  1 drivers
v0x7fa5eae184e0_0 .var "z", 0 0;
E_0x7fa5eaec0470/0 .event edge, v0x7fa5eaeca840_0, v0x7fa5eaef5270_0, v0x7fa5eaf0c800_0, v0x7fa5eae11170_0;
E_0x7fa5eaec0470/1 .event edge, v0x7fa5eae9ea70_0, v0x7fa5eae2bff0_0, v0x7fa5eae9eb00_0, v0x7fa5eae24b60_0;
E_0x7fa5eaec0470/2 .event edge, v0x7fa5eaf138c0_0, v0x7fa5eaea7790_0, v0x7fa5eae8af90_0, v0x7fa5eaee3830_0;
E_0x7fa5eaec0470 .event/or E_0x7fa5eaec0470/0, E_0x7fa5eaec0470/1, E_0x7fa5eaec0470/2;
S_0x7fa5eaeb04b0 .scope module, "adder" "adder" 7 61, 8 3 0, S_0x7fa5eaeb91d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf5e060 .functor XOR 1, L_0x7fa5eaf5eaa0, L_0x7fa5eaf5dc90, C4<0>, C4<0>;
L_0x7fa5eaf5e150 .functor XOR 1, L_0x7fa5eaf5e060, v0x7fa5eaed39c0_0, C4<0>, C4<0>;
L_0x7fa5eaf5e1c0 .functor AND 1, L_0x7fa5eaf5eaa0, L_0x7fa5eaf5dc90, C4<1>, C4<1>;
L_0x7fa5eaf5e2b0 .functor BUFZ 1, L_0x7fa5eaf5e060, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf5e320 .functor AND 1, L_0x7fa5eaf5e2b0, v0x7fa5eaed39c0_0, C4<1>, C4<1>;
L_0x7fa5eaf5e400 .functor OR 1, L_0x7fa5eaf5e1c0, L_0x7fa5eaf5e320, C4<0>, C4<0>;
v0x7fa5eaea5bd0_0 .net *"_s8", 0 0, L_0x7fa5eaf5e320;  1 drivers
v0x7fa5eaea5c60_0 .net "cin", 0 0, v0x7fa5eaed39c0_0;  alias, 1 drivers
v0x7fa5eaea7790_0 .net "cout", 0 0, L_0x7fa5eaf5e400;  alias, 1 drivers
v0x7fa5eaea7820_0 .net "g", 0 0, L_0x7fa5eaf5e1c0;  1 drivers
v0x7fa5eae9ceb0_0 .net "intermediate", 0 0, L_0x7fa5eaf5e060;  1 drivers
v0x7fa5eae9cf40_0 .net "p", 0 0, L_0x7fa5eaf5e2b0;  1 drivers
v0x7fa5eae9ea70_0 .net "x", 0 0, L_0x7fa5eaf5eaa0;  alias, 1 drivers
v0x7fa5eae9eb00_0 .net "y", 0 0, L_0x7fa5eaf5dc90;  alias, 1 drivers
v0x7fa5eaf138c0_0 .net "z", 0 0, L_0x7fa5eaf5e150;  alias, 1 drivers
S_0x7fa5eaf15490 .scope module, "complement_adder" "adder" 7 53, 8 3 0, S_0x7fa5eaeb91d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x1060855a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf5cbe0 .functor XOR 1, L_0x7fa5eaf5dff0, L_0x1060855a8, C4<0>, C4<0>;
L_0x7fa5eaf53170 .functor XOR 1, L_0x7fa5eaf5cbe0, v0x7fa5eaed39c0_0, C4<0>, C4<0>;
L_0x7fa5eaf53260 .functor AND 1, L_0x7fa5eaf5dff0, L_0x1060855a8, C4<1>, C4<1>;
L_0x7fa5eaf5da30 .functor BUFZ 1, L_0x7fa5eaf5cbe0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf5daa0 .functor AND 1, L_0x7fa5eaf5da30, v0x7fa5eaed39c0_0, C4<1>, C4<1>;
L_0x7fa5eae92840 .functor OR 1, L_0x7fa5eaf53260, L_0x7fa5eaf5daa0, C4<0>, C4<0>;
v0x7fa5eaf0ac20_0 .net *"_s8", 0 0, L_0x7fa5eaf5daa0;  1 drivers
v0x7fa5eaf0c770_0 .net "cin", 0 0, v0x7fa5eaed39c0_0;  alias, 1 drivers
v0x7fa5eaf0c800_0 .net "cout", 0 0, L_0x7fa5eae92840;  alias, 1 drivers
v0x7fa5eaf01e80_0 .net "g", 0 0, L_0x7fa5eaf53260;  1 drivers
v0x7fa5eaf01f10_0 .net "intermediate", 0 0, L_0x7fa5eaf5cbe0;  1 drivers
v0x7fa5eaf03a50_0 .net "p", 0 0, L_0x7fa5eaf5da30;  1 drivers
v0x7fa5eaf03ae0_0 .net "x", 0 0, L_0x7fa5eaf5dff0;  1 drivers
v0x7fa5eaef51e0_0 .net "y", 0 0, L_0x1060855a8;  1 drivers
v0x7fa5eaef5270_0 .net "z", 0 0, L_0x7fa5eaf53170;  alias, 1 drivers
S_0x7fa5eaeec4c0 .scope module, "subtractor" "subtractor" 7 69, 9 2 0, S_0x7fa5eaeb91d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf5e530 .functor XOR 1, L_0x7fa5eaf5eaa0, L_0x7fa5eaf5dc90, C4<0>, C4<0>;
L_0x7fa5eaf5e5a0 .functor XOR 1, L_0x7fa5eaf5e530, v0x7fa5eaed39c0_0, C4<0>, C4<0>;
L_0x7fa5eaf5e690 .functor NOT 1, L_0x7fa5eaf5eaa0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf5e700 .functor AND 1, L_0x7fa5eaf5e690, L_0x7fa5eaf5dc90, C4<1>, C4<1>;
L_0x7fa5eaf5e7d0 .functor NOT 1, L_0x7fa5eaf5e530, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf5e840 .functor AND 1, L_0x7fa5eaf5e7d0, v0x7fa5eaed39c0_0, C4<1>, C4<1>;
L_0x7fa5eaf5e930 .functor OR 1, L_0x7fa5eaf5e700, L_0x7fa5eaf5e840, C4<0>, C4<0>;
v0x7fa5eaeee090_0 .net *"_s4", 0 0, L_0x7fa5eaf5e690;  1 drivers
v0x7fa5eaeee120_0 .net *"_s8", 0 0, L_0x7fa5eaf5e7d0;  1 drivers
v0x7fa5eaee37a0_0 .net "cin", 0 0, v0x7fa5eaed39c0_0;  alias, 1 drivers
v0x7fa5eaee3830_0 .net "cout", 0 0, L_0x7fa5eaf5e930;  alias, 1 drivers
v0x7fa5eaee5370_0 .net "g", 0 0, L_0x7fa5eaf5e700;  1 drivers
v0x7fa5eaee5400_0 .net "intermediate", 0 0, L_0x7fa5eaf5e530;  1 drivers
v0x7fa5eae94180_0 .net "p", 0 0, L_0x7fa5eaf5e840;  1 drivers
v0x7fa5eae94210_0 .net "x", 0 0, L_0x7fa5eaf5eaa0;  alias, 1 drivers
v0x7fa5eae95d50_0 .net "y", 0 0, L_0x7fa5eaf5dc90;  alias, 1 drivers
v0x7fa5eae8af90_0 .net "z", 0 0, L_0x7fa5eaf5e5a0;  alias, 1 drivers
S_0x7fa5eae18570 .scope module, "bs2" "bitslice" 6 56, 7 3 0, S_0x7fa5eaedcc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa5eaf4cdb0 .functor NOT 1, L_0x7fa5eaf4d8d0, C4<0>, C4<0>, C4<0>;
v0x7fa5eaf318f0_0 .net "add_cout", 0 0, L_0x7fa5eaf4d220;  1 drivers
v0x7fa5eaf319b0_0 .net "add_out", 0 0, L_0x7fa5eaf4cf10;  1 drivers
v0x7fa5eaf31a40_0 .net "cin", 0 0, v0x7fa5eaeae1a0_0;  alias, 1 drivers
v0x7fa5eaf31b70_0 .net "cin2c", 0 0, v0x7fa5eaeae1a0_0;  alias, 1 drivers
v0x7fa5eaf31c00_0 .net "complement_cout", 0 0, L_0x7fa5eaf31af0;  1 drivers
v0x7fa5eaf31c90_0 .net "complement_out", 0 0, L_0x7fa5eaf4c950;  1 drivers
v0x7fa5eaf31d40_0 .var "cout", 0 0;
v0x7fa5eaf31dd0_0 .net "left_i", 0 0, L_0x7fa5eaf4dcb0;  1 drivers
v0x7fa5eaf31e60_0 .net "lsb_y", 0 0, L_0x7fa5eaf4db10;  1 drivers
v0x7fa5eaf31f70_0 .net "mem_data_x", 0 0, L_0x7fa5eaf4d8d0;  1 drivers
v0x7fa5eaf32000_0 .net "mem_data_y", 0 0, L_0x7fa5eaf4da70;  1 drivers
v0x7fa5eaf320d0_0 .net "op_code", 3 0, L_0x7fa5eaf5fe90;  alias, 1 drivers
v0x7fa5eaf32260_0 .net "right_i", 0 0, L_0x7fa5eaf4dde0;  1 drivers
v0x7fa5eaf322f0_0 .net "sub_cout", 0 0, L_0x7fa5eaf4d760;  1 drivers
v0x7fa5eaf32380_0 .net "sub_out", 0 0, L_0x7fa5eaf4d3c0;  1 drivers
v0x7fa5eaf32410_0 .var "z", 0 0;
E_0x7fa5eae24d90/0 .event edge, v0x7fa5eaeca840_0, v0x7fa5eaf30f20_0, v0x7fa5eaf30bc0_0, v0x7fa5eaf32260_0;
E_0x7fa5eae24d90/1 .event edge, v0x7fa5eaf30690_0, v0x7fa5eaf31dd0_0, v0x7fa5eaf30720_0, v0x7fa5eaf31e60_0;
E_0x7fa5eae24d90/2 .event edge, v0x7fa5eaf307b0_0, v0x7fa5eaf30450_0, v0x7fa5eaf31830_0, v0x7fa5eaf313c0_0;
E_0x7fa5eae24d90 .event/or E_0x7fa5eae24d90/0, E_0x7fa5eae24d90/1, E_0x7fa5eae24d90/2;
S_0x7fa5eae03d60 .scope module, "adder" "adder" 7 61, 8 3 0, S_0x7fa5eae18570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf4ce20 .functor XOR 1, L_0x7fa5eaf4d8d0, L_0x7fa5eaf4da70, C4<0>, C4<0>;
L_0x7fa5eaf4cf10 .functor XOR 1, L_0x7fa5eaf4ce20, v0x7fa5eaeae1a0_0, C4<0>, C4<0>;
L_0x7fa5eaf4cfc0 .functor AND 1, L_0x7fa5eaf4d8d0, L_0x7fa5eaf4da70, C4<1>, C4<1>;
L_0x7fa5eaf4d0b0 .functor BUFZ 1, L_0x7fa5eaf4ce20, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4d120 .functor AND 1, L_0x7fa5eaf4d0b0, v0x7fa5eaeae1a0_0, C4<1>, C4<1>;
L_0x7fa5eaf4d220 .functor OR 1, L_0x7fa5eaf4cfc0, L_0x7fa5eaf4d120, C4<0>, C4<0>;
v0x7fa5eaf30330_0 .net *"_s8", 0 0, L_0x7fa5eaf4d120;  1 drivers
v0x7fa5eaf303c0_0 .net "cin", 0 0, v0x7fa5eaeae1a0_0;  alias, 1 drivers
v0x7fa5eaf30450_0 .net "cout", 0 0, L_0x7fa5eaf4d220;  alias, 1 drivers
v0x7fa5eaf304e0_0 .net "g", 0 0, L_0x7fa5eaf4cfc0;  1 drivers
v0x7fa5eaf30570_0 .net "intermediate", 0 0, L_0x7fa5eaf4ce20;  1 drivers
v0x7fa5eaf30600_0 .net "p", 0 0, L_0x7fa5eaf4d0b0;  1 drivers
v0x7fa5eaf30690_0 .net "x", 0 0, L_0x7fa5eaf4d8d0;  alias, 1 drivers
v0x7fa5eaf30720_0 .net "y", 0 0, L_0x7fa5eaf4da70;  alias, 1 drivers
v0x7fa5eaf307b0_0 .net "z", 0 0, L_0x7fa5eaf4cf10;  alias, 1 drivers
S_0x7fa5eaf308c0 .scope module, "complement_adder" "adder" 7 53, 8 3 0, S_0x7fa5eae18570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x106085200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4c8e0 .functor XOR 1, L_0x7fa5eaf4cdb0, L_0x106085200, C4<0>, C4<0>;
L_0x7fa5eaf4c950 .functor XOR 1, L_0x7fa5eaf4c8e0, v0x7fa5eaeae1a0_0, C4<0>, C4<0>;
L_0x7fa5eaf4c9c0 .functor AND 1, L_0x7fa5eaf4cdb0, L_0x106085200, C4<1>, C4<1>;
L_0x7fa5eaf4cab0 .functor BUFZ 1, L_0x7fa5eaf4c8e0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4cb20 .functor AND 1, L_0x7fa5eaf4cab0, v0x7fa5eaeae1a0_0, C4<1>, C4<1>;
L_0x7fa5eaf31af0 .functor OR 1, L_0x7fa5eaf4c9c0, L_0x7fa5eaf4cb20, C4<0>, C4<0>;
v0x7fa5eaf30aa0_0 .net *"_s8", 0 0, L_0x7fa5eaf4cb20;  1 drivers
v0x7fa5eaf30b30_0 .net "cin", 0 0, v0x7fa5eaeae1a0_0;  alias, 1 drivers
v0x7fa5eaf30bc0_0 .net "cout", 0 0, L_0x7fa5eaf31af0;  alias, 1 drivers
v0x7fa5eaf30c50_0 .net "g", 0 0, L_0x7fa5eaf4c9c0;  1 drivers
v0x7fa5eaf30ce0_0 .net "intermediate", 0 0, L_0x7fa5eaf4c8e0;  1 drivers
v0x7fa5eaf30d70_0 .net "p", 0 0, L_0x7fa5eaf4cab0;  1 drivers
v0x7fa5eaf30e00_0 .net "x", 0 0, L_0x7fa5eaf4cdb0;  1 drivers
v0x7fa5eaf30e90_0 .net "y", 0 0, L_0x106085200;  1 drivers
v0x7fa5eaf30f20_0 .net "z", 0 0, L_0x7fa5eaf4c950;  alias, 1 drivers
S_0x7fa5eaf31030 .scope module, "subtractor" "subtractor" 7 69, 9 2 0, S_0x7fa5eae18570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf4d350 .functor XOR 1, L_0x7fa5eaf4d8d0, L_0x7fa5eaf4da70, C4<0>, C4<0>;
L_0x7fa5eaf4d3c0 .functor XOR 1, L_0x7fa5eaf4d350, v0x7fa5eaeae1a0_0, C4<0>, C4<0>;
L_0x7fa5eaf4d4b0 .functor NOT 1, L_0x7fa5eaf4d8d0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4d520 .functor AND 1, L_0x7fa5eaf4d4b0, L_0x7fa5eaf4da70, C4<1>, C4<1>;
L_0x7fa5eaf4d5f0 .functor NOT 1, L_0x7fa5eaf4d350, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4d690 .functor AND 1, L_0x7fa5eaf4d5f0, v0x7fa5eaeae1a0_0, C4<1>, C4<1>;
L_0x7fa5eaf4d760 .functor OR 1, L_0x7fa5eaf4d520, L_0x7fa5eaf4d690, C4<0>, C4<0>;
v0x7fa5eaf31210_0 .net *"_s4", 0 0, L_0x7fa5eaf4d4b0;  1 drivers
v0x7fa5eaf312a0_0 .net *"_s8", 0 0, L_0x7fa5eaf4d5f0;  1 drivers
v0x7fa5eaf31330_0 .net "cin", 0 0, v0x7fa5eaeae1a0_0;  alias, 1 drivers
v0x7fa5eaf313c0_0 .net "cout", 0 0, L_0x7fa5eaf4d760;  alias, 1 drivers
v0x7fa5eaf31450_0 .net "g", 0 0, L_0x7fa5eaf4d520;  1 drivers
v0x7fa5eaf31530_0 .net "intermediate", 0 0, L_0x7fa5eaf4d350;  1 drivers
v0x7fa5eaf315d0_0 .net "p", 0 0, L_0x7fa5eaf4d690;  1 drivers
v0x7fa5eaf31670_0 .net "x", 0 0, L_0x7fa5eaf4d8d0;  alias, 1 drivers
v0x7fa5eaf31700_0 .net "y", 0 0, L_0x7fa5eaf4da70;  alias, 1 drivers
v0x7fa5eaf31830_0 .net "z", 0 0, L_0x7fa5eaf4d3c0;  alias, 1 drivers
S_0x7fa5eaf324f0 .scope module, "bs3" "bitslice" 6 69, 7 3 0, S_0x7fa5eaedcc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa5eaf4e320 .functor NOT 1, L_0x7fa5eaf4ee50, C4<0>, C4<0>, C4<0>;
v0x7fa5eaf343d0_0 .net "add_cout", 0 0, L_0x7fa5eaf4e7a0;  1 drivers
v0x7fa5eaf34490_0 .net "add_out", 0 0, L_0x7fa5eaf4e500;  1 drivers
v0x7fa5eaf34520_0 .net "cin", 0 0, v0x7fa5eaf31d40_0;  alias, 1 drivers
v0x7fa5eaf34650_0 .net "cin2c", 0 0, v0x7fa5eaf31d40_0;  alias, 1 drivers
v0x7fa5eaf346e0_0 .net "complement_cout", 0 0, L_0x7fa5eaf345d0;  1 drivers
v0x7fa5eaf34770_0 .net "complement_out", 0 0, L_0x7fa5eaf4a460;  1 drivers
v0x7fa5eaf34820_0 .var "cout", 0 0;
v0x7fa5eaf348b0_0 .net "left_i", 0 0, L_0x7fa5eaf4eff0;  1 drivers
v0x7fa5eaf34940_0 .net "lsb_y", 0 0, L_0x7fa5eaf4f130;  1 drivers
v0x7fa5eaf34a50_0 .net "mem_data_x", 0 0, L_0x7fa5eaf4ee50;  1 drivers
v0x7fa5eaf34ae0_0 .net "mem_data_y", 0 0, L_0x7fa5eaf4f090;  1 drivers
v0x7fa5eaf34bb0_0 .net "op_code", 3 0, L_0x7fa5eaf5fe90;  alias, 1 drivers
v0x7fa5eaf34c40_0 .net "right_i", 0 0, L_0x7fa5eaf4f280;  1 drivers
v0x7fa5eaf34cd0_0 .net "sub_cout", 0 0, L_0x7fa5eaf4ece0;  1 drivers
v0x7fa5eaf34d60_0 .net "sub_out", 0 0, L_0x7fa5eaf4e940;  1 drivers
v0x7fa5eaf34df0_0 .var "z", 0 0;
E_0x7fa5eaf32790/0 .event edge, v0x7fa5eaeca840_0, v0x7fa5eaf33900_0, v0x7fa5eaf33520_0, v0x7fa5eaf34c40_0;
E_0x7fa5eaf32790/1 .event edge, v0x7fa5eaf32ed0_0, v0x7fa5eaf348b0_0, v0x7fa5eaf32f70_0, v0x7fa5eaf34940_0;
E_0x7fa5eaf32790/2 .event edge, v0x7fa5eaf33010_0, v0x7fa5eaf32c20_0, v0x7fa5eaf34310_0, v0x7fa5eaf33ea0_0;
E_0x7fa5eaf32790 .event/or E_0x7fa5eaf32790/0, E_0x7fa5eaf32790/1, E_0x7fa5eaf32790/2;
S_0x7fa5eaf32830 .scope module, "adder" "adder" 7 61, 8 3 0, S_0x7fa5eaf324f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf4e410 .functor XOR 1, L_0x7fa5eaf4ee50, L_0x7fa5eaf4f090, C4<0>, C4<0>;
L_0x7fa5eaf4e500 .functor XOR 1, L_0x7fa5eaf4e410, v0x7fa5eaf31d40_0, C4<0>, C4<0>;
L_0x7fa5eaf4e570 .functor AND 1, L_0x7fa5eaf4ee50, L_0x7fa5eaf4f090, C4<1>, C4<1>;
L_0x7fa5eaf4e660 .functor BUFZ 1, L_0x7fa5eaf4e410, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4e6d0 .functor AND 1, L_0x7fa5eaf4e660, v0x7fa5eaf31d40_0, C4<1>, C4<1>;
L_0x7fa5eaf4e7a0 .functor OR 1, L_0x7fa5eaf4e570, L_0x7fa5eaf4e6d0, C4<0>, C4<0>;
v0x7fa5eaf32aa0_0 .net *"_s8", 0 0, L_0x7fa5eaf4e6d0;  1 drivers
v0x7fa5eaf32b60_0 .net "cin", 0 0, v0x7fa5eaf31d40_0;  alias, 1 drivers
v0x7fa5eaf32c20_0 .net "cout", 0 0, L_0x7fa5eaf4e7a0;  alias, 1 drivers
v0x7fa5eaf32cd0_0 .net "g", 0 0, L_0x7fa5eaf4e570;  1 drivers
v0x7fa5eaf32d60_0 .net "intermediate", 0 0, L_0x7fa5eaf4e410;  1 drivers
v0x7fa5eaf32e30_0 .net "p", 0 0, L_0x7fa5eaf4e660;  1 drivers
v0x7fa5eaf32ed0_0 .net "x", 0 0, L_0x7fa5eaf4ee50;  alias, 1 drivers
v0x7fa5eaf32f70_0 .net "y", 0 0, L_0x7fa5eaf4f090;  alias, 1 drivers
v0x7fa5eaf33010_0 .net "z", 0 0, L_0x7fa5eaf4e500;  alias, 1 drivers
S_0x7fa5eaf33190 .scope module, "complement_adder" "adder" 7 53, 8 3 0, S_0x7fa5eaf324f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x106085248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4c870 .functor XOR 1, L_0x7fa5eaf4e320, L_0x106085248, C4<0>, C4<0>;
L_0x7fa5eaf4a460 .functor XOR 1, L_0x7fa5eaf4c870, v0x7fa5eaf31d40_0, C4<0>, C4<0>;
L_0x7fa5eaf4df00 .functor AND 1, L_0x7fa5eaf4e320, L_0x106085248, C4<1>, C4<1>;
L_0x7fa5eaf4dff0 .functor BUFZ 1, L_0x7fa5eaf4c870, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4e060 .functor AND 1, L_0x7fa5eaf4dff0, v0x7fa5eaf31d40_0, C4<1>, C4<1>;
L_0x7fa5eaf345d0 .functor OR 1, L_0x7fa5eaf4df00, L_0x7fa5eaf4e060, C4<0>, C4<0>;
v0x7fa5eaf333c0_0 .net *"_s8", 0 0, L_0x7fa5eaf4e060;  1 drivers
v0x7fa5eaf33450_0 .net "cin", 0 0, v0x7fa5eaf31d40_0;  alias, 1 drivers
v0x7fa5eaf33520_0 .net "cout", 0 0, L_0x7fa5eaf345d0;  alias, 1 drivers
v0x7fa5eaf335b0_0 .net "g", 0 0, L_0x7fa5eaf4df00;  1 drivers
v0x7fa5eaf33640_0 .net "intermediate", 0 0, L_0x7fa5eaf4c870;  1 drivers
v0x7fa5eaf33720_0 .net "p", 0 0, L_0x7fa5eaf4dff0;  1 drivers
v0x7fa5eaf337c0_0 .net "x", 0 0, L_0x7fa5eaf4e320;  1 drivers
v0x7fa5eaf33860_0 .net "y", 0 0, L_0x106085248;  1 drivers
v0x7fa5eaf33900_0 .net "z", 0 0, L_0x7fa5eaf4a460;  alias, 1 drivers
S_0x7fa5eaf33a80 .scope module, "subtractor" "subtractor" 7 69, 9 2 0, S_0x7fa5eaf324f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf4e8d0 .functor XOR 1, L_0x7fa5eaf4ee50, L_0x7fa5eaf4f090, C4<0>, C4<0>;
L_0x7fa5eaf4e940 .functor XOR 1, L_0x7fa5eaf4e8d0, v0x7fa5eaf31d40_0, C4<0>, C4<0>;
L_0x7fa5eaf4ea30 .functor NOT 1, L_0x7fa5eaf4ee50, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4eaa0 .functor AND 1, L_0x7fa5eaf4ea30, L_0x7fa5eaf4f090, C4<1>, C4<1>;
L_0x7fa5eaf4eb70 .functor NOT 1, L_0x7fa5eaf4e8d0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4ec10 .functor AND 1, L_0x7fa5eaf4eb70, v0x7fa5eaf31d40_0, C4<1>, C4<1>;
L_0x7fa5eaf4ece0 .functor OR 1, L_0x7fa5eaf4eaa0, L_0x7fa5eaf4ec10, C4<0>, C4<0>;
v0x7fa5eaf33cb0_0 .net *"_s4", 0 0, L_0x7fa5eaf4ea30;  1 drivers
v0x7fa5eaf33d40_0 .net *"_s8", 0 0, L_0x7fa5eaf4eb70;  1 drivers
v0x7fa5eaf33df0_0 .net "cin", 0 0, v0x7fa5eaf31d40_0;  alias, 1 drivers
v0x7fa5eaf33ea0_0 .net "cout", 0 0, L_0x7fa5eaf4ece0;  alias, 1 drivers
v0x7fa5eaf33f30_0 .net "g", 0 0, L_0x7fa5eaf4eaa0;  1 drivers
v0x7fa5eaf34010_0 .net "intermediate", 0 0, L_0x7fa5eaf4e8d0;  1 drivers
v0x7fa5eaf340b0_0 .net "p", 0 0, L_0x7fa5eaf4ec10;  1 drivers
v0x7fa5eaf34150_0 .net "x", 0 0, L_0x7fa5eaf4ee50;  alias, 1 drivers
v0x7fa5eaf341e0_0 .net "y", 0 0, L_0x7fa5eaf4f090;  alias, 1 drivers
v0x7fa5eaf34310_0 .net "z", 0 0, L_0x7fa5eaf4e940;  alias, 1 drivers
S_0x7fa5eaf34f50 .scope module, "bs4" "bitslice" 6 82, 7 3 0, S_0x7fa5eaedcc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa5eaf4f8e0 .functor NOT 1, L_0x7fa5eaf503c0, C4<0>, C4<0>, C4<0>;
v0x7fa5eaf36e30_0 .net "add_cout", 0 0, L_0x7fa5eaf4fd30;  1 drivers
v0x7fa5eaf36ef0_0 .net "add_out", 0 0, L_0x7fa5eaf4fa40;  1 drivers
v0x7fa5eaf36f80_0 .net "cin", 0 0, v0x7fa5eaf34820_0;  alias, 1 drivers
v0x7fa5eaf370b0_0 .net "cin2c", 0 0, v0x7fa5eaf34820_0;  alias, 1 drivers
v0x7fa5eaf37140_0 .net "complement_cout", 0 0, L_0x7fa5eaf37030;  1 drivers
v0x7fa5eaf371d0_0 .net "complement_out", 0 0, L_0x7fa5eaf4dd50;  1 drivers
v0x7fa5eaf37280_0 .var "cout", 0 0;
v0x7fa5eaf37310_0 .net "left_i", 0 0, L_0x7fa5eaf4f420;  1 drivers
v0x7fa5eaf373a0_0 .net "lsb_y", 0 0, L_0x7fa5eaf506d0;  1 drivers
v0x7fa5eaf374b0_0 .net "mem_data_x", 0 0, L_0x7fa5eaf503c0;  1 drivers
v0x7fa5eaf37540_0 .net "mem_data_y", 0 0, L_0x7fa5eaf50560;  1 drivers
v0x7fa5eaf37610_0 .net "op_code", 3 0, L_0x7fa5eaf5fe90;  alias, 1 drivers
v0x7fa5eaf376a0_0 .net "right_i", 0 0, L_0x7fa5eaf50850;  1 drivers
v0x7fa5eaf37730_0 .net "sub_cout", 0 0, L_0x7fa5eaf50250;  1 drivers
v0x7fa5eaf377c0_0 .net "sub_out", 0 0, L_0x7fa5eaf4fed0;  1 drivers
v0x7fa5eaf37850_0 .var "z", 0 0;
E_0x7fa5eaf351f0/0 .event edge, v0x7fa5eaeca840_0, v0x7fa5eaf36360_0, v0x7fa5eaf35f80_0, v0x7fa5eaf376a0_0;
E_0x7fa5eaf351f0/1 .event edge, v0x7fa5eaf35930_0, v0x7fa5eaf37310_0, v0x7fa5eaf359d0_0, v0x7fa5eaf373a0_0;
E_0x7fa5eaf351f0/2 .event edge, v0x7fa5eaf35a70_0, v0x7fa5eaf35680_0, v0x7fa5eaf36d70_0, v0x7fa5eaf36900_0;
E_0x7fa5eaf351f0 .event/or E_0x7fa5eaf351f0/0, E_0x7fa5eaf351f0/1, E_0x7fa5eaf351f0/2;
S_0x7fa5eaf35290 .scope module, "adder" "adder" 7 61, 8 3 0, S_0x7fa5eaf34f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf4f950 .functor XOR 1, L_0x7fa5eaf503c0, L_0x7fa5eaf50560, C4<0>, C4<0>;
L_0x7fa5eaf4fa40 .functor XOR 1, L_0x7fa5eaf4f950, v0x7fa5eaf34820_0, C4<0>, C4<0>;
L_0x7fa5eaf4faf0 .functor AND 1, L_0x7fa5eaf503c0, L_0x7fa5eaf50560, C4<1>, C4<1>;
L_0x7fa5eaf4fbe0 .functor BUFZ 1, L_0x7fa5eaf4f950, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4fc50 .functor AND 1, L_0x7fa5eaf4fbe0, v0x7fa5eaf34820_0, C4<1>, C4<1>;
L_0x7fa5eaf4fd30 .functor OR 1, L_0x7fa5eaf4faf0, L_0x7fa5eaf4fc50, C4<0>, C4<0>;
v0x7fa5eaf35500_0 .net *"_s8", 0 0, L_0x7fa5eaf4fc50;  1 drivers
v0x7fa5eaf355c0_0 .net "cin", 0 0, v0x7fa5eaf34820_0;  alias, 1 drivers
v0x7fa5eaf35680_0 .net "cout", 0 0, L_0x7fa5eaf4fd30;  alias, 1 drivers
v0x7fa5eaf35730_0 .net "g", 0 0, L_0x7fa5eaf4faf0;  1 drivers
v0x7fa5eaf357c0_0 .net "intermediate", 0 0, L_0x7fa5eaf4f950;  1 drivers
v0x7fa5eaf35890_0 .net "p", 0 0, L_0x7fa5eaf4fbe0;  1 drivers
v0x7fa5eaf35930_0 .net "x", 0 0, L_0x7fa5eaf503c0;  alias, 1 drivers
v0x7fa5eaf359d0_0 .net "y", 0 0, L_0x7fa5eaf50560;  alias, 1 drivers
v0x7fa5eaf35a70_0 .net "z", 0 0, L_0x7fa5eaf4fa40;  alias, 1 drivers
S_0x7fa5eaf35bf0 .scope module, "complement_adder" "adder" 7 53, 8 3 0, S_0x7fa5eaf34f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x106085290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4c7f0 .functor XOR 1, L_0x7fa5eaf4f8e0, L_0x106085290, C4<0>, C4<0>;
L_0x7fa5eaf4dd50 .functor XOR 1, L_0x7fa5eaf4c7f0, v0x7fa5eaf34820_0, C4<0>, C4<0>;
L_0x7fa5eaf4f4e0 .functor AND 1, L_0x7fa5eaf4f8e0, L_0x106085290, C4<1>, C4<1>;
L_0x7fa5eaf4f5d0 .functor BUFZ 1, L_0x7fa5eaf4c7f0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4f640 .functor AND 1, L_0x7fa5eaf4f5d0, v0x7fa5eaf34820_0, C4<1>, C4<1>;
L_0x7fa5eaf37030 .functor OR 1, L_0x7fa5eaf4f4e0, L_0x7fa5eaf4f640, C4<0>, C4<0>;
v0x7fa5eaf35e20_0 .net *"_s8", 0 0, L_0x7fa5eaf4f640;  1 drivers
v0x7fa5eaf35eb0_0 .net "cin", 0 0, v0x7fa5eaf34820_0;  alias, 1 drivers
v0x7fa5eaf35f80_0 .net "cout", 0 0, L_0x7fa5eaf37030;  alias, 1 drivers
v0x7fa5eaf36010_0 .net "g", 0 0, L_0x7fa5eaf4f4e0;  1 drivers
v0x7fa5eaf360a0_0 .net "intermediate", 0 0, L_0x7fa5eaf4c7f0;  1 drivers
v0x7fa5eaf36180_0 .net "p", 0 0, L_0x7fa5eaf4f5d0;  1 drivers
v0x7fa5eaf36220_0 .net "x", 0 0, L_0x7fa5eaf4f8e0;  1 drivers
v0x7fa5eaf362c0_0 .net "y", 0 0, L_0x106085290;  1 drivers
v0x7fa5eaf36360_0 .net "z", 0 0, L_0x7fa5eaf4dd50;  alias, 1 drivers
S_0x7fa5eaf364e0 .scope module, "subtractor" "subtractor" 7 69, 9 2 0, S_0x7fa5eaf34f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf4fe60 .functor XOR 1, L_0x7fa5eaf503c0, L_0x7fa5eaf50560, C4<0>, C4<0>;
L_0x7fa5eaf4fed0 .functor XOR 1, L_0x7fa5eaf4fe60, v0x7fa5eaf34820_0, C4<0>, C4<0>;
L_0x7fa5eaf4ffc0 .functor NOT 1, L_0x7fa5eaf503c0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf50030 .functor AND 1, L_0x7fa5eaf4ffc0, L_0x7fa5eaf50560, C4<1>, C4<1>;
L_0x7fa5eaf500e0 .functor NOT 1, L_0x7fa5eaf4fe60, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf50180 .functor AND 1, L_0x7fa5eaf500e0, v0x7fa5eaf34820_0, C4<1>, C4<1>;
L_0x7fa5eaf50250 .functor OR 1, L_0x7fa5eaf50030, L_0x7fa5eaf50180, C4<0>, C4<0>;
v0x7fa5eaf36710_0 .net *"_s4", 0 0, L_0x7fa5eaf4ffc0;  1 drivers
v0x7fa5eaf367a0_0 .net *"_s8", 0 0, L_0x7fa5eaf500e0;  1 drivers
v0x7fa5eaf36850_0 .net "cin", 0 0, v0x7fa5eaf34820_0;  alias, 1 drivers
v0x7fa5eaf36900_0 .net "cout", 0 0, L_0x7fa5eaf50250;  alias, 1 drivers
v0x7fa5eaf36990_0 .net "g", 0 0, L_0x7fa5eaf50030;  1 drivers
v0x7fa5eaf36a70_0 .net "intermediate", 0 0, L_0x7fa5eaf4fe60;  1 drivers
v0x7fa5eaf36b10_0 .net "p", 0 0, L_0x7fa5eaf50180;  1 drivers
v0x7fa5eaf36bb0_0 .net "x", 0 0, L_0x7fa5eaf503c0;  alias, 1 drivers
v0x7fa5eaf36c40_0 .net "y", 0 0, L_0x7fa5eaf50560;  alias, 1 drivers
v0x7fa5eaf36d70_0 .net "z", 0 0, L_0x7fa5eaf4fed0;  alias, 1 drivers
S_0x7fa5eaf379b0 .scope module, "bs5" "bitslice" 6 95, 7 3 0, S_0x7fa5eaedcc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa5eaf50db0 .functor NOT 1, L_0x7fa5eaf51890, C4<0>, C4<0>, C4<0>;
v0x7fa5eaf39890_0 .net "add_cout", 0 0, L_0x7fa5eaf51200;  1 drivers
v0x7fa5eaf39950_0 .net "add_out", 0 0, L_0x7fa5eaf50f10;  1 drivers
v0x7fa5eaf399e0_0 .net "cin", 0 0, v0x7fa5eaf37280_0;  alias, 1 drivers
v0x7fa5eaf39b10_0 .net "cin2c", 0 0, v0x7fa5eaf37280_0;  alias, 1 drivers
v0x7fa5eaf39ba0_0 .net "complement_cout", 0 0, L_0x7fa5eaf39a90;  1 drivers
v0x7fa5eaf39c30_0 .net "complement_out", 0 0, L_0x7fa5eaf50640;  1 drivers
v0x7fa5eaf39ce0_0 .var "cout", 0 0;
v0x7fa5eaf39d70_0 .net "left_i", 0 0, L_0x7fa5eaf50770;  1 drivers
v0x7fa5eaf39e00_0 .net "lsb_y", 0 0, L_0x7fa5eaf51cc0;  1 drivers
v0x7fa5eaf39f10_0 .net "mem_data_x", 0 0, L_0x7fa5eaf51890;  1 drivers
v0x7fa5eaf39fa0_0 .net "mem_data_y", 0 0, L_0x7fa5eaf51c20;  1 drivers
v0x7fa5eaf3a070_0 .net "op_code", 3 0, L_0x7fa5eaf5fe90;  alias, 1 drivers
v0x7fa5eaf3a100_0 .net "right_i", 0 0, L_0x7fa5eaf51b30;  1 drivers
v0x7fa5eaf3a190_0 .net "sub_cout", 0 0, L_0x7fa5eaf51720;  1 drivers
v0x7fa5eaf3a220_0 .net "sub_out", 0 0, L_0x7fa5eaf513a0;  1 drivers
v0x7fa5eaf3a2b0_0 .var "z", 0 0;
E_0x7fa5eaf37c50/0 .event edge, v0x7fa5eaeca840_0, v0x7fa5eaf38dc0_0, v0x7fa5eaf389e0_0, v0x7fa5eaf3a100_0;
E_0x7fa5eaf37c50/1 .event edge, v0x7fa5eaf38390_0, v0x7fa5eaf39d70_0, v0x7fa5eaf38430_0, v0x7fa5eaf39e00_0;
E_0x7fa5eaf37c50/2 .event edge, v0x7fa5eaf384d0_0, v0x7fa5eaf380e0_0, v0x7fa5eaf397d0_0, v0x7fa5eaf39360_0;
E_0x7fa5eaf37c50 .event/or E_0x7fa5eaf37c50/0, E_0x7fa5eaf37c50/1, E_0x7fa5eaf37c50/2;
S_0x7fa5eaf37cf0 .scope module, "adder" "adder" 7 61, 8 3 0, S_0x7fa5eaf379b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf50e20 .functor XOR 1, L_0x7fa5eaf51890, L_0x7fa5eaf51c20, C4<0>, C4<0>;
L_0x7fa5eaf50f10 .functor XOR 1, L_0x7fa5eaf50e20, v0x7fa5eaf37280_0, C4<0>, C4<0>;
L_0x7fa5eaf50fc0 .functor AND 1, L_0x7fa5eaf51890, L_0x7fa5eaf51c20, C4<1>, C4<1>;
L_0x7fa5eaf510b0 .functor BUFZ 1, L_0x7fa5eaf50e20, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf51120 .functor AND 1, L_0x7fa5eaf510b0, v0x7fa5eaf37280_0, C4<1>, C4<1>;
L_0x7fa5eaf51200 .functor OR 1, L_0x7fa5eaf50fc0, L_0x7fa5eaf51120, C4<0>, C4<0>;
v0x7fa5eaf37f60_0 .net *"_s8", 0 0, L_0x7fa5eaf51120;  1 drivers
v0x7fa5eaf38020_0 .net "cin", 0 0, v0x7fa5eaf37280_0;  alias, 1 drivers
v0x7fa5eaf380e0_0 .net "cout", 0 0, L_0x7fa5eaf51200;  alias, 1 drivers
v0x7fa5eaf38190_0 .net "g", 0 0, L_0x7fa5eaf50fc0;  1 drivers
v0x7fa5eaf38220_0 .net "intermediate", 0 0, L_0x7fa5eaf50e20;  1 drivers
v0x7fa5eaf382f0_0 .net "p", 0 0, L_0x7fa5eaf510b0;  1 drivers
v0x7fa5eaf38390_0 .net "x", 0 0, L_0x7fa5eaf51890;  alias, 1 drivers
v0x7fa5eaf38430_0 .net "y", 0 0, L_0x7fa5eaf51c20;  alias, 1 drivers
v0x7fa5eaf384d0_0 .net "z", 0 0, L_0x7fa5eaf50f10;  alias, 1 drivers
S_0x7fa5eaf38650 .scope module, "complement_adder" "adder" 7 53, 8 3 0, S_0x7fa5eaf379b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x1060852d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4f9c0 .functor XOR 1, L_0x7fa5eaf50db0, L_0x1060852d8, C4<0>, C4<0>;
L_0x7fa5eaf50640 .functor XOR 1, L_0x7fa5eaf4f9c0, v0x7fa5eaf37280_0, C4<0>, C4<0>;
L_0x7fa5eaf50970 .functor AND 1, L_0x7fa5eaf50db0, L_0x1060852d8, C4<1>, C4<1>;
L_0x7fa5eaf50a60 .functor BUFZ 1, L_0x7fa5eaf4f9c0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf50ad0 .functor AND 1, L_0x7fa5eaf50a60, v0x7fa5eaf37280_0, C4<1>, C4<1>;
L_0x7fa5eaf39a90 .functor OR 1, L_0x7fa5eaf50970, L_0x7fa5eaf50ad0, C4<0>, C4<0>;
v0x7fa5eaf38880_0 .net *"_s8", 0 0, L_0x7fa5eaf50ad0;  1 drivers
v0x7fa5eaf38910_0 .net "cin", 0 0, v0x7fa5eaf37280_0;  alias, 1 drivers
v0x7fa5eaf389e0_0 .net "cout", 0 0, L_0x7fa5eaf39a90;  alias, 1 drivers
v0x7fa5eaf38a70_0 .net "g", 0 0, L_0x7fa5eaf50970;  1 drivers
v0x7fa5eaf38b00_0 .net "intermediate", 0 0, L_0x7fa5eaf4f9c0;  1 drivers
v0x7fa5eaf38be0_0 .net "p", 0 0, L_0x7fa5eaf50a60;  1 drivers
v0x7fa5eaf38c80_0 .net "x", 0 0, L_0x7fa5eaf50db0;  1 drivers
v0x7fa5eaf38d20_0 .net "y", 0 0, L_0x1060852d8;  1 drivers
v0x7fa5eaf38dc0_0 .net "z", 0 0, L_0x7fa5eaf50640;  alias, 1 drivers
S_0x7fa5eaf38f40 .scope module, "subtractor" "subtractor" 7 69, 9 2 0, S_0x7fa5eaf379b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf51330 .functor XOR 1, L_0x7fa5eaf51890, L_0x7fa5eaf51c20, C4<0>, C4<0>;
L_0x7fa5eaf513a0 .functor XOR 1, L_0x7fa5eaf51330, v0x7fa5eaf37280_0, C4<0>, C4<0>;
L_0x7fa5eaf51490 .functor NOT 1, L_0x7fa5eaf51890, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf51500 .functor AND 1, L_0x7fa5eaf51490, L_0x7fa5eaf51c20, C4<1>, C4<1>;
L_0x7fa5eaf515b0 .functor NOT 1, L_0x7fa5eaf51330, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf51650 .functor AND 1, L_0x7fa5eaf515b0, v0x7fa5eaf37280_0, C4<1>, C4<1>;
L_0x7fa5eaf51720 .functor OR 1, L_0x7fa5eaf51500, L_0x7fa5eaf51650, C4<0>, C4<0>;
v0x7fa5eaf39170_0 .net *"_s4", 0 0, L_0x7fa5eaf51490;  1 drivers
v0x7fa5eaf39200_0 .net *"_s8", 0 0, L_0x7fa5eaf515b0;  1 drivers
v0x7fa5eaf392b0_0 .net "cin", 0 0, v0x7fa5eaf37280_0;  alias, 1 drivers
v0x7fa5eaf39360_0 .net "cout", 0 0, L_0x7fa5eaf51720;  alias, 1 drivers
v0x7fa5eaf393f0_0 .net "g", 0 0, L_0x7fa5eaf51500;  1 drivers
v0x7fa5eaf394d0_0 .net "intermediate", 0 0, L_0x7fa5eaf51330;  1 drivers
v0x7fa5eaf39570_0 .net "p", 0 0, L_0x7fa5eaf51650;  1 drivers
v0x7fa5eaf39610_0 .net "x", 0 0, L_0x7fa5eaf51890;  alias, 1 drivers
v0x7fa5eaf396a0_0 .net "y", 0 0, L_0x7fa5eaf51c20;  alias, 1 drivers
v0x7fa5eaf397d0_0 .net "z", 0 0, L_0x7fa5eaf513a0;  alias, 1 drivers
S_0x7fa5eaf3a410 .scope module, "bs6" "bitslice" 6 108, 7 3 0, S_0x7fa5eaedcc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa5eaf52340 .functor NOT 1, L_0x7fa5eaf52e20, C4<0>, C4<0>, C4<0>;
v0x7fa5eaf3c2f0_0 .net "add_cout", 0 0, L_0x7fa5eaf52790;  1 drivers
v0x7fa5eaf3c3b0_0 .net "add_out", 0 0, L_0x7fa5eaf524a0;  1 drivers
v0x7fa5eaf3c440_0 .net "cin", 0 0, v0x7fa5eaf39ce0_0;  alias, 1 drivers
v0x7fa5eaf3c570_0 .net "cin2c", 0 0, v0x7fa5eaf39ce0_0;  alias, 1 drivers
v0x7fa5eaf3c600_0 .net "complement_cout", 0 0, L_0x7fa5eaf3c4f0;  1 drivers
v0x7fa5eaf3c690_0 .net "complement_out", 0 0, L_0x7fa5eaf50e90;  1 drivers
v0x7fa5eaf3c740_0 .var "cout", 0 0;
v0x7fa5eaf3c7d0_0 .net "left_i", 0 0, L_0x7fa5eaf4dbb0;  1 drivers
v0x7fa5eaf3c860_0 .net "lsb_y", 0 0, L_0x7fa5eaf51e50;  1 drivers
v0x7fa5eaf3c970_0 .net "mem_data_x", 0 0, L_0x7fa5eaf52e20;  1 drivers
v0x7fa5eaf3ca00_0 .net "mem_data_y", 0 0, L_0x7fa5eaf52fc0;  1 drivers
v0x7fa5eaf3cad0_0 .net "op_code", 3 0, L_0x7fa5eaf5fe90;  alias, 1 drivers
v0x7fa5eaf3cb60_0 .net "right_i", 0 0, L_0x7fa5eaf53060;  1 drivers
v0x7fa5eaf3cbf0_0 .net "sub_cout", 0 0, L_0x7fa5eaf52cb0;  1 drivers
v0x7fa5eaf3cc80_0 .net "sub_out", 0 0, L_0x7fa5eaf52930;  1 drivers
v0x7fa5eaf3cd10_0 .var "z", 0 0;
E_0x7fa5eaf3a6b0/0 .event edge, v0x7fa5eaeca840_0, v0x7fa5eaf3b820_0, v0x7fa5eaf3b440_0, v0x7fa5eaf3cb60_0;
E_0x7fa5eaf3a6b0/1 .event edge, v0x7fa5eaf3adf0_0, v0x7fa5eaf3c7d0_0, v0x7fa5eaf3ae90_0, v0x7fa5eaf3c860_0;
E_0x7fa5eaf3a6b0/2 .event edge, v0x7fa5eaf3af30_0, v0x7fa5eaf3ab40_0, v0x7fa5eaf3c230_0, v0x7fa5eaf3bdc0_0;
E_0x7fa5eaf3a6b0 .event/or E_0x7fa5eaf3a6b0/0, E_0x7fa5eaf3a6b0/1, E_0x7fa5eaf3a6b0/2;
S_0x7fa5eaf3a750 .scope module, "adder" "adder" 7 61, 8 3 0, S_0x7fa5eaf3a410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf523b0 .functor XOR 1, L_0x7fa5eaf52e20, L_0x7fa5eaf52fc0, C4<0>, C4<0>;
L_0x7fa5eaf524a0 .functor XOR 1, L_0x7fa5eaf523b0, v0x7fa5eaf39ce0_0, C4<0>, C4<0>;
L_0x7fa5eaf52550 .functor AND 1, L_0x7fa5eaf52e20, L_0x7fa5eaf52fc0, C4<1>, C4<1>;
L_0x7fa5eaf52640 .functor BUFZ 1, L_0x7fa5eaf523b0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf526b0 .functor AND 1, L_0x7fa5eaf52640, v0x7fa5eaf39ce0_0, C4<1>, C4<1>;
L_0x7fa5eaf52790 .functor OR 1, L_0x7fa5eaf52550, L_0x7fa5eaf526b0, C4<0>, C4<0>;
v0x7fa5eaf3a9c0_0 .net *"_s8", 0 0, L_0x7fa5eaf526b0;  1 drivers
v0x7fa5eaf3aa80_0 .net "cin", 0 0, v0x7fa5eaf39ce0_0;  alias, 1 drivers
v0x7fa5eaf3ab40_0 .net "cout", 0 0, L_0x7fa5eaf52790;  alias, 1 drivers
v0x7fa5eaf3abf0_0 .net "g", 0 0, L_0x7fa5eaf52550;  1 drivers
v0x7fa5eaf3ac80_0 .net "intermediate", 0 0, L_0x7fa5eaf523b0;  1 drivers
v0x7fa5eaf3ad50_0 .net "p", 0 0, L_0x7fa5eaf52640;  1 drivers
v0x7fa5eaf3adf0_0 .net "x", 0 0, L_0x7fa5eaf52e20;  alias, 1 drivers
v0x7fa5eaf3ae90_0 .net "y", 0 0, L_0x7fa5eaf52fc0;  alias, 1 drivers
v0x7fa5eaf3af30_0 .net "z", 0 0, L_0x7fa5eaf524a0;  alias, 1 drivers
S_0x7fa5eaf3b0b0 .scope module, "complement_adder" "adder" 7 53, 8 3 0, S_0x7fa5eaf3a410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x106085320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf4b9a0 .functor XOR 1, L_0x7fa5eaf52340, L_0x106085320, C4<0>, C4<0>;
L_0x7fa5eaf50e90 .functor XOR 1, L_0x7fa5eaf4b9a0, v0x7fa5eaf39ce0_0, C4<0>, C4<0>;
L_0x7fa5eaf51de0 .functor AND 1, L_0x7fa5eaf52340, L_0x106085320, C4<1>, C4<1>;
L_0x7fa5eaf51ff0 .functor BUFZ 1, L_0x7fa5eaf4b9a0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf52060 .functor AND 1, L_0x7fa5eaf51ff0, v0x7fa5eaf39ce0_0, C4<1>, C4<1>;
L_0x7fa5eaf3c4f0 .functor OR 1, L_0x7fa5eaf51de0, L_0x7fa5eaf52060, C4<0>, C4<0>;
v0x7fa5eaf3b2e0_0 .net *"_s8", 0 0, L_0x7fa5eaf52060;  1 drivers
v0x7fa5eaf3b370_0 .net "cin", 0 0, v0x7fa5eaf39ce0_0;  alias, 1 drivers
v0x7fa5eaf3b440_0 .net "cout", 0 0, L_0x7fa5eaf3c4f0;  alias, 1 drivers
v0x7fa5eaf3b4d0_0 .net "g", 0 0, L_0x7fa5eaf51de0;  1 drivers
v0x7fa5eaf3b560_0 .net "intermediate", 0 0, L_0x7fa5eaf4b9a0;  1 drivers
v0x7fa5eaf3b640_0 .net "p", 0 0, L_0x7fa5eaf51ff0;  1 drivers
v0x7fa5eaf3b6e0_0 .net "x", 0 0, L_0x7fa5eaf52340;  1 drivers
v0x7fa5eaf3b780_0 .net "y", 0 0, L_0x106085320;  1 drivers
v0x7fa5eaf3b820_0 .net "z", 0 0, L_0x7fa5eaf50e90;  alias, 1 drivers
S_0x7fa5eaf3b9a0 .scope module, "subtractor" "subtractor" 7 69, 9 2 0, S_0x7fa5eaf3a410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf528c0 .functor XOR 1, L_0x7fa5eaf52e20, L_0x7fa5eaf52fc0, C4<0>, C4<0>;
L_0x7fa5eaf52930 .functor XOR 1, L_0x7fa5eaf528c0, v0x7fa5eaf39ce0_0, C4<0>, C4<0>;
L_0x7fa5eaf52a20 .functor NOT 1, L_0x7fa5eaf52e20, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf52a90 .functor AND 1, L_0x7fa5eaf52a20, L_0x7fa5eaf52fc0, C4<1>, C4<1>;
L_0x7fa5eaf52b40 .functor NOT 1, L_0x7fa5eaf528c0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf52be0 .functor AND 1, L_0x7fa5eaf52b40, v0x7fa5eaf39ce0_0, C4<1>, C4<1>;
L_0x7fa5eaf52cb0 .functor OR 1, L_0x7fa5eaf52a90, L_0x7fa5eaf52be0, C4<0>, C4<0>;
v0x7fa5eaf3bbd0_0 .net *"_s4", 0 0, L_0x7fa5eaf52a20;  1 drivers
v0x7fa5eaf3bc60_0 .net *"_s8", 0 0, L_0x7fa5eaf52b40;  1 drivers
v0x7fa5eaf3bd10_0 .net "cin", 0 0, v0x7fa5eaf39ce0_0;  alias, 1 drivers
v0x7fa5eaf3bdc0_0 .net "cout", 0 0, L_0x7fa5eaf52cb0;  alias, 1 drivers
v0x7fa5eaf3be50_0 .net "g", 0 0, L_0x7fa5eaf52a90;  1 drivers
v0x7fa5eaf3bf30_0 .net "intermediate", 0 0, L_0x7fa5eaf528c0;  1 drivers
v0x7fa5eaf3bfd0_0 .net "p", 0 0, L_0x7fa5eaf52be0;  1 drivers
v0x7fa5eaf3c070_0 .net "x", 0 0, L_0x7fa5eaf52e20;  alias, 1 drivers
v0x7fa5eaf3c100_0 .net "y", 0 0, L_0x7fa5eaf52fc0;  alias, 1 drivers
v0x7fa5eaf3c230_0 .net "z", 0 0, L_0x7fa5eaf52930;  alias, 1 drivers
S_0x7fa5eaf3ce70 .scope module, "bs7" "bitslice" 6 121, 7 3 0, S_0x7fa5eaedcc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa5eaf53910 .functor NOT 1, L_0x7fa5eaf543f0, C4<0>, C4<0>, C4<0>;
v0x7fa5eaf3ed50_0 .net "add_cout", 0 0, L_0x7fa5eaf53d60;  1 drivers
v0x7fa5eaf3ee10_0 .net "add_out", 0 0, L_0x7fa5eaf53a70;  1 drivers
v0x7fa5eaf3eea0_0 .net "cin", 0 0, v0x7fa5eaf3c740_0;  alias, 1 drivers
v0x7fa5eaf3efd0_0 .net "cin2c", 0 0, v0x7fa5eaf3c740_0;  alias, 1 drivers
v0x7fa5eaf3f060_0 .net "complement_cout", 0 0, L_0x7fa5eaf3ef50;  1 drivers
v0x7fa5eaf3f0f0_0 .net "complement_out", 0 0, L_0x7fa5eaf52420;  1 drivers
v0x7fa5eaf3f1a0_0 .var "cout", 0 0;
v0x7fa5eaf3f230_0 .net "left_i", 0 0, L_0x7fa5eaf54590;  1 drivers
v0x7fa5eaf3f2c0_0 .net "lsb_y", 0 0, L_0x7fa5eaf546d0;  1 drivers
v0x7fa5eaf3f3d0_0 .net "mem_data_x", 0 0, L_0x7fa5eaf543f0;  1 drivers
v0x7fa5eaf3f460_0 .net "mem_data_y", 0 0, L_0x7fa5eaf53380;  1 drivers
v0x7fa5eaf3f530_0 .net "op_code", 3 0, L_0x7fa5eaf5fe90;  alias, 1 drivers
v0x7fa5eaf3f5c0_0 .net "right_i", 0 0, L_0x7fa5eaf54630;  1 drivers
v0x7fa5eaf3f650_0 .net "sub_cout", 0 0, L_0x7fa5eaf54280;  1 drivers
v0x7fa5eaf3f6e0_0 .net "sub_out", 0 0, L_0x7fa5eaf53f00;  1 drivers
v0x7fa5eaf3f770_0 .var "z", 0 0;
E_0x7fa5eaf3d110/0 .event edge, v0x7fa5eaeca840_0, v0x7fa5eaf3e280_0, v0x7fa5eaf3dea0_0, v0x7fa5eaf3f5c0_0;
E_0x7fa5eaf3d110/1 .event edge, v0x7fa5eaf3d850_0, v0x7fa5eaf3f230_0, v0x7fa5eaf3d8f0_0, v0x7fa5eaf3f2c0_0;
E_0x7fa5eaf3d110/2 .event edge, v0x7fa5eaf3d990_0, v0x7fa5eaf3d5a0_0, v0x7fa5eaf3ec90_0, v0x7fa5eaf3e820_0;
E_0x7fa5eaf3d110 .event/or E_0x7fa5eaf3d110/0, E_0x7fa5eaf3d110/1, E_0x7fa5eaf3d110/2;
S_0x7fa5eaf3d1b0 .scope module, "adder" "adder" 7 61, 8 3 0, S_0x7fa5eaf3ce70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf53980 .functor XOR 1, L_0x7fa5eaf543f0, L_0x7fa5eaf53380, C4<0>, C4<0>;
L_0x7fa5eaf53a70 .functor XOR 1, L_0x7fa5eaf53980, v0x7fa5eaf3c740_0, C4<0>, C4<0>;
L_0x7fa5eaf53b20 .functor AND 1, L_0x7fa5eaf543f0, L_0x7fa5eaf53380, C4<1>, C4<1>;
L_0x7fa5eaf53c10 .functor BUFZ 1, L_0x7fa5eaf53980, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf53c80 .functor AND 1, L_0x7fa5eaf53c10, v0x7fa5eaf3c740_0, C4<1>, C4<1>;
L_0x7fa5eaf53d60 .functor OR 1, L_0x7fa5eaf53b20, L_0x7fa5eaf53c80, C4<0>, C4<0>;
v0x7fa5eaf3d420_0 .net *"_s8", 0 0, L_0x7fa5eaf53c80;  1 drivers
v0x7fa5eaf3d4e0_0 .net "cin", 0 0, v0x7fa5eaf3c740_0;  alias, 1 drivers
v0x7fa5eaf3d5a0_0 .net "cout", 0 0, L_0x7fa5eaf53d60;  alias, 1 drivers
v0x7fa5eaf3d650_0 .net "g", 0 0, L_0x7fa5eaf53b20;  1 drivers
v0x7fa5eaf3d6e0_0 .net "intermediate", 0 0, L_0x7fa5eaf53980;  1 drivers
v0x7fa5eaf3d7b0_0 .net "p", 0 0, L_0x7fa5eaf53c10;  1 drivers
v0x7fa5eaf3d850_0 .net "x", 0 0, L_0x7fa5eaf543f0;  alias, 1 drivers
v0x7fa5eaf3d8f0_0 .net "y", 0 0, L_0x7fa5eaf53380;  alias, 1 drivers
v0x7fa5eaf3d990_0 .net "z", 0 0, L_0x7fa5eaf53a70;  alias, 1 drivers
S_0x7fa5eaf3db10 .scope module, "complement_adder" "adder" 7 53, 8 3 0, S_0x7fa5eaf3ce70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x106085368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf53100 .functor XOR 1, L_0x7fa5eaf53910, L_0x106085368, C4<0>, C4<0>;
L_0x7fa5eaf52420 .functor XOR 1, L_0x7fa5eaf53100, v0x7fa5eaf3c740_0, C4<0>, C4<0>;
L_0x7fa5eaf534f0 .functor AND 1, L_0x7fa5eaf53910, L_0x106085368, C4<1>, C4<1>;
L_0x7fa5eaf535e0 .functor BUFZ 1, L_0x7fa5eaf53100, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf53650 .functor AND 1, L_0x7fa5eaf535e0, v0x7fa5eaf3c740_0, C4<1>, C4<1>;
L_0x7fa5eaf3ef50 .functor OR 1, L_0x7fa5eaf534f0, L_0x7fa5eaf53650, C4<0>, C4<0>;
v0x7fa5eaf3dd40_0 .net *"_s8", 0 0, L_0x7fa5eaf53650;  1 drivers
v0x7fa5eaf3ddd0_0 .net "cin", 0 0, v0x7fa5eaf3c740_0;  alias, 1 drivers
v0x7fa5eaf3dea0_0 .net "cout", 0 0, L_0x7fa5eaf3ef50;  alias, 1 drivers
v0x7fa5eaf3df30_0 .net "g", 0 0, L_0x7fa5eaf534f0;  1 drivers
v0x7fa5eaf3dfc0_0 .net "intermediate", 0 0, L_0x7fa5eaf53100;  1 drivers
v0x7fa5eaf3e0a0_0 .net "p", 0 0, L_0x7fa5eaf535e0;  1 drivers
v0x7fa5eaf3e140_0 .net "x", 0 0, L_0x7fa5eaf53910;  1 drivers
v0x7fa5eaf3e1e0_0 .net "y", 0 0, L_0x106085368;  1 drivers
v0x7fa5eaf3e280_0 .net "z", 0 0, L_0x7fa5eaf52420;  alias, 1 drivers
S_0x7fa5eaf3e400 .scope module, "subtractor" "subtractor" 7 69, 9 2 0, S_0x7fa5eaf3ce70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf53e90 .functor XOR 1, L_0x7fa5eaf543f0, L_0x7fa5eaf53380, C4<0>, C4<0>;
L_0x7fa5eaf53f00 .functor XOR 1, L_0x7fa5eaf53e90, v0x7fa5eaf3c740_0, C4<0>, C4<0>;
L_0x7fa5eaf53ff0 .functor NOT 1, L_0x7fa5eaf543f0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf54060 .functor AND 1, L_0x7fa5eaf53ff0, L_0x7fa5eaf53380, C4<1>, C4<1>;
L_0x7fa5eaf54110 .functor NOT 1, L_0x7fa5eaf53e90, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf541b0 .functor AND 1, L_0x7fa5eaf54110, v0x7fa5eaf3c740_0, C4<1>, C4<1>;
L_0x7fa5eaf54280 .functor OR 1, L_0x7fa5eaf54060, L_0x7fa5eaf541b0, C4<0>, C4<0>;
v0x7fa5eaf3e630_0 .net *"_s4", 0 0, L_0x7fa5eaf53ff0;  1 drivers
v0x7fa5eaf3e6c0_0 .net *"_s8", 0 0, L_0x7fa5eaf54110;  1 drivers
v0x7fa5eaf3e770_0 .net "cin", 0 0, v0x7fa5eaf3c740_0;  alias, 1 drivers
v0x7fa5eaf3e820_0 .net "cout", 0 0, L_0x7fa5eaf54280;  alias, 1 drivers
v0x7fa5eaf3e8b0_0 .net "g", 0 0, L_0x7fa5eaf54060;  1 drivers
v0x7fa5eaf3e990_0 .net "intermediate", 0 0, L_0x7fa5eaf53e90;  1 drivers
v0x7fa5eaf3ea30_0 .net "p", 0 0, L_0x7fa5eaf541b0;  1 drivers
v0x7fa5eaf3ead0_0 .net "x", 0 0, L_0x7fa5eaf543f0;  alias, 1 drivers
v0x7fa5eaf3eb60_0 .net "y", 0 0, L_0x7fa5eaf53380;  alias, 1 drivers
v0x7fa5eaf3ec90_0 .net "z", 0 0, L_0x7fa5eaf53f00;  alias, 1 drivers
S_0x7fa5eaf3f8d0 .scope module, "bs8" "bitslice" 6 134, 7 3 0, S_0x7fa5eaedcc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa5eaf54f30 .functor NOT 1, L_0x7fa5eaf559f0, C4<0>, C4<0>, C4<0>;
v0x7fa5eaf417b0_0 .net "add_cout", 0 0, L_0x7fa5eaf55380;  1 drivers
v0x7fa5eaf41870_0 .net "add_out", 0 0, L_0x7fa5eaf55090;  1 drivers
v0x7fa5eaf41900_0 .net "cin", 0 0, v0x7fa5eaf3f1a0_0;  alias, 1 drivers
v0x7fa5eaf41a30_0 .net "cin2c", 0 0, v0x7fa5eaf3f1a0_0;  alias, 1 drivers
v0x7fa5eaf41ac0_0 .net "complement_cout", 0 0, L_0x7fa5eaf419b0;  1 drivers
v0x7fa5eaf41b50_0 .net "complement_out", 0 0, L_0x7fa5eaf4f320;  1 drivers
v0x7fa5eaf41c00_0 .var "cout", 0 0;
v0x7fa5eaf41c90_0 .net "left_i", 0 0, L_0x7fa5eaf54b60;  1 drivers
v0x7fa5eaf41d20_0 .net "lsb_y", 0 0, L_0x7fa5eaf54ac0;  1 drivers
v0x7fa5eaf41e30_0 .net "mem_data_x", 0 0, L_0x7fa5eaf559f0;  1 drivers
v0x7fa5eaf41ec0_0 .net "mem_data_y", 0 0, L_0x7fa5eaf55b90;  1 drivers
v0x7fa5eaf41f90_0 .net "op_code", 3 0, L_0x7fa5eaf5fe90;  alias, 1 drivers
v0x7fa5eaf42020_0 .net "right_i", 0 0, L_0x7fa5eaf55c30;  1 drivers
v0x7fa5eaf420b0_0 .net "sub_cout", 0 0, L_0x7fa5eaf55880;  1 drivers
v0x7fa5eaf42140_0 .net "sub_out", 0 0, L_0x7fa5eaf55520;  1 drivers
v0x7fa5eaf421d0_0 .var "z", 0 0;
E_0x7fa5eaf3fb70/0 .event edge, v0x7fa5eaeca840_0, v0x7fa5eaf40ce0_0, v0x7fa5eaf40900_0, v0x7fa5eaf42020_0;
E_0x7fa5eaf3fb70/1 .event edge, v0x7fa5eaf402b0_0, v0x7fa5eaf41c90_0, v0x7fa5eaf40350_0, v0x7fa5eaf41d20_0;
E_0x7fa5eaf3fb70/2 .event edge, v0x7fa5eaf403f0_0, v0x7fa5eaf40000_0, v0x7fa5eaf416f0_0, v0x7fa5eaf41280_0;
E_0x7fa5eaf3fb70 .event/or E_0x7fa5eaf3fb70/0, E_0x7fa5eaf3fb70/1, E_0x7fa5eaf3fb70/2;
S_0x7fa5eaf3fc10 .scope module, "adder" "adder" 7 61, 8 3 0, S_0x7fa5eaf3f8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf54fa0 .functor XOR 1, L_0x7fa5eaf559f0, L_0x7fa5eaf55b90, C4<0>, C4<0>;
L_0x7fa5eaf55090 .functor XOR 1, L_0x7fa5eaf54fa0, v0x7fa5eaf3f1a0_0, C4<0>, C4<0>;
L_0x7fa5eaf55140 .functor AND 1, L_0x7fa5eaf559f0, L_0x7fa5eaf55b90, C4<1>, C4<1>;
L_0x7fa5eaf55230 .functor BUFZ 1, L_0x7fa5eaf54fa0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf552a0 .functor AND 1, L_0x7fa5eaf55230, v0x7fa5eaf3f1a0_0, C4<1>, C4<1>;
L_0x7fa5eaf55380 .functor OR 1, L_0x7fa5eaf55140, L_0x7fa5eaf552a0, C4<0>, C4<0>;
v0x7fa5eaf3fe80_0 .net *"_s8", 0 0, L_0x7fa5eaf552a0;  1 drivers
v0x7fa5eaf3ff40_0 .net "cin", 0 0, v0x7fa5eaf3f1a0_0;  alias, 1 drivers
v0x7fa5eaf40000_0 .net "cout", 0 0, L_0x7fa5eaf55380;  alias, 1 drivers
v0x7fa5eaf400b0_0 .net "g", 0 0, L_0x7fa5eaf55140;  1 drivers
v0x7fa5eaf40140_0 .net "intermediate", 0 0, L_0x7fa5eaf54fa0;  1 drivers
v0x7fa5eaf40210_0 .net "p", 0 0, L_0x7fa5eaf55230;  1 drivers
v0x7fa5eaf402b0_0 .net "x", 0 0, L_0x7fa5eaf559f0;  alias, 1 drivers
v0x7fa5eaf40350_0 .net "y", 0 0, L_0x7fa5eaf55b90;  alias, 1 drivers
v0x7fa5eaf403f0_0 .net "z", 0 0, L_0x7fa5eaf55090;  alias, 1 drivers
S_0x7fa5eaf40570 .scope module, "complement_adder" "adder" 7 53, 8 3 0, S_0x7fa5eaf3f8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x1060853b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf539f0 .functor XOR 1, L_0x7fa5eaf54f30, L_0x1060853b0, C4<0>, C4<0>;
L_0x7fa5eaf4f320 .functor XOR 1, L_0x7fa5eaf539f0, v0x7fa5eaf3f1a0_0, C4<0>, C4<0>;
L_0x7fa5eaf54770 .functor AND 1, L_0x7fa5eaf54f30, L_0x1060853b0, C4<1>, C4<1>;
L_0x7fa5eaf54c20 .functor BUFZ 1, L_0x7fa5eaf539f0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf54c90 .functor AND 1, L_0x7fa5eaf54c20, v0x7fa5eaf3f1a0_0, C4<1>, C4<1>;
L_0x7fa5eaf419b0 .functor OR 1, L_0x7fa5eaf54770, L_0x7fa5eaf54c90, C4<0>, C4<0>;
v0x7fa5eaf407a0_0 .net *"_s8", 0 0, L_0x7fa5eaf54c90;  1 drivers
v0x7fa5eaf40830_0 .net "cin", 0 0, v0x7fa5eaf3f1a0_0;  alias, 1 drivers
v0x7fa5eaf40900_0 .net "cout", 0 0, L_0x7fa5eaf419b0;  alias, 1 drivers
v0x7fa5eaf40990_0 .net "g", 0 0, L_0x7fa5eaf54770;  1 drivers
v0x7fa5eaf40a20_0 .net "intermediate", 0 0, L_0x7fa5eaf539f0;  1 drivers
v0x7fa5eaf40b00_0 .net "p", 0 0, L_0x7fa5eaf54c20;  1 drivers
v0x7fa5eaf40ba0_0 .net "x", 0 0, L_0x7fa5eaf54f30;  1 drivers
v0x7fa5eaf40c40_0 .net "y", 0 0, L_0x1060853b0;  1 drivers
v0x7fa5eaf40ce0_0 .net "z", 0 0, L_0x7fa5eaf4f320;  alias, 1 drivers
S_0x7fa5eaf40e60 .scope module, "subtractor" "subtractor" 7 69, 9 2 0, S_0x7fa5eaf3f8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf554b0 .functor XOR 1, L_0x7fa5eaf559f0, L_0x7fa5eaf55b90, C4<0>, C4<0>;
L_0x7fa5eaf55520 .functor XOR 1, L_0x7fa5eaf554b0, v0x7fa5eaf3f1a0_0, C4<0>, C4<0>;
L_0x7fa5eaf55610 .functor NOT 1, L_0x7fa5eaf559f0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf55680 .functor AND 1, L_0x7fa5eaf55610, L_0x7fa5eaf55b90, C4<1>, C4<1>;
L_0x7fa5eaf55730 .functor NOT 1, L_0x7fa5eaf554b0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf557d0 .functor AND 1, L_0x7fa5eaf55730, v0x7fa5eaf3f1a0_0, C4<1>, C4<1>;
L_0x7fa5eaf55880 .functor OR 1, L_0x7fa5eaf55680, L_0x7fa5eaf557d0, C4<0>, C4<0>;
v0x7fa5eaf41090_0 .net *"_s4", 0 0, L_0x7fa5eaf55610;  1 drivers
v0x7fa5eaf41120_0 .net *"_s8", 0 0, L_0x7fa5eaf55730;  1 drivers
v0x7fa5eaf411d0_0 .net "cin", 0 0, v0x7fa5eaf3f1a0_0;  alias, 1 drivers
v0x7fa5eaf41280_0 .net "cout", 0 0, L_0x7fa5eaf55880;  alias, 1 drivers
v0x7fa5eaf41310_0 .net "g", 0 0, L_0x7fa5eaf55680;  1 drivers
v0x7fa5eaf413f0_0 .net "intermediate", 0 0, L_0x7fa5eaf554b0;  1 drivers
v0x7fa5eaf41490_0 .net "p", 0 0, L_0x7fa5eaf557d0;  1 drivers
v0x7fa5eaf41530_0 .net "x", 0 0, L_0x7fa5eaf559f0;  alias, 1 drivers
v0x7fa5eaf415c0_0 .net "y", 0 0, L_0x7fa5eaf55b90;  alias, 1 drivers
v0x7fa5eaf416f0_0 .net "z", 0 0, L_0x7fa5eaf55520;  alias, 1 drivers
S_0x7fa5eaf42330 .scope module, "bs9" "bitslice" 6 147, 7 3 0, S_0x7fa5eaedcc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_data_x"
    .port_info 1 /INPUT 1 "mem_data_y"
    .port_info 2 /INPUT 1 "lsb_y"
    .port_info 3 /INPUT 1 "left_i"
    .port_info 4 /INPUT 1 "right_i"
    .port_info 5 /INPUT 4 "op_code"
    .port_info 6 /INPUT 1 "cin"
    .port_info 7 /INPUT 1 "cin2c"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fa5eaf563e0 .functor NOT 1, L_0x7fa5eaf56ec0, C4<0>, C4<0>, C4<0>;
v0x7fa5eaf44210_0 .net "add_cout", 0 0, L_0x7fa5eaf56830;  1 drivers
v0x7fa5eaf442d0_0 .net "add_out", 0 0, L_0x7fa5eaf56540;  1 drivers
v0x7fa5eaf44360_0 .net "cin", 0 0, v0x7fa5eaf41c00_0;  alias, 1 drivers
v0x7fa5eaf44490_0 .net "cin2c", 0 0, v0x7fa5eaf41c00_0;  alias, 1 drivers
v0x7fa5eaf44520_0 .net "complement_cout", 0 0, L_0x7fa5eaf44410;  1 drivers
v0x7fa5eaf445b0_0 .net "complement_out", 0 0, L_0x7fa5eaf55d10;  1 drivers
v0x7fa5eaf44660_0 .var "cout", 0 0;
v0x7fa5eaf446f0_0 .net "left_i", 0 0, L_0x7fa5eaf57060;  1 drivers
v0x7fa5eaf44780_0 .net "lsb_y", 0 0, L_0x7fa5eaf55e40;  1 drivers
v0x7fa5eaf44890_0 .net "mem_data_x", 0 0, L_0x7fa5eaf56ec0;  1 drivers
v0x7fa5eaf44920_0 .net "mem_data_y", 0 0, L_0x7fa5eaf55da0;  1 drivers
v0x7fa5eaf449f0_0 .net "op_code", 3 0, L_0x7fa5eaf5fe90;  alias, 1 drivers
v0x7fa5eaf44a80_0 .net "right_i", 0 0, L_0x7fa5eaf57100;  1 drivers
v0x7fa5eaf44b10_0 .net "sub_cout", 0 0, L_0x7fa5eaf56d50;  1 drivers
v0x7fa5eaf44ba0_0 .net "sub_out", 0 0, L_0x7fa5eaf569d0;  1 drivers
v0x7fa5eaf44c30_0 .var "z", 0 0;
E_0x7fa5eaf425d0/0 .event edge, v0x7fa5eaeca840_0, v0x7fa5eaf43740_0, v0x7fa5eaf43360_0, v0x7fa5eaf44a80_0;
E_0x7fa5eaf425d0/1 .event edge, v0x7fa5eaf42d10_0, v0x7fa5eaf446f0_0, v0x7fa5eaf42db0_0, v0x7fa5eaf44780_0;
E_0x7fa5eaf425d0/2 .event edge, v0x7fa5eaf42e50_0, v0x7fa5eaf42a60_0, v0x7fa5eaf44150_0, v0x7fa5eaf43ce0_0;
E_0x7fa5eaf425d0 .event/or E_0x7fa5eaf425d0/0, E_0x7fa5eaf425d0/1, E_0x7fa5eaf425d0/2;
S_0x7fa5eaf42670 .scope module, "adder" "adder" 7 61, 8 3 0, S_0x7fa5eaf42330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf56450 .functor XOR 1, L_0x7fa5eaf56ec0, L_0x7fa5eaf55da0, C4<0>, C4<0>;
L_0x7fa5eaf56540 .functor XOR 1, L_0x7fa5eaf56450, v0x7fa5eaf41c00_0, C4<0>, C4<0>;
L_0x7fa5eaf565f0 .functor AND 1, L_0x7fa5eaf56ec0, L_0x7fa5eaf55da0, C4<1>, C4<1>;
L_0x7fa5eaf566e0 .functor BUFZ 1, L_0x7fa5eaf56450, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf56750 .functor AND 1, L_0x7fa5eaf566e0, v0x7fa5eaf41c00_0, C4<1>, C4<1>;
L_0x7fa5eaf56830 .functor OR 1, L_0x7fa5eaf565f0, L_0x7fa5eaf56750, C4<0>, C4<0>;
v0x7fa5eaf428e0_0 .net *"_s8", 0 0, L_0x7fa5eaf56750;  1 drivers
v0x7fa5eaf429a0_0 .net "cin", 0 0, v0x7fa5eaf41c00_0;  alias, 1 drivers
v0x7fa5eaf42a60_0 .net "cout", 0 0, L_0x7fa5eaf56830;  alias, 1 drivers
v0x7fa5eaf42b10_0 .net "g", 0 0, L_0x7fa5eaf565f0;  1 drivers
v0x7fa5eaf42ba0_0 .net "intermediate", 0 0, L_0x7fa5eaf56450;  1 drivers
v0x7fa5eaf42c70_0 .net "p", 0 0, L_0x7fa5eaf566e0;  1 drivers
v0x7fa5eaf42d10_0 .net "x", 0 0, L_0x7fa5eaf56ec0;  alias, 1 drivers
v0x7fa5eaf42db0_0 .net "y", 0 0, L_0x7fa5eaf55da0;  alias, 1 drivers
v0x7fa5eaf42e50_0 .net "z", 0 0, L_0x7fa5eaf56540;  alias, 1 drivers
S_0x7fa5eaf42fd0 .scope module, "complement_adder" "adder" 7 53, 8 3 0, S_0x7fa5eaf42330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x1060853f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf55010 .functor XOR 1, L_0x7fa5eaf563e0, L_0x1060853f8, C4<0>, C4<0>;
L_0x7fa5eaf55d10 .functor XOR 1, L_0x7fa5eaf55010, v0x7fa5eaf41c00_0, C4<0>, C4<0>;
L_0x7fa5eaf55fa0 .functor AND 1, L_0x7fa5eaf563e0, L_0x1060853f8, C4<1>, C4<1>;
L_0x7fa5eaf56090 .functor BUFZ 1, L_0x7fa5eaf55010, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf56100 .functor AND 1, L_0x7fa5eaf56090, v0x7fa5eaf41c00_0, C4<1>, C4<1>;
L_0x7fa5eaf44410 .functor OR 1, L_0x7fa5eaf55fa0, L_0x7fa5eaf56100, C4<0>, C4<0>;
v0x7fa5eaf43200_0 .net *"_s8", 0 0, L_0x7fa5eaf56100;  1 drivers
v0x7fa5eaf43290_0 .net "cin", 0 0, v0x7fa5eaf41c00_0;  alias, 1 drivers
v0x7fa5eaf43360_0 .net "cout", 0 0, L_0x7fa5eaf44410;  alias, 1 drivers
v0x7fa5eaf433f0_0 .net "g", 0 0, L_0x7fa5eaf55fa0;  1 drivers
v0x7fa5eaf43480_0 .net "intermediate", 0 0, L_0x7fa5eaf55010;  1 drivers
v0x7fa5eaf43560_0 .net "p", 0 0, L_0x7fa5eaf56090;  1 drivers
v0x7fa5eaf43600_0 .net "x", 0 0, L_0x7fa5eaf563e0;  1 drivers
v0x7fa5eaf436a0_0 .net "y", 0 0, L_0x1060853f8;  1 drivers
v0x7fa5eaf43740_0 .net "z", 0 0, L_0x7fa5eaf55d10;  alias, 1 drivers
S_0x7fa5eaf438c0 .scope module, "subtractor" "subtractor" 7 69, 9 2 0, S_0x7fa5eaf42330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "x"
    .port_info 2 /INPUT 1 "y"
    .port_info 3 /OUTPUT 1 "cout"
    .port_info 4 /OUTPUT 1 "z"
L_0x7fa5eaf56960 .functor XOR 1, L_0x7fa5eaf56ec0, L_0x7fa5eaf55da0, C4<0>, C4<0>;
L_0x7fa5eaf569d0 .functor XOR 1, L_0x7fa5eaf56960, v0x7fa5eaf41c00_0, C4<0>, C4<0>;
L_0x7fa5eaf56ac0 .functor NOT 1, L_0x7fa5eaf56ec0, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf56b30 .functor AND 1, L_0x7fa5eaf56ac0, L_0x7fa5eaf55da0, C4<1>, C4<1>;
L_0x7fa5eaf56be0 .functor NOT 1, L_0x7fa5eaf56960, C4<0>, C4<0>, C4<0>;
L_0x7fa5eaf56c80 .functor AND 1, L_0x7fa5eaf56be0, v0x7fa5eaf41c00_0, C4<1>, C4<1>;
L_0x7fa5eaf56d50 .functor OR 1, L_0x7fa5eaf56b30, L_0x7fa5eaf56c80, C4<0>, C4<0>;
v0x7fa5eaf43af0_0 .net *"_s4", 0 0, L_0x7fa5eaf56ac0;  1 drivers
v0x7fa5eaf43b80_0 .net *"_s8", 0 0, L_0x7fa5eaf56be0;  1 drivers
v0x7fa5eaf43c30_0 .net "cin", 0 0, v0x7fa5eaf41c00_0;  alias, 1 drivers
v0x7fa5eaf43ce0_0 .net "cout", 0 0, L_0x7fa5eaf56d50;  alias, 1 drivers
v0x7fa5eaf43d70_0 .net "g", 0 0, L_0x7fa5eaf56b30;  1 drivers
v0x7fa5eaf43e50_0 .net "intermediate", 0 0, L_0x7fa5eaf56960;  1 drivers
v0x7fa5eaf43ef0_0 .net "p", 0 0, L_0x7fa5eaf56c80;  1 drivers
v0x7fa5eaf43f90_0 .net "x", 0 0, L_0x7fa5eaf56ec0;  alias, 1 drivers
v0x7fa5eaf44020_0 .net "y", 0 0, L_0x7fa5eaf55da0;  alias, 1 drivers
v0x7fa5eaf44150_0 .net "z", 0 0, L_0x7fa5eaf569d0;  alias, 1 drivers
S_0x7fa5eaf48a00 .scope task, "multiply" "multiply" 3 41, 3 41 0, S_0x7fa5eae89ef0;
 .timescale -9 -9;
TD_tbDemonstrate.demonstrate.multiply ;
    %pushi/vec4 11, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %delay 70, 0;
    %pushi/vec4 12, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %delay 70, 0;
    %pushi/vec4 517, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa5eaf494c0_0, 0, 4;
T_1.0 ;
    %load/vec4 v0x7fa5eaf494c0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %jmp/0xz T_1.1, 5;
    %delay 70, 0;
    %pushi/vec4 531, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %delay 70, 0;
    %pushi/vec4 42, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %load/vec4 v0x7fa5eaf493f0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa5eaf494c0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %delay 70, 0;
    %pushi/vec4 2123, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %delay 50, 0;
    %pushi/vec4 536, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
T_1.2 ;
    %delay 70, 0;
    %pushi/vec4 2057, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %delay 70, 0;
    %pushi/vec4 2123, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %delay 70, 0;
    %pushi/vec4 901, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %delay 70, 0;
    %pushi/vec4 1068, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %delay 70, 0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %delay 70, 0;
    %pushi/vec4 1164, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %load/vec4 v0x7fa5eaf494c0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fa5eaf494c0_0, 0, 4;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 3 93 "$display", "X * Y = %b", v0x7fa5eaf49210_0 {0 0 0};
    %end;
S_0x7fa5eaf48bb0 .scope task, "right_shift" "right_shift" 3 126, 3 126 0, S_0x7fa5eae89ef0;
 .timescale -9 -9;
TD_tbDemonstrate.demonstrate.right_shift ;
    %pushi/vec4 11, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %delay 10, 0;
    %pushi/vec4 516, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %delay 70, 0;
    %pushi/vec4 2059, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %delay 70, 0;
    %pushi/vec4 516, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %delay 70, 0;
    %vpi_call 3 136 "$display", "X >> 2 = %b", v0x7fa5eaf49210_0 {0 0 0};
    %end;
S_0x7fa5eaf48d60 .scope task, "two_complement" "two_complement" 3 113, 3 113 0, S_0x7fa5eae89ef0;
 .timescale -9 -9;
TD_tbDemonstrate.demonstrate.two_complement ;
    %pushi/vec4 11, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %delay 10, 0;
    %pushi/vec4 520, 0, 12;
    %store/vec4 v0x7fa5eaf49180_0, 0, 12;
    %delay 100, 0;
    %vpi_call 3 121 "$display", "2's complement of X = %b", v0x7fa5eaf49210_0 {0 0 0};
    %end;
    .scope S_0x7fa5eaed4e40;
T_4 ;
    %wait E_0x7fa5eae9c120;
    %load/vec4 v0x7fa5eaeca840_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %load/vec4 v0x7fa5eaeca060_0;
    %assign/vec4 v0x7fa5eaeca0f0_0, 10;
    %load/vec4 v0x7fa5eaeca4c0_0;
    %assign/vec4 v0x7fa5eaeccba0_0, 5;
    %jmp T_4.10;
T_4.0 ;
    %load/vec4 v0x7fa5eaecbb10_0;
    %assign/vec4 v0x7fa5eaeca0f0_0, 5;
    %load/vec4 v0x7fa5eaecba80_0;
    %assign/vec4 v0x7fa5eaeccba0_0, 1;
    %jmp T_4.10;
T_4.1 ;
    %load/vec4 v0x7fa5eaeca430_0;
    %assign/vec4 v0x7fa5eaeca0f0_0, 5;
    %load/vec4 v0x7fa5eaec8870_0;
    %assign/vec4 v0x7fa5eaeccba0_0, 5;
    %jmp T_4.10;
T_4.2 ;
    %load/vec4 v0x7fa5eaeccc30_0;
    %assign/vec4 v0x7fa5eaeca0f0_0, 5;
    %load/vec4 v0x7fa5eaec8870_0;
    %assign/vec4 v0x7fa5eaeccba0_0, 5;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v0x7fa5eaeccc30_0;
    %assign/vec4 v0x7fa5eaeca0f0_0, 0;
    %load/vec4 v0x7fa5eaec8900_0;
    %assign/vec4 v0x7fa5eaeccba0_0, 0;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaeca0f0_0, 0;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v0x7fa5eaec8870_0;
    %load/vec4 v0x7fa5eaec8c40_0;
    %and;
    %assign/vec4 v0x7fa5eaeca0f0_0, 0;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0x7fa5eaec8870_0;
    %load/vec4 v0x7fa5eaec8900_0;
    %and;
    %assign/vec4 v0x7fa5eaeca0f0_0, 5;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v0x7fa5eaec8870_0;
    %load/vec4 v0x7fa5eaec8900_0;
    %or;
    %assign/vec4 v0x7fa5eaeca0f0_0, 5;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0x7fa5eaec9d50_0;
    %assign/vec4 v0x7fa5eaeca0f0_0, 7;
    %load/vec4 v0x7fa5eaed2e30_0;
    %assign/vec4 v0x7fa5eaeccba0_0, 3;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fa5eaecc120;
T_5 ;
    %wait E_0x7fa5eaec8d50;
    %load/vec4 v0x7fa5eaea68b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %load/vec4 v0x7fa5eaea6680_0;
    %assign/vec4 v0x7fa5eaea8600_0, 10;
    %load/vec4 v0x7fa5eaea65f0_0;
    %assign/vec4 v0x7fa5eaeae1a0_0, 5;
    %jmp T_5.10;
T_5.0 ;
    %load/vec4 v0x7fa5eaeae110_0;
    %assign/vec4 v0x7fa5eaea8600_0, 5;
    %load/vec4 v0x7fa5eaeae570_0;
    %assign/vec4 v0x7fa5eaeae1a0_0, 1;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x7fa5eaea6940_0;
    %assign/vec4 v0x7fa5eaea8600_0, 5;
    %load/vec4 v0x7fa5eaeafd50_0;
    %assign/vec4 v0x7fa5eaeae1a0_0, 5;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x7fa5eaeb00a0_0;
    %assign/vec4 v0x7fa5eaea8600_0, 5;
    %load/vec4 v0x7fa5eaeafd50_0;
    %assign/vec4 v0x7fa5eaeae1a0_0, 5;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x7fa5eaeb00a0_0;
    %assign/vec4 v0x7fa5eaea8600_0, 0;
    %load/vec4 v0x7fa5eaeaf900_0;
    %assign/vec4 v0x7fa5eaeae1a0_0, 0;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaea8600_0, 0;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x7fa5eaeafd50_0;
    %load/vec4 v0x7fa5eaeb0130_0;
    %and;
    %assign/vec4 v0x7fa5eaea8600_0, 0;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x7fa5eaeafd50_0;
    %load/vec4 v0x7fa5eaeaf900_0;
    %and;
    %assign/vec4 v0x7fa5eaea8600_0, 5;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x7fa5eaeafd50_0;
    %load/vec4 v0x7fa5eaeaf900_0;
    %or;
    %assign/vec4 v0x7fa5eaea8600_0, 5;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x7fa5eaeb13d0_0;
    %assign/vec4 v0x7fa5eaea8600_0, 7;
    %load/vec4 v0x7fa5eaeb1320_0;
    %assign/vec4 v0x7fa5eaeae1a0_0, 3;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fa5eae18570;
T_6 ;
    %wait E_0x7fa5eae24d90;
    %load/vec4 v0x7fa5eaf320d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %load/vec4 v0x7fa5eaf32380_0;
    %assign/vec4 v0x7fa5eaf32410_0, 10;
    %load/vec4 v0x7fa5eaf322f0_0;
    %assign/vec4 v0x7fa5eaf31d40_0, 5;
    %jmp T_6.10;
T_6.0 ;
    %load/vec4 v0x7fa5eaf31c90_0;
    %assign/vec4 v0x7fa5eaf32410_0, 5;
    %load/vec4 v0x7fa5eaf31c00_0;
    %assign/vec4 v0x7fa5eaf31d40_0, 1;
    %jmp T_6.10;
T_6.1 ;
    %load/vec4 v0x7fa5eaf32260_0;
    %assign/vec4 v0x7fa5eaf32410_0, 5;
    %load/vec4 v0x7fa5eaf31f70_0;
    %assign/vec4 v0x7fa5eaf31d40_0, 5;
    %jmp T_6.10;
T_6.2 ;
    %load/vec4 v0x7fa5eaf31dd0_0;
    %assign/vec4 v0x7fa5eaf32410_0, 5;
    %load/vec4 v0x7fa5eaf31f70_0;
    %assign/vec4 v0x7fa5eaf31d40_0, 5;
    %jmp T_6.10;
T_6.3 ;
    %load/vec4 v0x7fa5eaf31dd0_0;
    %assign/vec4 v0x7fa5eaf32410_0, 0;
    %load/vec4 v0x7fa5eaf32000_0;
    %assign/vec4 v0x7fa5eaf31d40_0, 0;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf32410_0, 0;
    %jmp T_6.10;
T_6.5 ;
    %load/vec4 v0x7fa5eaf31f70_0;
    %load/vec4 v0x7fa5eaf31e60_0;
    %and;
    %assign/vec4 v0x7fa5eaf32410_0, 0;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v0x7fa5eaf31f70_0;
    %load/vec4 v0x7fa5eaf32000_0;
    %and;
    %assign/vec4 v0x7fa5eaf32410_0, 5;
    %jmp T_6.10;
T_6.7 ;
    %load/vec4 v0x7fa5eaf31f70_0;
    %load/vec4 v0x7fa5eaf32000_0;
    %or;
    %assign/vec4 v0x7fa5eaf32410_0, 5;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v0x7fa5eaf319b0_0;
    %assign/vec4 v0x7fa5eaf32410_0, 7;
    %load/vec4 v0x7fa5eaf318f0_0;
    %assign/vec4 v0x7fa5eaf31d40_0, 3;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fa5eaf324f0;
T_7 ;
    %wait E_0x7fa5eaf32790;
    %load/vec4 v0x7fa5eaf34bb0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %load/vec4 v0x7fa5eaf34d60_0;
    %assign/vec4 v0x7fa5eaf34df0_0, 10;
    %load/vec4 v0x7fa5eaf34cd0_0;
    %assign/vec4 v0x7fa5eaf34820_0, 5;
    %jmp T_7.10;
T_7.0 ;
    %load/vec4 v0x7fa5eaf34770_0;
    %assign/vec4 v0x7fa5eaf34df0_0, 5;
    %load/vec4 v0x7fa5eaf346e0_0;
    %assign/vec4 v0x7fa5eaf34820_0, 1;
    %jmp T_7.10;
T_7.1 ;
    %load/vec4 v0x7fa5eaf34c40_0;
    %assign/vec4 v0x7fa5eaf34df0_0, 5;
    %load/vec4 v0x7fa5eaf34a50_0;
    %assign/vec4 v0x7fa5eaf34820_0, 5;
    %jmp T_7.10;
T_7.2 ;
    %load/vec4 v0x7fa5eaf348b0_0;
    %assign/vec4 v0x7fa5eaf34df0_0, 5;
    %load/vec4 v0x7fa5eaf34a50_0;
    %assign/vec4 v0x7fa5eaf34820_0, 5;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v0x7fa5eaf348b0_0;
    %assign/vec4 v0x7fa5eaf34df0_0, 0;
    %load/vec4 v0x7fa5eaf34ae0_0;
    %assign/vec4 v0x7fa5eaf34820_0, 0;
    %jmp T_7.10;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf34df0_0, 0;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0x7fa5eaf34a50_0;
    %load/vec4 v0x7fa5eaf34940_0;
    %and;
    %assign/vec4 v0x7fa5eaf34df0_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0x7fa5eaf34a50_0;
    %load/vec4 v0x7fa5eaf34ae0_0;
    %and;
    %assign/vec4 v0x7fa5eaf34df0_0, 5;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v0x7fa5eaf34a50_0;
    %load/vec4 v0x7fa5eaf34ae0_0;
    %or;
    %assign/vec4 v0x7fa5eaf34df0_0, 5;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v0x7fa5eaf34490_0;
    %assign/vec4 v0x7fa5eaf34df0_0, 7;
    %load/vec4 v0x7fa5eaf343d0_0;
    %assign/vec4 v0x7fa5eaf34820_0, 3;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fa5eaf34f50;
T_8 ;
    %wait E_0x7fa5eaf351f0;
    %load/vec4 v0x7fa5eaf37610_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %load/vec4 v0x7fa5eaf377c0_0;
    %assign/vec4 v0x7fa5eaf37850_0, 10;
    %load/vec4 v0x7fa5eaf37730_0;
    %assign/vec4 v0x7fa5eaf37280_0, 5;
    %jmp T_8.10;
T_8.0 ;
    %load/vec4 v0x7fa5eaf371d0_0;
    %assign/vec4 v0x7fa5eaf37850_0, 5;
    %load/vec4 v0x7fa5eaf37140_0;
    %assign/vec4 v0x7fa5eaf37280_0, 1;
    %jmp T_8.10;
T_8.1 ;
    %load/vec4 v0x7fa5eaf376a0_0;
    %assign/vec4 v0x7fa5eaf37850_0, 5;
    %load/vec4 v0x7fa5eaf374b0_0;
    %assign/vec4 v0x7fa5eaf37280_0, 5;
    %jmp T_8.10;
T_8.2 ;
    %load/vec4 v0x7fa5eaf37310_0;
    %assign/vec4 v0x7fa5eaf37850_0, 5;
    %load/vec4 v0x7fa5eaf374b0_0;
    %assign/vec4 v0x7fa5eaf37280_0, 5;
    %jmp T_8.10;
T_8.3 ;
    %load/vec4 v0x7fa5eaf37310_0;
    %assign/vec4 v0x7fa5eaf37850_0, 0;
    %load/vec4 v0x7fa5eaf37540_0;
    %assign/vec4 v0x7fa5eaf37280_0, 0;
    %jmp T_8.10;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf37850_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %load/vec4 v0x7fa5eaf374b0_0;
    %load/vec4 v0x7fa5eaf373a0_0;
    %and;
    %assign/vec4 v0x7fa5eaf37850_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x7fa5eaf374b0_0;
    %load/vec4 v0x7fa5eaf37540_0;
    %and;
    %assign/vec4 v0x7fa5eaf37850_0, 5;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x7fa5eaf374b0_0;
    %load/vec4 v0x7fa5eaf37540_0;
    %or;
    %assign/vec4 v0x7fa5eaf37850_0, 5;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x7fa5eaf36ef0_0;
    %assign/vec4 v0x7fa5eaf37850_0, 7;
    %load/vec4 v0x7fa5eaf36e30_0;
    %assign/vec4 v0x7fa5eaf37280_0, 3;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fa5eaf379b0;
T_9 ;
    %wait E_0x7fa5eaf37c50;
    %load/vec4 v0x7fa5eaf3a070_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %load/vec4 v0x7fa5eaf3a220_0;
    %assign/vec4 v0x7fa5eaf3a2b0_0, 10;
    %load/vec4 v0x7fa5eaf3a190_0;
    %assign/vec4 v0x7fa5eaf39ce0_0, 5;
    %jmp T_9.10;
T_9.0 ;
    %load/vec4 v0x7fa5eaf39c30_0;
    %assign/vec4 v0x7fa5eaf3a2b0_0, 5;
    %load/vec4 v0x7fa5eaf39ba0_0;
    %assign/vec4 v0x7fa5eaf39ce0_0, 1;
    %jmp T_9.10;
T_9.1 ;
    %load/vec4 v0x7fa5eaf3a100_0;
    %assign/vec4 v0x7fa5eaf3a2b0_0, 5;
    %load/vec4 v0x7fa5eaf39f10_0;
    %assign/vec4 v0x7fa5eaf39ce0_0, 5;
    %jmp T_9.10;
T_9.2 ;
    %load/vec4 v0x7fa5eaf39d70_0;
    %assign/vec4 v0x7fa5eaf3a2b0_0, 5;
    %load/vec4 v0x7fa5eaf39f10_0;
    %assign/vec4 v0x7fa5eaf39ce0_0, 5;
    %jmp T_9.10;
T_9.3 ;
    %load/vec4 v0x7fa5eaf39d70_0;
    %assign/vec4 v0x7fa5eaf3a2b0_0, 0;
    %load/vec4 v0x7fa5eaf39fa0_0;
    %assign/vec4 v0x7fa5eaf39ce0_0, 0;
    %jmp T_9.10;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf3a2b0_0, 0;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v0x7fa5eaf39f10_0;
    %load/vec4 v0x7fa5eaf39e00_0;
    %and;
    %assign/vec4 v0x7fa5eaf3a2b0_0, 0;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v0x7fa5eaf39f10_0;
    %load/vec4 v0x7fa5eaf39fa0_0;
    %and;
    %assign/vec4 v0x7fa5eaf3a2b0_0, 5;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v0x7fa5eaf39f10_0;
    %load/vec4 v0x7fa5eaf39fa0_0;
    %or;
    %assign/vec4 v0x7fa5eaf3a2b0_0, 5;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v0x7fa5eaf39950_0;
    %assign/vec4 v0x7fa5eaf3a2b0_0, 7;
    %load/vec4 v0x7fa5eaf39890_0;
    %assign/vec4 v0x7fa5eaf39ce0_0, 3;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fa5eaf3a410;
T_10 ;
    %wait E_0x7fa5eaf3a6b0;
    %load/vec4 v0x7fa5eaf3cad0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %load/vec4 v0x7fa5eaf3cc80_0;
    %assign/vec4 v0x7fa5eaf3cd10_0, 10;
    %load/vec4 v0x7fa5eaf3cbf0_0;
    %assign/vec4 v0x7fa5eaf3c740_0, 5;
    %jmp T_10.10;
T_10.0 ;
    %load/vec4 v0x7fa5eaf3c690_0;
    %assign/vec4 v0x7fa5eaf3cd10_0, 5;
    %load/vec4 v0x7fa5eaf3c600_0;
    %assign/vec4 v0x7fa5eaf3c740_0, 1;
    %jmp T_10.10;
T_10.1 ;
    %load/vec4 v0x7fa5eaf3cb60_0;
    %assign/vec4 v0x7fa5eaf3cd10_0, 5;
    %load/vec4 v0x7fa5eaf3c970_0;
    %assign/vec4 v0x7fa5eaf3c740_0, 5;
    %jmp T_10.10;
T_10.2 ;
    %load/vec4 v0x7fa5eaf3c7d0_0;
    %assign/vec4 v0x7fa5eaf3cd10_0, 5;
    %load/vec4 v0x7fa5eaf3c970_0;
    %assign/vec4 v0x7fa5eaf3c740_0, 5;
    %jmp T_10.10;
T_10.3 ;
    %load/vec4 v0x7fa5eaf3c7d0_0;
    %assign/vec4 v0x7fa5eaf3cd10_0, 0;
    %load/vec4 v0x7fa5eaf3ca00_0;
    %assign/vec4 v0x7fa5eaf3c740_0, 0;
    %jmp T_10.10;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf3cd10_0, 0;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v0x7fa5eaf3c970_0;
    %load/vec4 v0x7fa5eaf3c860_0;
    %and;
    %assign/vec4 v0x7fa5eaf3cd10_0, 0;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v0x7fa5eaf3c970_0;
    %load/vec4 v0x7fa5eaf3ca00_0;
    %and;
    %assign/vec4 v0x7fa5eaf3cd10_0, 5;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v0x7fa5eaf3c970_0;
    %load/vec4 v0x7fa5eaf3ca00_0;
    %or;
    %assign/vec4 v0x7fa5eaf3cd10_0, 5;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v0x7fa5eaf3c3b0_0;
    %assign/vec4 v0x7fa5eaf3cd10_0, 7;
    %load/vec4 v0x7fa5eaf3c2f0_0;
    %assign/vec4 v0x7fa5eaf3c740_0, 3;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fa5eaf3ce70;
T_11 ;
    %wait E_0x7fa5eaf3d110;
    %load/vec4 v0x7fa5eaf3f530_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %load/vec4 v0x7fa5eaf3f6e0_0;
    %assign/vec4 v0x7fa5eaf3f770_0, 10;
    %load/vec4 v0x7fa5eaf3f650_0;
    %assign/vec4 v0x7fa5eaf3f1a0_0, 5;
    %jmp T_11.10;
T_11.0 ;
    %load/vec4 v0x7fa5eaf3f0f0_0;
    %assign/vec4 v0x7fa5eaf3f770_0, 5;
    %load/vec4 v0x7fa5eaf3f060_0;
    %assign/vec4 v0x7fa5eaf3f1a0_0, 1;
    %jmp T_11.10;
T_11.1 ;
    %load/vec4 v0x7fa5eaf3f5c0_0;
    %assign/vec4 v0x7fa5eaf3f770_0, 5;
    %load/vec4 v0x7fa5eaf3f3d0_0;
    %assign/vec4 v0x7fa5eaf3f1a0_0, 5;
    %jmp T_11.10;
T_11.2 ;
    %load/vec4 v0x7fa5eaf3f230_0;
    %assign/vec4 v0x7fa5eaf3f770_0, 5;
    %load/vec4 v0x7fa5eaf3f3d0_0;
    %assign/vec4 v0x7fa5eaf3f1a0_0, 5;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x7fa5eaf3f230_0;
    %assign/vec4 v0x7fa5eaf3f770_0, 0;
    %load/vec4 v0x7fa5eaf3f460_0;
    %assign/vec4 v0x7fa5eaf3f1a0_0, 0;
    %jmp T_11.10;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf3f770_0, 0;
    %jmp T_11.10;
T_11.5 ;
    %load/vec4 v0x7fa5eaf3f3d0_0;
    %load/vec4 v0x7fa5eaf3f2c0_0;
    %and;
    %assign/vec4 v0x7fa5eaf3f770_0, 0;
    %jmp T_11.10;
T_11.6 ;
    %load/vec4 v0x7fa5eaf3f3d0_0;
    %load/vec4 v0x7fa5eaf3f460_0;
    %and;
    %assign/vec4 v0x7fa5eaf3f770_0, 5;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x7fa5eaf3f3d0_0;
    %load/vec4 v0x7fa5eaf3f460_0;
    %or;
    %assign/vec4 v0x7fa5eaf3f770_0, 5;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x7fa5eaf3ee10_0;
    %assign/vec4 v0x7fa5eaf3f770_0, 7;
    %load/vec4 v0x7fa5eaf3ed50_0;
    %assign/vec4 v0x7fa5eaf3f1a0_0, 3;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fa5eaf3f8d0;
T_12 ;
    %wait E_0x7fa5eaf3fb70;
    %load/vec4 v0x7fa5eaf41f90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %load/vec4 v0x7fa5eaf42140_0;
    %assign/vec4 v0x7fa5eaf421d0_0, 10;
    %load/vec4 v0x7fa5eaf420b0_0;
    %assign/vec4 v0x7fa5eaf41c00_0, 5;
    %jmp T_12.10;
T_12.0 ;
    %load/vec4 v0x7fa5eaf41b50_0;
    %assign/vec4 v0x7fa5eaf421d0_0, 5;
    %load/vec4 v0x7fa5eaf41ac0_0;
    %assign/vec4 v0x7fa5eaf41c00_0, 1;
    %jmp T_12.10;
T_12.1 ;
    %load/vec4 v0x7fa5eaf42020_0;
    %assign/vec4 v0x7fa5eaf421d0_0, 5;
    %load/vec4 v0x7fa5eaf41e30_0;
    %assign/vec4 v0x7fa5eaf41c00_0, 5;
    %jmp T_12.10;
T_12.2 ;
    %load/vec4 v0x7fa5eaf41c90_0;
    %assign/vec4 v0x7fa5eaf421d0_0, 5;
    %load/vec4 v0x7fa5eaf41e30_0;
    %assign/vec4 v0x7fa5eaf41c00_0, 5;
    %jmp T_12.10;
T_12.3 ;
    %load/vec4 v0x7fa5eaf41c90_0;
    %assign/vec4 v0x7fa5eaf421d0_0, 0;
    %load/vec4 v0x7fa5eaf41ec0_0;
    %assign/vec4 v0x7fa5eaf41c00_0, 0;
    %jmp T_12.10;
T_12.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf421d0_0, 0;
    %jmp T_12.10;
T_12.5 ;
    %load/vec4 v0x7fa5eaf41e30_0;
    %load/vec4 v0x7fa5eaf41d20_0;
    %and;
    %assign/vec4 v0x7fa5eaf421d0_0, 0;
    %jmp T_12.10;
T_12.6 ;
    %load/vec4 v0x7fa5eaf41e30_0;
    %load/vec4 v0x7fa5eaf41ec0_0;
    %and;
    %assign/vec4 v0x7fa5eaf421d0_0, 5;
    %jmp T_12.10;
T_12.7 ;
    %load/vec4 v0x7fa5eaf41e30_0;
    %load/vec4 v0x7fa5eaf41ec0_0;
    %or;
    %assign/vec4 v0x7fa5eaf421d0_0, 5;
    %jmp T_12.10;
T_12.8 ;
    %load/vec4 v0x7fa5eaf41870_0;
    %assign/vec4 v0x7fa5eaf421d0_0, 7;
    %load/vec4 v0x7fa5eaf417b0_0;
    %assign/vec4 v0x7fa5eaf41c00_0, 3;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fa5eaf42330;
T_13 ;
    %wait E_0x7fa5eaf425d0;
    %load/vec4 v0x7fa5eaf449f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %load/vec4 v0x7fa5eaf44ba0_0;
    %assign/vec4 v0x7fa5eaf44c30_0, 10;
    %load/vec4 v0x7fa5eaf44b10_0;
    %assign/vec4 v0x7fa5eaf44660_0, 5;
    %jmp T_13.10;
T_13.0 ;
    %load/vec4 v0x7fa5eaf445b0_0;
    %assign/vec4 v0x7fa5eaf44c30_0, 5;
    %load/vec4 v0x7fa5eaf44520_0;
    %assign/vec4 v0x7fa5eaf44660_0, 1;
    %jmp T_13.10;
T_13.1 ;
    %load/vec4 v0x7fa5eaf44a80_0;
    %assign/vec4 v0x7fa5eaf44c30_0, 5;
    %load/vec4 v0x7fa5eaf44890_0;
    %assign/vec4 v0x7fa5eaf44660_0, 5;
    %jmp T_13.10;
T_13.2 ;
    %load/vec4 v0x7fa5eaf446f0_0;
    %assign/vec4 v0x7fa5eaf44c30_0, 5;
    %load/vec4 v0x7fa5eaf44890_0;
    %assign/vec4 v0x7fa5eaf44660_0, 5;
    %jmp T_13.10;
T_13.3 ;
    %load/vec4 v0x7fa5eaf446f0_0;
    %assign/vec4 v0x7fa5eaf44c30_0, 0;
    %load/vec4 v0x7fa5eaf44920_0;
    %assign/vec4 v0x7fa5eaf44660_0, 0;
    %jmp T_13.10;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf44c30_0, 0;
    %jmp T_13.10;
T_13.5 ;
    %load/vec4 v0x7fa5eaf44890_0;
    %load/vec4 v0x7fa5eaf44780_0;
    %and;
    %assign/vec4 v0x7fa5eaf44c30_0, 0;
    %jmp T_13.10;
T_13.6 ;
    %load/vec4 v0x7fa5eaf44890_0;
    %load/vec4 v0x7fa5eaf44920_0;
    %and;
    %assign/vec4 v0x7fa5eaf44c30_0, 5;
    %jmp T_13.10;
T_13.7 ;
    %load/vec4 v0x7fa5eaf44890_0;
    %load/vec4 v0x7fa5eaf44920_0;
    %or;
    %assign/vec4 v0x7fa5eaf44c30_0, 5;
    %jmp T_13.10;
T_13.8 ;
    %load/vec4 v0x7fa5eaf442d0_0;
    %assign/vec4 v0x7fa5eaf44c30_0, 7;
    %load/vec4 v0x7fa5eaf44210_0;
    %assign/vec4 v0x7fa5eaf44660_0, 3;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fa5eaec3400;
T_14 ;
    %wait E_0x7fa5eaeafde0;
    %load/vec4 v0x7fa5eaf0e790_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %load/vec4 v0x7fa5eaf0c3f0_0;
    %assign/vec4 v0x7fa5eaf0bf90_0, 10;
    %load/vec4 v0x7fa5eaf0c360_0;
    %assign/vec4 v0x7fa5eaf0b920_0, 5;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0x7fa5eaf0b890_0;
    %assign/vec4 v0x7fa5eaf0bf90_0, 5;
    %load/vec4 v0x7fa5eaf14960_0;
    %assign/vec4 v0x7fa5eaf0b920_0, 1;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0x7fa5eaf0a7d0_0;
    %assign/vec4 v0x7fa5eaf0bf90_0, 5;
    %load/vec4 v0x7fa5eaf0d660_0;
    %assign/vec4 v0x7fa5eaf0b920_0, 5;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0x7fa5eaf0b5d0_0;
    %assign/vec4 v0x7fa5eaf0bf90_0, 5;
    %load/vec4 v0x7fa5eaf0d660_0;
    %assign/vec4 v0x7fa5eaf0b920_0, 5;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0x7fa5eaf0b5d0_0;
    %assign/vec4 v0x7fa5eaf0bf90_0, 0;
    %load/vec4 v0x7fa5eaf0e700_0;
    %assign/vec4 v0x7fa5eaf0b920_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf0bf90_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0x7fa5eaf0d660_0;
    %load/vec4 v0x7fa5eaf0b660_0;
    %and;
    %assign/vec4 v0x7fa5eaf0bf90_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0x7fa5eaf0d660_0;
    %load/vec4 v0x7fa5eaf0e700_0;
    %and;
    %assign/vec4 v0x7fa5eaf0bf90_0, 5;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0x7fa5eaf0d660_0;
    %load/vec4 v0x7fa5eaf0e700_0;
    %or;
    %assign/vec4 v0x7fa5eaf0bf90_0, 5;
    %jmp T_14.10;
T_14.8 ;
    %load/vec4 v0x7fa5eaf15110_0;
    %assign/vec4 v0x7fa5eaf0bf90_0, 7;
    %load/vec4 v0x7fa5eaf15080_0;
    %assign/vec4 v0x7fa5eaf0b920_0, 3;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fa5eaeba6e0;
T_15 ;
    %wait E_0x7fa5eaf0d6f0;
    %load/vec4 v0x7fa5eaee4210_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %load/vec4 v0x7fa5eaee7300_0;
    %assign/vec4 v0x7fa5eaee7390_0, 10;
    %load/vec4 v0x7fa5eaee6270_0;
    %assign/vec4 v0x7fa5eaeed8b0_0, 5;
    %jmp T_15.10;
T_15.0 ;
    %load/vec4 v0x7fa5eaeedd10_0;
    %assign/vec4 v0x7fa5eaee7390_0, 5;
    %load/vec4 v0x7fa5eaeedc80_0;
    %assign/vec4 v0x7fa5eaeed8b0_0, 1;
    %jmp T_15.10;
T_15.1 ;
    %load/vec4 v0x7fa5eaee61e0_0;
    %assign/vec4 v0x7fa5eaee7390_0, 5;
    %load/vec4 v0x7fa5eaee4490_0;
    %assign/vec4 v0x7fa5eaeed8b0_0, 5;
    %jmp T_15.10;
T_15.2 ;
    %load/vec4 v0x7fa5eaeed940_0;
    %assign/vec4 v0x7fa5eaee7390_0, 5;
    %load/vec4 v0x7fa5eaee4490_0;
    %assign/vec4 v0x7fa5eaeed8b0_0, 5;
    %jmp T_15.10;
T_15.3 ;
    %load/vec4 v0x7fa5eaeed940_0;
    %assign/vec4 v0x7fa5eaee7390_0, 0;
    %load/vec4 v0x7fa5eaee4520_0;
    %assign/vec4 v0x7fa5eaeed8b0_0, 0;
    %jmp T_15.10;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaee7390_0, 0;
    %jmp T_15.10;
T_15.5 ;
    %load/vec4 v0x7fa5eaee4490_0;
    %load/vec4 v0x7fa5eaeed4e0_0;
    %and;
    %assign/vec4 v0x7fa5eaee7390_0, 0;
    %jmp T_15.10;
T_15.6 ;
    %load/vec4 v0x7fa5eaee4490_0;
    %load/vec4 v0x7fa5eaee4520_0;
    %and;
    %assign/vec4 v0x7fa5eaee7390_0, 5;
    %jmp T_15.10;
T_15.7 ;
    %load/vec4 v0x7fa5eaee4490_0;
    %load/vec4 v0x7fa5eaee4520_0;
    %or;
    %assign/vec4 v0x7fa5eaee7390_0, 5;
    %jmp T_15.10;
T_15.8 ;
    %load/vec4 v0x7fa5eaef0020_0;
    %assign/vec4 v0x7fa5eaee7390_0, 7;
    %load/vec4 v0x7fa5eaeeef90_0;
    %assign/vec4 v0x7fa5eaeed8b0_0, 3;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fa5eaeb19c0;
T_16 ;
    %wait E_0x7fa5eaeed5f0;
    %load/vec4 v0x7fa5eaea93e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %load/vec4 v0x7fa5eaea7e20_0;
    %assign/vec4 v0x7fa5eae9ff80_0, 10;
    %load/vec4 v0x7fa5eaea7d90_0;
    %assign/vec4 v0x7fa5eae8c040_0, 5;
    %jmp T_16.10;
T_16.0 ;
    %load/vec4 v0x7fa5eae8bfb0_0;
    %assign/vec4 v0x7fa5eae9ff80_0, 5;
    %load/vec4 v0x7fa5eae8c410_0;
    %assign/vec4 v0x7fa5eae8c040_0, 1;
    %jmp T_16.10;
T_16.1 ;
    %load/vec4 v0x7fa5eaea6240_0;
    %assign/vec4 v0x7fa5eae9ff80_0, 5;
    %load/vec4 v0x7fa5eaea8d20_0;
    %assign/vec4 v0x7fa5eae8c040_0, 5;
    %jmp T_16.10;
T_16.2 ;
    %load/vec4 v0x7fa5eae929d0_0;
    %assign/vec4 v0x7fa5eae9ff80_0, 5;
    %load/vec4 v0x7fa5eaea8d20_0;
    %assign/vec4 v0x7fa5eae8c040_0, 5;
    %jmp T_16.10;
T_16.3 ;
    %load/vec4 v0x7fa5eae929d0_0;
    %assign/vec4 v0x7fa5eae9ff80_0, 0;
    %load/vec4 v0x7fa5eaea9350_0;
    %assign/vec4 v0x7fa5eae8c040_0, 0;
    %jmp T_16.10;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eae9ff80_0, 0;
    %jmp T_16.10;
T_16.5 ;
    %load/vec4 v0x7fa5eaea8d20_0;
    %load/vec4 v0x7fa5eae92a60_0;
    %and;
    %assign/vec4 v0x7fa5eae9ff80_0, 0;
    %jmp T_16.10;
T_16.6 ;
    %load/vec4 v0x7fa5eaea8d20_0;
    %load/vec4 v0x7fa5eaea9350_0;
    %and;
    %assign/vec4 v0x7fa5eae9ff80_0, 5;
    %jmp T_16.10;
T_16.7 ;
    %load/vec4 v0x7fa5eaea8d20_0;
    %load/vec4 v0x7fa5eaea9350_0;
    %or;
    %assign/vec4 v0x7fa5eae9ff80_0, 5;
    %jmp T_16.10;
T_16.8 ;
    %load/vec4 v0x7fa5eae8a450_0;
    %assign/vec4 v0x7fa5eae9ff80_0, 7;
    %load/vec4 v0x7fa5eae8a3c0_0;
    %assign/vec4 v0x7fa5eae8c040_0, 3;
    %jmp T_16.10;
T_16.10 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fa5eaea0630;
T_17 ;
    %wait E_0x7fa5eaea7eb0;
    %load/vec4 v0x7fa5eae979a0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %load/vec4 v0x7fa5eae96350_0;
    %assign/vec4 v0x7fa5eae963e0_0, 10;
    %load/vec4 v0x7fa5eae94810_0;
    %assign/vec4 v0x7fa5eaee3e30_0, 5;
    %jmp T_17.10;
T_17.0 ;
    %load/vec4 v0x7fa5eaee3da0_0;
    %assign/vec4 v0x7fa5eae963e0_0, 5;
    %load/vec4 v0x7fa5eaee6fc0_0;
    %assign/vec4 v0x7fa5eaee3e30_0, 1;
    %jmp T_17.10;
T_17.1 ;
    %load/vec4 v0x7fa5eae94780_0;
    %assign/vec4 v0x7fa5eae963e0_0, 5;
    %load/vec4 v0x7fa5eae972e0_0;
    %assign/vec4 v0x7fa5eaee3e30_0, 5;
    %jmp T_17.10;
T_17.2 ;
    %load/vec4 v0x7fa5eaee5970_0;
    %assign/vec4 v0x7fa5eae963e0_0, 5;
    %load/vec4 v0x7fa5eae972e0_0;
    %assign/vec4 v0x7fa5eaee3e30_0, 5;
    %jmp T_17.10;
T_17.3 ;
    %load/vec4 v0x7fa5eaee5970_0;
    %assign/vec4 v0x7fa5eae963e0_0, 0;
    %load/vec4 v0x7fa5eae97910_0;
    %assign/vec4 v0x7fa5eaee3e30_0, 0;
    %jmp T_17.10;
T_17.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eae963e0_0, 0;
    %jmp T_17.10;
T_17.5 ;
    %load/vec4 v0x7fa5eae972e0_0;
    %load/vec4 v0x7fa5eaee5a00_0;
    %and;
    %assign/vec4 v0x7fa5eae963e0_0, 0;
    %jmp T_17.10;
T_17.6 ;
    %load/vec4 v0x7fa5eae972e0_0;
    %load/vec4 v0x7fa5eae97910_0;
    %and;
    %assign/vec4 v0x7fa5eae963e0_0, 5;
    %jmp T_17.10;
T_17.7 ;
    %load/vec4 v0x7fa5eae972e0_0;
    %load/vec4 v0x7fa5eae97910_0;
    %or;
    %assign/vec4 v0x7fa5eae963e0_0, 5;
    %jmp T_17.10;
T_17.8 ;
    %load/vec4 v0x7fa5eaeee720_0;
    %assign/vec4 v0x7fa5eae963e0_0, 7;
    %load/vec4 v0x7fa5eaeee690_0;
    %assign/vec4 v0x7fa5eaee3e30_0, 3;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fa5eae8e070;
T_18 ;
    %wait E_0x7fa5eae97a40;
    %load/vec4 v0x7fa5eaec03c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %load/vec4 v0x7fa5eaeb7610_0;
    %assign/vec4 v0x7fa5eaeb76a0_0, 10;
    %load/vec4 v0x7fa5eaec1f80_0;
    %assign/vec4 v0x7fa5eaed39c0_0, 5;
    %jmp T_18.10;
T_18.0 ;
    %load/vec4 v0x7fa5eaed3930_0;
    %assign/vec4 v0x7fa5eaeb76a0_0, 5;
    %load/vec4 v0x7fa5eaed1df0_0;
    %assign/vec4 v0x7fa5eaed39c0_0, 1;
    %jmp T_18.10;
T_18.1 ;
    %load/vec4 v0x7fa5eaec1ef0_0;
    %assign/vec4 v0x7fa5eaeb76a0_0, 5;
    %load/vec4 v0x7fa5eaecac90_0;
    %assign/vec4 v0x7fa5eaed39c0_0, 5;
    %jmp T_18.10;
T_18.2 ;
    %load/vec4 v0x7fa5eaec9050_0;
    %assign/vec4 v0x7fa5eaeb76a0_0, 5;
    %load/vec4 v0x7fa5eaecac90_0;
    %assign/vec4 v0x7fa5eaed39c0_0, 5;
    %jmp T_18.10;
T_18.3 ;
    %load/vec4 v0x7fa5eaec9050_0;
    %assign/vec4 v0x7fa5eaeb76a0_0, 0;
    %load/vec4 v0x7fa5eaec0330_0;
    %assign/vec4 v0x7fa5eaed39c0_0, 0;
    %jmp T_18.10;
T_18.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaeb76a0_0, 0;
    %jmp T_18.10;
T_18.5 ;
    %load/vec4 v0x7fa5eaecac90_0;
    %load/vec4 v0x7fa5eaec90e0_0;
    %and;
    %assign/vec4 v0x7fa5eaeb76a0_0, 0;
    %jmp T_18.10;
T_18.6 ;
    %load/vec4 v0x7fa5eaecac90_0;
    %load/vec4 v0x7fa5eaec0330_0;
    %and;
    %assign/vec4 v0x7fa5eaeb76a0_0, 5;
    %jmp T_18.10;
T_18.7 ;
    %load/vec4 v0x7fa5eaecac90_0;
    %load/vec4 v0x7fa5eaec0330_0;
    %or;
    %assign/vec4 v0x7fa5eaeb76a0_0, 5;
    %jmp T_18.10;
T_18.8 ;
    %load/vec4 v0x7fa5eaedab10_0;
    %assign/vec4 v0x7fa5eaeb76a0_0, 7;
    %load/vec4 v0x7fa5eaedaa80_0;
    %assign/vec4 v0x7fa5eaed39c0_0, 3;
    %jmp T_18.10;
T_18.10 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fa5eaeb91d0;
T_19 ;
    %wait E_0x7fa5eaec0470;
    %load/vec4 v0x7fa5eae110e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %load/vec4 v0x7fa5eae11290_0;
    %assign/vec4 v0x7fa5eae184e0_0, 10;
    %load/vec4 v0x7fa5eae11200_0;
    %assign/vec4 v0x7fa5eae2bf60_0, 5;
    %jmp T_19.10;
T_19.0 ;
    %load/vec4 v0x7fa5eae2bed0_0;
    %assign/vec4 v0x7fa5eae184e0_0, 5;
    %load/vec4 v0x7fa5eae2be40_0;
    %assign/vec4 v0x7fa5eae2bf60_0, 1;
    %jmp T_19.10;
T_19.1 ;
    %load/vec4 v0x7fa5eae11170_0;
    %assign/vec4 v0x7fa5eae184e0_0, 5;
    %load/vec4 v0x7fa5eae24c70_0;
    %assign/vec4 v0x7fa5eae2bf60_0, 5;
    %jmp T_19.10;
T_19.2 ;
    %load/vec4 v0x7fa5eae2bff0_0;
    %assign/vec4 v0x7fa5eae184e0_0, 5;
    %load/vec4 v0x7fa5eae24c70_0;
    %assign/vec4 v0x7fa5eae2bf60_0, 5;
    %jmp T_19.10;
T_19.3 ;
    %load/vec4 v0x7fa5eae2bff0_0;
    %assign/vec4 v0x7fa5eae184e0_0, 0;
    %load/vec4 v0x7fa5eae24d00_0;
    %assign/vec4 v0x7fa5eae2bf60_0, 0;
    %jmp T_19.10;
T_19.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eae184e0_0, 0;
    %jmp T_19.10;
T_19.5 ;
    %load/vec4 v0x7fa5eae24c70_0;
    %load/vec4 v0x7fa5eae24b60_0;
    %and;
    %assign/vec4 v0x7fa5eae184e0_0, 0;
    %jmp T_19.10;
T_19.6 ;
    %load/vec4 v0x7fa5eae24c70_0;
    %load/vec4 v0x7fa5eae24d00_0;
    %and;
    %assign/vec4 v0x7fa5eae184e0_0, 5;
    %jmp T_19.10;
T_19.7 ;
    %load/vec4 v0x7fa5eae24c70_0;
    %load/vec4 v0x7fa5eae24d00_0;
    %or;
    %assign/vec4 v0x7fa5eae184e0_0, 5;
    %jmp T_19.10;
T_19.8 ;
    %load/vec4 v0x7fa5eae8cb60_0;
    %assign/vec4 v0x7fa5eae184e0_0, 7;
    %load/vec4 v0x7fa5eae8b020_0;
    %assign/vec4 v0x7fa5eae2bf60_0, 3;
    %jmp T_19.10;
T_19.10 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fa5eaedb080;
T_20 ;
    %wait E_0x7fa5eae38030;
    %load/vec4 v0x7fa5eaf47510_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x7fa5eaf473d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v0x7fa5eaf45f80_0;
    %store/vec4 v0x7fa5eaf46010_0, 0, 16;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x7fa5eaf475b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v0x7fa5eaf460a0_0;
    %store/vec4 v0x7fa5eaf46010_0, 0, 16;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x7fa5eaf46320_0;
    %store/vec4 v0x7fa5eaf46010_0, 0, 16;
T_20.5 ;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fa5eaf46ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.6, 4;
    %load/vec4 v0x7fa5eaf473d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.8, 4;
    %load/vec4 v0x7fa5eaf45f80_0;
    %store/vec4 v0x7fa5eaf46130_0, 0, 16;
    %jmp T_20.9;
T_20.8 ;
    %load/vec4 v0x7fa5eaf475b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.10, 4;
    %load/vec4 v0x7fa5eaf460a0_0;
    %store/vec4 v0x7fa5eaf46130_0, 0, 16;
    %jmp T_20.11;
T_20.10 ;
    %load/vec4 v0x7fa5eaf478d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.12, 4;
    %load/vec4 v0x7fa5eaf461c0_0;
    %store/vec4 v0x7fa5eaf46130_0, 0, 16;
    %jmp T_20.13;
T_20.12 ;
    %load/vec4 v0x7fa5eaf46320_0;
    %store/vec4 v0x7fa5eaf46130_0, 0, 16;
T_20.13 ;
T_20.11 ;
T_20.9 ;
T_20.6 ;
T_20.1 ;
    %load/vec4 v0x7fa5eaf479f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.14, 4;
    %load/vec4 v0x7fa5eaf473d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.16, 4;
    %load/vec4 v0x7fa5eaf45f80_0;
    %store/vec4 v0x7fa5eaf46270_0, 0, 16;
    %jmp T_20.17;
T_20.16 ;
    %load/vec4 v0x7fa5eaf475b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.18, 4;
    %load/vec4 v0x7fa5eaf460a0_0;
    %store/vec4 v0x7fa5eaf46270_0, 0, 16;
    %jmp T_20.19;
T_20.18 ;
    %load/vec4 v0x7fa5eaf478d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.20, 4;
    %load/vec4 v0x7fa5eaf461c0_0;
    %store/vec4 v0x7fa5eaf46270_0, 0, 16;
    %jmp T_20.21;
T_20.20 ;
    %load/vec4 v0x7fa5eaf463d0_0;
    %store/vec4 v0x7fa5eaf46270_0, 0, 16;
T_20.21 ;
T_20.19 ;
T_20.17 ;
T_20.14 ;
    %load/vec4 v0x7fa5eaf47b10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.22, 4;
    %load/vec4 v0x7fa5eaf46640_0;
    %store/vec4 v0x7fa5eaf45f80_0, 0, 16;
    %jmp T_20.23;
T_20.22 ;
    %load/vec4 v0x7fa5eaf47b10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_20.24, 4;
    %load/vec4 v0x7fa5eaf46640_0;
    %store/vec4 v0x7fa5eaf460a0_0, 0, 16;
    %jmp T_20.25;
T_20.24 ;
    %load/vec4 v0x7fa5eaf47b10_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_20.26, 4;
    %load/vec4 v0x7fa5eaf46640_0;
    %store/vec4 v0x7fa5eaf461c0_0, 0, 16;
T_20.26 ;
T_20.25 ;
T_20.23 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fa5eaede210;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa5eaf48750_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x7fa5eaede210;
T_22 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fa5eaf484b0_0, 0, 7;
    %end;
    .thread T_22;
    .scope S_0x7fa5eaede210;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf481b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf486a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa5eaf48970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf485f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48540_0, 0;
    %end;
    .thread T_23;
    .scope S_0x7fa5eaede210;
T_24 ;
    %wait E_0x7fa5eae38030;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf481b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf486a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa5eaf48970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf485f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48540_0, 0;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 1, 9, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf48100_0, 0;
    %jmp T_24.6;
T_24.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48100_0, 0;
T_24.6 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf485f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48540_0, 0;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf48050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48540_0, 0;
    %jmp T_24.10;
T_24.9 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf48260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48540_0, 0;
    %jmp T_24.12;
T_24.11 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_24.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf48540_0, 0;
    %jmp T_24.14;
T_24.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48540_0, 0;
T_24.14 ;
T_24.12 ;
T_24.10 ;
T_24.8 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 2, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.15, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa5eaf48970_0, 0, 2;
    %jmp T_24.16;
T_24.15 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 2, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.17, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa5eaf48970_0, 0, 2;
    %jmp T_24.18;
T_24.17 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 2, 4, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_24.19, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa5eaf48970_0, 0, 2;
    %jmp T_24.20;
T_24.19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa5eaf48970_0, 0, 2;
T_24.20 ;
T_24.18 ;
T_24.16 ;
    %jmp T_24.4;
T_24.0 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_24.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf481b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf486a0_0, 0;
    %jmp T_24.22;
T_24.21 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_24.23, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf481b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf48390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf486a0_0, 0;
    %jmp T_24.24;
T_24.23 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_24.25, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf481b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf486a0_0, 0;
T_24.25 ;
T_24.24 ;
T_24.22 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 1, 10, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_inv 4;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.27, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48540_0, 0;
    %jmp T_24.28;
T_24.27 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf48050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48540_0, 0;
    %jmp T_24.30;
T_24.29 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.31, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf48260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48540_0, 0;
    %jmp T_24.32;
T_24.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf48540_0, 0;
T_24.32 ;
T_24.30 ;
T_24.28 ;
    %jmp T_24.4;
T_24.1 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_24.33, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf481b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf486a0_0, 0;
    %jmp T_24.34;
T_24.33 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_24.35, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf481b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf48390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf486a0_0, 0;
    %jmp T_24.36;
T_24.35 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_24.37, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf481b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf486a0_0, 0;
T_24.37 ;
T_24.36 ;
T_24.34 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 1, 10, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_inv 4;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.39, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48540_0, 0;
    %jmp T_24.40;
T_24.39 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf48050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48540_0, 0;
    %jmp T_24.42;
T_24.41 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.43, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf48260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48540_0, 0;
    %jmp T_24.44;
T_24.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf48540_0, 0;
T_24.44 ;
T_24.42 ;
T_24.40 ;
    %jmp T_24.4;
T_24.2 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_24.45, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf481b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf486a0_0, 0;
    %jmp T_24.46;
T_24.45 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_24.47, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf481b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf48390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf486a0_0, 0;
    %jmp T_24.48;
T_24.47 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_24.49, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf481b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf486a0_0, 0;
T_24.49 ;
T_24.48 ;
T_24.46 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 1, 10, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_inv 4;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.51, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48540_0, 0;
    %jmp T_24.52;
T_24.51 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.53, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf48050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48540_0, 0;
    %jmp T_24.54;
T_24.53 ;
    %load/vec4 v0x7fa5eaf487e0_0;
    %parti/s 2, 6, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.55, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf48260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48540_0, 0;
    %jmp T_24.56;
T_24.55 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa5eaf48260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa5eaf48540_0, 0;
T_24.56 ;
T_24.54 ;
T_24.52 ;
    %jmp T_24.4;
T_24.4 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fa5eae89ef0;
T_25 ;
    %wait E_0x7fa5eaf2e2d0;
    %fork TD_tbDemonstrate.demonstrate.add, S_0x7fa5eaeddb60;
    %join;
    %delay 10, 0;
    %fork TD_tbDemonstrate.demonstrate.two_complement, S_0x7fa5eaf48d60;
    %join;
    %delay 10, 0;
    %fork TD_tbDemonstrate.demonstrate.right_shift, S_0x7fa5eaf48bb0;
    %join;
    %delay 10, 0;
    %fork TD_tbDemonstrate.demonstrate.multiply, S_0x7fa5eaf48a00;
    %join;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fa5eaf1f3f0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa5eaf498d0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x7fa5eaf1f3f0;
T_27 ;
    %delay 2, 0;
    %pushi/vec4 65523, 0, 16;
    %store/vec4 v0x7fa5eaf495a0_0, 0, 16;
    %pushi/vec4 65527, 0, 16;
    %store/vec4 v0x7fa5eaf49630_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_0x7fa5eaf1f3f0;
T_28 ;
    %delay 1, 0;
    %load/vec4 v0x7fa5eaf498d0_0;
    %nor/r;
    %store/vec4 v0x7fa5eaf498d0_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fa5eaf1f3f0;
T_29 ;
    %vpi_call 2 37 "$monitor", "Time=%g,X=%b,Y=%b,Xout=%b Yout=%b,Zout=%b", $time, v0x7fa5eaf495a0_0, v0x7fa5eaf49630_0, v0x7fa5eaf496d0_0, v0x7fa5eaf49760_0, v0x7fa5eaf497f0_0 {0 0 0};
    %end;
    .thread T_29;
    .scope S_0x7fa5eaf1f3f0;
T_30 ;
    %delay 10000, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "tbDemonstrate.v";
    "demonstrate.v";
    "control.v";
    "datapath.v";
    "ALU.v";
    "bitslice.v";
    "adder.v";
    "subtractor.v";
