/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [20:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [30:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [27:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  reg [3:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_34z;
  wire [10:0] celloutsig_0_38z;
  reg [3:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_68z;
  wire [9:0] celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  reg [19:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  reg [8:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  reg [4:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_5z;
  reg [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(in_data[54] & celloutsig_0_3z[2]);
  assign celloutsig_1_2z = { celloutsig_1_1z[8:1], celloutsig_1_0z } + { celloutsig_1_0z[3:0], celloutsig_1_1z };
  assign celloutsig_0_34z = in_data[4:1] + { celloutsig_0_30z[2:0], celloutsig_0_28z };
  assign celloutsig_0_19z = { celloutsig_0_11z[11], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z } == { celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_1z[2:1], celloutsig_0_1z } >= { celloutsig_0_16z[24:20], celloutsig_0_14z };
  assign celloutsig_0_51z = { celloutsig_0_28z, celloutsig_0_23z, celloutsig_0_41z, celloutsig_0_48z, celloutsig_0_14z, celloutsig_0_18z } % { 1'h1, celloutsig_0_38z[9:7], celloutsig_0_17z, 1'h0 };
  assign celloutsig_0_69z = { celloutsig_0_22z[13:10], celloutsig_0_51z } % { 1'h1, celloutsig_0_54z, celloutsig_0_55z, celloutsig_0_28z, celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[161:153] % { 1'h1, in_data[104:102], celloutsig_1_0z };
  assign celloutsig_0_7z = { in_data[52:51], celloutsig_0_3z } % { 1'h1, in_data[32:28] };
  assign celloutsig_1_14z = celloutsig_1_6z[4:0] % { 1'h1, celloutsig_1_2z[3:1], celloutsig_1_12z };
  assign celloutsig_0_16z = { celloutsig_0_11z[14:6], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_4z } % { 1'h1, in_data[54:35], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_0z = ~ in_data[22:8];
  assign celloutsig_0_68z = ~ { celloutsig_0_11z[20:12], celloutsig_0_19z };
  assign celloutsig_0_2z = ~ celloutsig_0_0z[9:6];
  assign celloutsig_0_54z = | { celloutsig_0_30z[2:1], celloutsig_0_47z };
  assign celloutsig_1_7z = | { celloutsig_1_5z[4:1], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_10z = | { celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_4z = in_data[83] & celloutsig_0_0z[5];
  assign celloutsig_0_48z = celloutsig_0_6z & celloutsig_0_20z;
  assign celloutsig_0_55z = celloutsig_0_54z & celloutsig_0_3z[1];
  assign celloutsig_1_12z = celloutsig_1_7z & celloutsig_1_2z[4];
  assign celloutsig_1_18z = in_data[160] & celloutsig_1_14z[1];
  assign celloutsig_0_13z = celloutsig_0_0z[10] & celloutsig_0_12z[6];
  assign celloutsig_0_14z = | celloutsig_0_9z[8:4];
  assign celloutsig_0_28z = | { celloutsig_0_13z, celloutsig_0_11z[7:3], celloutsig_0_3z };
  assign celloutsig_0_17z = ~^ celloutsig_0_9z[16:8];
  assign celloutsig_0_23z = ~^ { celloutsig_0_9z[17:4], celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_41z = ^ celloutsig_0_30z[3:1];
  assign celloutsig_0_47z = ^ celloutsig_0_22z[7:4];
  assign celloutsig_0_6z = ^ { celloutsig_0_0z[11:9], celloutsig_0_5z };
  assign celloutsig_0_18z = ^ celloutsig_0_8z;
  assign celloutsig_0_38z = { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_23z } <<< { celloutsig_0_1z, 1'h0, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_34z };
  assign celloutsig_1_5z = celloutsig_1_3z <<< in_data[142:138];
  assign celloutsig_1_0z = in_data[165:161] - in_data[118:114];
  assign celloutsig_0_8z = { in_data[70:68], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z } - { celloutsig_0_2z[3:1], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_12z = { in_data[10:1], celloutsig_0_10z } - celloutsig_0_8z[14:4];
  assign celloutsig_0_15z = { in_data[95:94], celloutsig_0_2z } - { celloutsig_0_11z[20:16], celloutsig_0_5z };
  assign celloutsig_0_22z = { celloutsig_0_11z[18:0], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_2z } - { celloutsig_0_9z[19:9], celloutsig_0_8z };
  assign celloutsig_0_11z = in_data[65:45] ~^ { celloutsig_0_10z, celloutsig_0_9z };
  always_latch
    if (clkin_data[128]) celloutsig_1_3z = 5'h00;
    else if (clkin_data[64]) celloutsig_1_3z = in_data[182:178];
  always_latch
    if (!clkin_data[128]) celloutsig_1_6z = 6'h00;
    else if (!clkin_data[64]) celloutsig_1_6z = celloutsig_1_2z[8:3];
  always_latch
    if (!clkin_data[96]) celloutsig_1_19z = 9'h000;
    else if (!clkin_data[64]) celloutsig_1_19z = { celloutsig_1_0z[4:1], celloutsig_1_5z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_9z = 20'h00000;
    else if (!clkin_data[32]) celloutsig_0_9z = { celloutsig_0_2z[2:0], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_1z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_1z = celloutsig_0_0z[5:2];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_30z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_30z = celloutsig_0_22z[7:4];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_3z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_3z = celloutsig_0_1z;
  assign { out_data[128], out_data[104:96], out_data[41:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
