Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon May 20 14:07:02 2019
| Host         : pisit-neon running 64-bit KDE neon Unstable Edition
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: KEY2 (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 391 register/latch pins with no clock driven by root clock pin: clk_dvvv/clkDiv_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ssd/cd/clkDiv_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 957 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 75 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.121        0.000                      0                  401        0.134        0.000                      0                  401        4.500        0.000                       0                   199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.121        0.000                      0                  401        0.134        0.000                      0                  401        4.500        0.000                       0                   199  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 2.261ns (41.992%)  route 3.123ns (58.008%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.631     5.152    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  ssd/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  ssd/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.258    ssd/cd/counter_reg[0]
    SLICE_X63Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.838 r  ssd/cd/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.838    ssd/cd/counter_reg[0]_i_13__0_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  ssd/cd/counter_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.952    ssd/cd/counter_reg[0]_i_6__0_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  ssd/cd/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.066    ssd/cd/counter_reg[0]_i_14__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  ssd/cd/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    ssd/cd/counter_reg[0]_i_10__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  ssd/cd/counter_reg[0]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.294    ssd/cd/counter_reg[0]_i_5__0_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.516 f  ssd/cd/counter_reg[0]_i_11__0/O[0]
                         net (fo=1, routed)           0.455     7.971    ssd/cd/counter_reg[0]_i_11__0_n_7
    SLICE_X64Y17         LUT4 (Prop_lut4_I1_O)        0.299     8.270 f  ssd/cd/counter[0]_i_12__0/O
                         net (fo=1, routed)           0.591     8.861    ssd/cd/counter[0]_i_12__0_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.985 f  ssd/cd/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.452     9.437    ssd/cd/counter[0]_i_3__0_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.561 r  ssd/cd/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.975    10.537    ssd/cd/counter[0]_i_1__0_n_0
    SLICE_X62Y21         FDRE                                         r  ssd/cd/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.507    14.848    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  ssd/cd/counter_reg[24]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    ssd/cd/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 2.261ns (41.992%)  route 3.123ns (58.008%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.631     5.152    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  ssd/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  ssd/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.258    ssd/cd/counter_reg[0]
    SLICE_X63Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.838 r  ssd/cd/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.838    ssd/cd/counter_reg[0]_i_13__0_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  ssd/cd/counter_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.952    ssd/cd/counter_reg[0]_i_6__0_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  ssd/cd/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.066    ssd/cd/counter_reg[0]_i_14__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  ssd/cd/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    ssd/cd/counter_reg[0]_i_10__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  ssd/cd/counter_reg[0]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.294    ssd/cd/counter_reg[0]_i_5__0_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.516 f  ssd/cd/counter_reg[0]_i_11__0/O[0]
                         net (fo=1, routed)           0.455     7.971    ssd/cd/counter_reg[0]_i_11__0_n_7
    SLICE_X64Y17         LUT4 (Prop_lut4_I1_O)        0.299     8.270 f  ssd/cd/counter[0]_i_12__0/O
                         net (fo=1, routed)           0.591     8.861    ssd/cd/counter[0]_i_12__0_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.985 f  ssd/cd/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.452     9.437    ssd/cd/counter[0]_i_3__0_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.561 r  ssd/cd/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.975    10.537    ssd/cd/counter[0]_i_1__0_n_0
    SLICE_X62Y21         FDRE                                         r  ssd/cd/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.507    14.848    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  ssd/cd/counter_reg[25]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    ssd/cd/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 2.261ns (41.992%)  route 3.123ns (58.008%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.631     5.152    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  ssd/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  ssd/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.258    ssd/cd/counter_reg[0]
    SLICE_X63Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.838 r  ssd/cd/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.838    ssd/cd/counter_reg[0]_i_13__0_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  ssd/cd/counter_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.952    ssd/cd/counter_reg[0]_i_6__0_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  ssd/cd/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.066    ssd/cd/counter_reg[0]_i_14__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  ssd/cd/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    ssd/cd/counter_reg[0]_i_10__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  ssd/cd/counter_reg[0]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.294    ssd/cd/counter_reg[0]_i_5__0_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.516 f  ssd/cd/counter_reg[0]_i_11__0/O[0]
                         net (fo=1, routed)           0.455     7.971    ssd/cd/counter_reg[0]_i_11__0_n_7
    SLICE_X64Y17         LUT4 (Prop_lut4_I1_O)        0.299     8.270 f  ssd/cd/counter[0]_i_12__0/O
                         net (fo=1, routed)           0.591     8.861    ssd/cd/counter[0]_i_12__0_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.985 f  ssd/cd/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.452     9.437    ssd/cd/counter[0]_i_3__0_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.561 r  ssd/cd/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.975    10.537    ssd/cd/counter[0]_i_1__0_n_0
    SLICE_X62Y21         FDRE                                         r  ssd/cd/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.507    14.848    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  ssd/cd/counter_reg[26]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    ssd/cd/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 2.261ns (42.789%)  route 3.023ns (57.211%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.631     5.152    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  ssd/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  ssd/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.258    ssd/cd/counter_reg[0]
    SLICE_X63Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.838 r  ssd/cd/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.838    ssd/cd/counter_reg[0]_i_13__0_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  ssd/cd/counter_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.952    ssd/cd/counter_reg[0]_i_6__0_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  ssd/cd/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.066    ssd/cd/counter_reg[0]_i_14__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  ssd/cd/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    ssd/cd/counter_reg[0]_i_10__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  ssd/cd/counter_reg[0]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.294    ssd/cd/counter_reg[0]_i_5__0_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.516 f  ssd/cd/counter_reg[0]_i_11__0/O[0]
                         net (fo=1, routed)           0.455     7.971    ssd/cd/counter_reg[0]_i_11__0_n_7
    SLICE_X64Y17         LUT4 (Prop_lut4_I1_O)        0.299     8.270 f  ssd/cd/counter[0]_i_12__0/O
                         net (fo=1, routed)           0.591     8.861    ssd/cd/counter[0]_i_12__0_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.985 f  ssd/cd/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.452     9.437    ssd/cd/counter[0]_i_3__0_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.561 r  ssd/cd/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.875    10.436    ssd/cd/counter[0]_i_1__0_n_0
    SLICE_X62Y19         FDRE                                         r  ssd/cd/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.508    14.849    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  ssd/cd/counter_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    ssd/cd/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 2.261ns (42.789%)  route 3.023ns (57.211%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.631     5.152    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  ssd/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  ssd/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.258    ssd/cd/counter_reg[0]
    SLICE_X63Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.838 r  ssd/cd/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.838    ssd/cd/counter_reg[0]_i_13__0_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  ssd/cd/counter_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.952    ssd/cd/counter_reg[0]_i_6__0_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  ssd/cd/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.066    ssd/cd/counter_reg[0]_i_14__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  ssd/cd/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    ssd/cd/counter_reg[0]_i_10__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  ssd/cd/counter_reg[0]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.294    ssd/cd/counter_reg[0]_i_5__0_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.516 f  ssd/cd/counter_reg[0]_i_11__0/O[0]
                         net (fo=1, routed)           0.455     7.971    ssd/cd/counter_reg[0]_i_11__0_n_7
    SLICE_X64Y17         LUT4 (Prop_lut4_I1_O)        0.299     8.270 f  ssd/cd/counter[0]_i_12__0/O
                         net (fo=1, routed)           0.591     8.861    ssd/cd/counter[0]_i_12__0_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.985 f  ssd/cd/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.452     9.437    ssd/cd/counter[0]_i_3__0_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.561 r  ssd/cd/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.875    10.436    ssd/cd/counter[0]_i_1__0_n_0
    SLICE_X62Y19         FDRE                                         r  ssd/cd/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.508    14.849    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  ssd/cd/counter_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    ssd/cd/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 2.261ns (42.789%)  route 3.023ns (57.211%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.631     5.152    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  ssd/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  ssd/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.258    ssd/cd/counter_reg[0]
    SLICE_X63Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.838 r  ssd/cd/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.838    ssd/cd/counter_reg[0]_i_13__0_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  ssd/cd/counter_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.952    ssd/cd/counter_reg[0]_i_6__0_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  ssd/cd/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.066    ssd/cd/counter_reg[0]_i_14__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  ssd/cd/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    ssd/cd/counter_reg[0]_i_10__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  ssd/cd/counter_reg[0]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.294    ssd/cd/counter_reg[0]_i_5__0_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.516 f  ssd/cd/counter_reg[0]_i_11__0/O[0]
                         net (fo=1, routed)           0.455     7.971    ssd/cd/counter_reg[0]_i_11__0_n_7
    SLICE_X64Y17         LUT4 (Prop_lut4_I1_O)        0.299     8.270 f  ssd/cd/counter[0]_i_12__0/O
                         net (fo=1, routed)           0.591     8.861    ssd/cd/counter[0]_i_12__0_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.985 f  ssd/cd/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.452     9.437    ssd/cd/counter[0]_i_3__0_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.561 r  ssd/cd/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.875    10.436    ssd/cd/counter[0]_i_1__0_n_0
    SLICE_X62Y19         FDRE                                         r  ssd/cd/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.508    14.849    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  ssd/cd/counter_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    ssd/cd/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 2.261ns (42.789%)  route 3.023ns (57.211%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.631     5.152    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  ssd/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  ssd/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.258    ssd/cd/counter_reg[0]
    SLICE_X63Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.838 r  ssd/cd/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.838    ssd/cd/counter_reg[0]_i_13__0_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  ssd/cd/counter_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.952    ssd/cd/counter_reg[0]_i_6__0_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  ssd/cd/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.066    ssd/cd/counter_reg[0]_i_14__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  ssd/cd/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    ssd/cd/counter_reg[0]_i_10__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  ssd/cd/counter_reg[0]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.294    ssd/cd/counter_reg[0]_i_5__0_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.516 f  ssd/cd/counter_reg[0]_i_11__0/O[0]
                         net (fo=1, routed)           0.455     7.971    ssd/cd/counter_reg[0]_i_11__0_n_7
    SLICE_X64Y17         LUT4 (Prop_lut4_I1_O)        0.299     8.270 f  ssd/cd/counter[0]_i_12__0/O
                         net (fo=1, routed)           0.591     8.861    ssd/cd/counter[0]_i_12__0_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.985 f  ssd/cd/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.452     9.437    ssd/cd/counter[0]_i_3__0_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.561 r  ssd/cd/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.875    10.436    ssd/cd/counter[0]_i_1__0_n_0
    SLICE_X62Y19         FDRE                                         r  ssd/cd/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.508    14.849    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  ssd/cd/counter_reg[19]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    ssd/cd/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[3]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 0.842ns (15.332%)  route 4.650ns (84.668%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.624     5.145    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  vga/vga_sync_unit/v_count_reg_reg[7]_rep/Q
                         net (fo=108, routed)         1.819     7.383    vga/vga_sync_unit/v_count_reg_reg[7]_rep_n_0
    SLICE_X6Y52          LUT6 (Prop_lut6_I3_O)        0.299     7.682 r  vga/vga_sync_unit/v_count_reg[9]_i_4/O
                         net (fo=24, routed)          2.263     9.944    vga/vga_sync_unit/v_count_reg[9]_i_4_n_0
    SLICE_X14Y48         LUT5 (Prop_lut5_I2_O)        0.124    10.068 r  vga/vga_sync_unit/v_count_reg[3]_rep__2_i_1/O
                         net (fo=1, routed)           0.568    10.637    vga/vga_sync_unit/v_count_reg[3]_rep__2_i_1_n_0
    SLICE_X14Y48         FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[3]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.451    14.792    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[3]_rep__2/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)       -0.045    14.892    vga/vga_sync_unit/v_count_reg_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.256ns  (required time - arrival time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[3]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[6]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 1.002ns (18.013%)  route 4.561ns (81.987%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.636     5.157    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[3]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.518     5.675 f  vga/vga_sync_unit/v_count_reg_reg[3]_rep__4/Q
                         net (fo=110, routed)         2.640     8.316    vga/vga_sync_unit/v_count_reg_reg[3]_rep__4_n_0
    SLICE_X6Y58          LUT2 (Prop_lut2_I1_O)        0.153     8.469 r  vga/vga_sync_unit/v_count_reg[6]_i_2/O
                         net (fo=8, routed)           1.352     9.821    vga/vga_sync_unit/v_count_reg[6]_i_2_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I1_O)        0.331    10.152 r  vga/vga_sync_unit/v_count_reg[6]_rep__1_i_1/O
                         net (fo=1, routed)           0.568    10.720    vga/vga_sync_unit/v_count_reg[6]_rep__1_i_1_n_0
    SLICE_X6Y53          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.507    14.848    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]_rep__1/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X6Y53          FDRE (Setup_fdre_C_D)       -0.016    14.976    vga/vga_sync_unit/v_count_reg_reg[6]_rep__1
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  4.256    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 ssd/cd/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/cd/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 2.261ns (43.100%)  route 2.985ns (56.900%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.631     5.152    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  ssd/cd/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  ssd/cd/counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.258    ssd/cd/counter_reg[0]
    SLICE_X63Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.838 r  ssd/cd/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.838    ssd/cd/counter_reg[0]_i_13__0_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.952 r  ssd/cd/counter_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     6.952    ssd/cd/counter_reg[0]_i_6__0_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  ssd/cd/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.066    ssd/cd/counter_reg[0]_i_14__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  ssd/cd/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.180    ssd/cd/counter_reg[0]_i_10__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  ssd/cd/counter_reg[0]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     7.294    ssd/cd/counter_reg[0]_i_5__0_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.516 f  ssd/cd/counter_reg[0]_i_11__0/O[0]
                         net (fo=1, routed)           0.455     7.971    ssd/cd/counter_reg[0]_i_11__0_n_7
    SLICE_X64Y17         LUT4 (Prop_lut4_I1_O)        0.299     8.270 f  ssd/cd/counter[0]_i_12__0/O
                         net (fo=1, routed)           0.591     8.861    ssd/cd/counter[0]_i_12__0_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I4_O)        0.124     8.985 f  ssd/cd/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.452     9.437    ssd/cd/counter[0]_i_3__0_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.561 r  ssd/cd/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.837    10.398    ssd/cd/counter[0]_i_1__0_n_0
    SLICE_X62Y20         FDRE                                         r  ssd/cd/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.508    14.849    ssd/cd/CLOCK_100_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  ssd/cd/counter_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    ssd/cd/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  4.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.401%)  route 0.082ns (30.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.592     1.475    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga/vga_sync_unit/v_count_reg_reg[7]_rep__0/Q
                         net (fo=107, routed)         0.082     1.698    vga/vga_sync_unit/v_count_reg_reg[7]_rep__0_n_0
    SLICE_X6Y50          LUT5 (Prop_lut5_I2_O)        0.045     1.743 r  vga/vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.743    vga/vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.863     1.990    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121     1.609    vga/vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.209ns (37.973%)  route 0.341ns (62.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.594     1.477    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  vga/vga_sync_unit/v_count_reg_reg[4]_rep/Q
                         net (fo=114, routed)         0.341     1.983    vga/vga_sync_unit/v_count_reg_reg[4]_rep_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I4_O)        0.045     2.028 r  vga/vga_sync_unit/v_count_reg[6]_rep_i_1/O
                         net (fo=1, routed)           0.000     2.028    vga/vga_sync_unit/v_count_reg[6]_rep_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.863     1.990    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]_rep/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121     1.867    vga/vga_sync_unit/v_count_reg_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.567     1.450    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X13Y48         FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  vga/vga_sync_unit/v_count_reg_reg[1]_rep__0/Q
                         net (fo=124, routed)         0.111     1.703    vga/vga_sync_unit/v_count_reg_reg[1]_rep__0_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.748 r  vga/vga_sync_unit/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.748    vga/vga_sync_unit/v_count_reg[0]_i_1_n_0
    SLICE_X12Y48         FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.837     1.964    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X12Y48         FDRE (Hold_fdre_C_D)         0.120     1.583    vga/vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[6]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.246ns (44.456%)  route 0.307ns (55.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.594     1.477    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.148     1.625 r  vga/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=126, routed)         0.307     1.932    vga/vga_sync_unit/y[5]
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.098     2.030 r  vga/vga_sync_unit/v_count_reg[6]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     2.030    vga/vga_sync_unit/v_count_reg[6]_rep__0_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.863     1.990    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[6]_rep__0/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.120     1.866    vga/vga_sync_unit/v_count_reg_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 get_tx/shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.581     1.464    get_tx/CLOCK_100_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  get_tx/shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  get_tx/shift_reg[6]/Q
                         net (fo=1, routed)           0.053     1.646    tx_con/shift_reg[7][4]
    SLICE_X61Y24         LUT5 (Prop_lut5_I3_O)        0.099     1.745 r  tx_con/shift[5]_i_1/O
                         net (fo=1, routed)           0.000     1.745    get_tx/D[4]
    SLICE_X61Y24         FDRE                                         r  get_tx/shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.848     1.975    get_tx/CLOCK_100_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  get_tx/shift_reg[5]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y24         FDRE (Hold_fdre_C_D)         0.092     1.556    get_tx/shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.849%)  route 0.329ns (61.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.592     1.475    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  vga/vga_sync_unit/v_count_reg_reg[3]_rep__1/Q
                         net (fo=110, routed)         0.213     1.852    vga/vga_sync_unit/v_count_reg_reg[3]_rep__1_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I3_O)        0.045     1.897 r  vga/vga_sync_unit/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.116     2.013    vga/vga_sync_unit/v_count_reg[5]_i_1_n_0
    SLICE_X6Y49          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.865     1.992    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.060     1.808    vga/vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 keycodev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.840%)  route 0.156ns (45.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.585     1.468    CLOCK_100_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  keycodev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  keycodev_reg[3]/Q
                         net (fo=9, routed)           0.156     1.765    tx_con/Q[3]
    SLICE_X61Y27         LUT3 (Prop_lut3_I0_O)        0.048     1.813 r  tx_con/pbuf[6]_i_1/O
                         net (fo=1, routed)           0.000     1.813    tx_con/O[6]
    SLICE_X61Y27         FDRE                                         r  tx_con/pbuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.851     1.978    tx_con/CLOCK_100_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  tx_con/pbuf_reg[6]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.107     1.607    tx_con/pbuf_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 keycodev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.443%)  route 0.156ns (45.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.585     1.468    CLOCK_100_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  keycodev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  keycodev_reg[3]/Q
                         net (fo=9, routed)           0.156     1.765    tx_con/Q[3]
    SLICE_X61Y27         LUT3 (Prop_lut3_I2_O)        0.045     1.810 r  tx_con/pbuf[4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    tx_con/O[4]
    SLICE_X61Y27         FDRE                                         r  tx_con/pbuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.851     1.978    tx_con/CLOCK_100_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  tx_con/pbuf_reg[4]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.091     1.591    tx_con/pbuf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 keycodev_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.192ns (56.797%)  route 0.146ns (43.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.582     1.465    CLOCK_100_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  keycodev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  keycodev_reg[5]/Q
                         net (fo=9, routed)           0.146     1.752    tx_con/Q[5]
    SLICE_X61Y25         LUT4 (Prop_lut4_I3_O)        0.051     1.803 r  tx_con/pbuf[9]_i_1/O
                         net (fo=1, routed)           0.000     1.803    tx_con/O[9]
    SLICE_X61Y25         FDRE                                         r  tx_con/pbuf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.848     1.975    tx_con/CLOCK_100_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  tx_con/pbuf_reg[9]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.107     1.584    tx_con/pbuf_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.626%)  route 0.148ns (44.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.594     1.477    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X0Y52          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vga/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.148     1.767    vga/vga_sync_unit/x[9]
    SLICE_X1Y51          LUT6 (Prop_lut6_I1_O)        0.045     1.812 r  vga/vga_sync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.812    vga/vga_sync_unit/hsync_next
    SLICE_X1Y51          FDRE                                         r  vga/vga_sync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.864     1.992    vga/vga_sync_unit/CLOCK_100_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  vga/vga_sync_unit/hsync_reg_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.092     1.585    vga/vga_sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLOCK_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   CLK50MHZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_dvvv/clkDiv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y35   clk_dvvv/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   ssd/cd/clkDiv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15   ssd/cd/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y51    vga/vga_sync_unit/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y51    vga/vga_sync_unit/h_count_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y52    vga/vga_sync_unit/h_count_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y52    vga/vga_sync_unit/h_count_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_dvvv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41   clk_dvvv/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41   clk_dvvv/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41   clk_dvvv/counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_dvvv/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   ssd/cd/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   ssd/cd/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y38   clk_dvvv/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   clk_dvvv/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   ssd/cd/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   ssd/cd/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   clk_dvvv/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   clk_dvvv/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   ssd/cd/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   ssd/cd/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   clk_dvvv/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y35   clk_dvvv/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   ssd/cd/counter_reg[1]/C



