-- generated by newgenasym Fri Aug 17 11:47:06 2018

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity fp3p7_765_7_01 is
    port (    
	\in\:      INOUT  STD_LOGIC;    
	\out\:     INOUT  STD_LOGIC);
end fp3p7_765_7_01;
