
----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore test ...

INFO:EDK:1467 - Generic parameter C_BASEADDR/C_HIGHADDR will not be used since
   user does not have any register space ...

----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore test ...

INFO:EDK:1467 - Generic parameter C_BASEADDR/C_HIGHADDR will not be used since
   user does not have any register space ...

----------------------------------------------------------------------------
--                            File Generation                             --
----------------------------------------------------------------------------
Creating HDL source directory ...
Generating top peripheral VHDL template ...
Generating stub user logic VHDL template ...
HDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_
a/hdl/vhdl/control_state_machine.vhd" in Library axi_slave_burst_v1_00_a.
Entity <control_state_machine> compiled.
Entity <control_state_machine> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_
a/hdl/vhdl/read_data_path.vhd" in Library axi_slave_burst_v1_00_a.
Entity <read_data_path> compiled.
Entity <read_data_path> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_
a/hdl/vhdl/addr_gen.vhd" in Library axi_slave_burst_v1_00_a.
Entity <addr_gen> compiled.
Entity <addr_gen> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_
a/hdl/vhdl/address_decode.vhd" in Library axi_slave_burst_v1_00_a.
Entity <address_decode> compiled.
Entity <address_decode> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_
a/hdl/vhdl/axi_slave_burst.vhd" in Library axi_slave_burst_v1_00_a.
Entity <axi_slave_burst> compiled.
Entity <axi_slave_burst> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/work/lprs2/2013_2014/Resene_vezbe/lab45_2/basic_system/pcores/test_v1_00_a/d
ata/../hdl/vhdl/user_logic.vhd" in Library test_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"D:/work/lprs2/2013_2014/Resene_vezbe/lab45_2/basic_system/pcores/test_v1_00_a/d
ata/../hdl/vhdl/test.vhd" in Library test_v1_00_a.
Entity <test> compiled.
Entity <test> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = test
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3588 - Unable to delete temporary XST project file
   D:\work\lprs2\2013_2014\Resene_vezbe\lab45_2\basic_system\pcores\test_v1_00_a
   \data\_test_xst.prj : 13
XPS interface files successfully generated ...
Creating development directory ...
Generating command option file ...
Generating readme file ...
Development misc files successfully generated ...
No ProjNavigator support files will be generated at this time ...
No XST synthesis support files will be generated at this time ...
No BFM simulation files will be generated at this time ...
No software driver files will be generated at this time ...

----------------------------------------------------------------------------
--                              Final Report                              --
----------------------------------------------------------------------------
Thank you for using Create and Import Peripheral Wizard! Please find your
peripheral hardware templates under
D:\work\lprs2\2013_2014\Resene_vezbe\lab45_2\basic_system/pcores/test_v1_00_a.

Peripheral Summary:

  top name       : test
  version        : 1.00.a
  type           : AXI4 slave
  features       : slave attachment
                   user address ranges

Address Block Summary:

  user memory 0  : C_S_AXI_MEM0_BASEADDR
                 : C_S_AXI_MEM0_HIGHADDR

File Summary

  - HDL source -
D:\work\lprs2\2013_2014\Resene_vezbe\lab45_2\basic_system/pcores/test_v1_00_a/hd
l
  top entity     : vhdl/test.vhd
  user logic     : vhdl/user_logic.vhd

  - XPS interface -
D:\work\lprs2\2013_2014\Resene_vezbe\lab45_2\basic_system/pcores/test_v1_00_a/da
ta
  mpd            : test_v2_1_0.mpd
  pao            : test_v2_1_0.pao

  - Misc file -
D:\work\lprs2\2013_2014\Resene_vezbe\lab45_2\basic_system/pcores/test_v1_00_a/de
vl
  help           : README.txt
  option         : ipwiz.opt
  log            : ipwiz.log


