
//-----------------------------------------------------------------
// System Generator version 13.4 VERILOG source file.
//
// Copyright(C) 2011 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2011 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------
module xlaxi_rst_gen (aclk, i_aresetn, ce, o_aresetn);
   parameter has_aresetn = -1;
   input aclk, i_aresetn, ce;
   output o_aresetn;
   reg reset_gen1 = 1'b0;
   reg reset_gen_d1 = 1'b0;
   reg reset_gen_d2 = 1'b0;
        always @(posedge aclk)
        begin
                        reset_gen1 <= 1'b1;
                        reset_gen_d1 <= reset_gen1;
                        reset_gen_d2 <= reset_gen_d1;
        end
  if(has_aresetn == 0)
        assign o_aresetn = reset_gen_d2;
  else
    assign o_aresetn = ~((~i_aresetn) & ce);
endmodule
