{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527672140032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527672140038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 16:22:19 2018 " "Processing started: Wed May 30 16:22:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527672140038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1527672140038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS_Computer_simplified -c system " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS_Computer_simplified -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1527672140039 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_7_1200mv_85c_slow.vo D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Final ever/simulation/modelsim/ simulation " "Generated file system_7_1200mv_85c_slow.vo in folder \"D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Final ever/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527672142265 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_7_1200mv_0c_slow.vo D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Final ever/simulation/modelsim/ simulation " "Generated file system_7_1200mv_0c_slow.vo in folder \"D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Final ever/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527672143067 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_min_1200mv_0c_fast.vo D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Final ever/simulation/modelsim/ simulation " "Generated file system_min_1200mv_0c_fast.vo in folder \"D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Final ever/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527672143897 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system.vo D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Final ever/simulation/modelsim/ simulation " "Generated file system.vo in folder \"D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Final ever/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527672144708 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_7_1200mv_85c_v_slow.sdo D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Final ever/simulation/modelsim/ simulation " "Generated file system_7_1200mv_85c_v_slow.sdo in folder \"D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Final ever/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527672145575 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_7_1200mv_0c_v_slow.sdo D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Final ever/simulation/modelsim/ simulation " "Generated file system_7_1200mv_0c_v_slow.sdo in folder \"D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Final ever/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527672146338 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_min_1200mv_0c_v_fast.sdo D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Final ever/simulation/modelsim/ simulation " "Generated file system_min_1200mv_0c_v_fast.sdo in folder \"D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Final ever/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527672147082 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_v.sdo D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Final ever/simulation/modelsim/ simulation " "Generated file system_v.sdo in folder \"D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Final ever/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527672147891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "687 " "Peak virtual memory: 687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527672148162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 30 16:22:28 2018 " "Processing ended: Wed May 30 16:22:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527672148162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527672148162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527672148162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1527672148162 ""}
