// Seed: 558721965
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  assign module_1.id_3 = 0;
  output wire id_1;
  logic [7:0]
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27;
  wire id_28;
  always id_22[1 :-1] <= -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd29
) (
    input tri1 id_0,
    input wand id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    output wor id_5,
    input tri id_6
);
  assign id_5 = 1;
  genvar _id_8;
  wire [-1 : id_8] id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
