Active-HDL 9.2.2499.sp1.36.4586  2020-12-23 03:30:41

Elaboration top modules:
Architecture                  TB_ARCHITECTURE(dual_port_ram_tb)


------------------------------------------------------------------------------------------------------------
Entity           | Architecture    | Library | Info | Compiler Version                | Compilation Options
------------------------------------------------------------------------------------------------------------
dual_port_ram_tb | TB_ARCHITECTURE | Bram    |      | 9.2.2499.sp1.36.4586  (Windows) | -O3
dual_port_ram    | behavioral      | bram    |      | 9.2.2499.sp1.36.4586  (Windows) | -O3
------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------
VHDL Package                       | Library | Info | Compiler Version                | Compilation Options
------------------------------------------------------------------------------------------------------------
standard                           | std     |      |                                 | <unavailable>
TEXTIO                             | std     |      | 9.2.2499.sp1.36.4586  (Windows) |  -2008
std_logic_1164                     | ieee    |      | 9.2.2499.sp1.36.4586  (Windows) |  -2008
std_logic_arith                    | ieee    |      | 9.2.2499.sp1.36.4586  (Windows) | 
STD_LOGIC_UNSIGNED                 | ieee    |      | 9.2.2499.sp1.36.4586  (Windows) | 
------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------
Library                            | Comment
------------------------------------------------------------------------------------------------------------
Bram                               | None
ieee                               | Standard IEEE packages library
std                                | Standard VHDL library
------------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +w_nets +accb +accr +access +r +access +r+w dual_port_ram_tb TB_ARCHITECTURE

