// Seed: 2860191596
`define pp_5 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    output logic id_3,
    input id_4
);
  type_8(
      1'b0, id_1, !1'b0, 1, 1'b0, 1
  );
  logic id_5;
  assign id_2 = 1;
endmodule
