INFO: Loaded existing device file 'F:\Learning\PCB\PCB - thay Toa\PCB_class\Send_to_Students\Exercise2_TEGOINC_Helios_test\Layout\devices.dml'
INFO: Finished loading SigNoise device libraries
INFO: Loaded existing interconnect file 'F:\Learning\PCB\PCB - thay Toa\PCB_class\Send_to_Students\Exercise2_TEGOINC_Helios_test\Layout\interconn.iml'
INFO: Loaded existing interconnect file 'C:\Cadence\SPB_16.6\share\pcb\signal\cds_interconn.iml'
INFO: Finished loading SigNoise interconnect libraries
