// Seed: 1109112683
`timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output reg   id_1
);
  always begin
    id_1 <= 1;
  end
  assign id_0 = 1;
endmodule
