///Register `RISC_SECCFGR2` reader
pub type R = crate::R<RISC_SECCFGR2rs>;
///Register `RISC_SECCFGR2` writer
pub type W = crate::W<RISC_SECCFGR2rs>;
///Field `SEC64` reader - security configuration for peripheral 64
pub type SEC64_R = crate::BitReader;
///Field `SEC64` writer - security configuration for peripheral 64
pub type SEC64_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC65` reader - security configuration for peripheral 65
pub type SEC65_R = crate::BitReader;
///Field `SEC65` writer - security configuration for peripheral 65
pub type SEC65_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC66` reader - security configuration for peripheral 66
pub type SEC66_R = crate::BitReader;
///Field `SEC66` writer - security configuration for peripheral 66
pub type SEC66_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC67` reader - security configuration for peripheral 67
pub type SEC67_R = crate::BitReader;
///Field `SEC67` writer - security configuration for peripheral 67
pub type SEC67_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC68` reader - security configuration for peripheral 68
pub type SEC68_R = crate::BitReader;
///Field `SEC68` writer - security configuration for peripheral 68
pub type SEC68_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC69` reader - security configuration for peripheral 69
pub type SEC69_R = crate::BitReader;
///Field `SEC69` writer - security configuration for peripheral 69
pub type SEC69_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC70` reader - security configuration for peripheral 70
pub type SEC70_R = crate::BitReader;
///Field `SEC70` writer - security configuration for peripheral 70
pub type SEC70_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC71` reader - security configuration for peripheral 71
pub type SEC71_R = crate::BitReader;
///Field `SEC71` writer - security configuration for peripheral 71
pub type SEC71_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC72` reader - security configuration for peripheral 72
pub type SEC72_R = crate::BitReader;
///Field `SEC72` writer - security configuration for peripheral 72
pub type SEC72_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC73` reader - security configuration for peripheral 73
pub type SEC73_R = crate::BitReader;
///Field `SEC73` writer - security configuration for peripheral 73
pub type SEC73_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC74` reader - security configuration for peripheral 74
pub type SEC74_R = crate::BitReader;
///Field `SEC74` writer - security configuration for peripheral 74
pub type SEC74_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC75` reader - security configuration for peripheral 75
pub type SEC75_R = crate::BitReader;
///Field `SEC75` writer - security configuration for peripheral 75
pub type SEC75_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC76` reader - security configuration for peripheral 76
pub type SEC76_R = crate::BitReader;
///Field `SEC76` writer - security configuration for peripheral 76
pub type SEC76_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC77` reader - security configuration for peripheral 77
pub type SEC77_R = crate::BitReader;
///Field `SEC77` writer - security configuration for peripheral 77
pub type SEC77_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC78` reader - security configuration for peripheral 78
pub type SEC78_R = crate::BitReader;
///Field `SEC78` writer - security configuration for peripheral 78
pub type SEC78_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC79` reader - security configuration for peripheral 79
pub type SEC79_R = crate::BitReader;
///Field `SEC79` writer - security configuration for peripheral 79
pub type SEC79_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC80` reader - security configuration for peripheral 80
pub type SEC80_R = crate::BitReader;
///Field `SEC80` writer - security configuration for peripheral 80
pub type SEC80_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC81` reader - security configuration for peripheral 81
pub type SEC81_R = crate::BitReader;
///Field `SEC81` writer - security configuration for peripheral 81
pub type SEC81_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC82` reader - security configuration for peripheral 82
pub type SEC82_R = crate::BitReader;
///Field `SEC82` writer - security configuration for peripheral 82
pub type SEC82_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC83` reader - security configuration for peripheral 83
pub type SEC83_R = crate::BitReader;
///Field `SEC83` writer - security configuration for peripheral 83
pub type SEC83_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC84` reader - security configuration for peripheral 84
pub type SEC84_R = crate::BitReader;
///Field `SEC84` writer - security configuration for peripheral 84
pub type SEC84_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC85` reader - security configuration for peripheral 85
pub type SEC85_R = crate::BitReader;
///Field `SEC85` writer - security configuration for peripheral 85
pub type SEC85_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC86` reader - security configuration for peripheral 86
pub type SEC86_R = crate::BitReader;
///Field `SEC86` writer - security configuration for peripheral 86
pub type SEC86_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC87` reader - security configuration for peripheral 87
pub type SEC87_R = crate::BitReader;
///Field `SEC87` writer - security configuration for peripheral 87
pub type SEC87_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC88` reader - security configuration for peripheral 88
pub type SEC88_R = crate::BitReader;
///Field `SEC88` writer - security configuration for peripheral 88
pub type SEC88_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC89` reader - security configuration for peripheral 89
pub type SEC89_R = crate::BitReader;
///Field `SEC89` writer - security configuration for peripheral 89
pub type SEC89_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC90` reader - security configuration for peripheral 90
pub type SEC90_R = crate::BitReader;
///Field `SEC90` writer - security configuration for peripheral 90
pub type SEC90_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC91` reader - security configuration for peripheral 91
pub type SEC91_R = crate::BitReader;
///Field `SEC91` writer - security configuration for peripheral 91
pub type SEC91_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC92` reader - security configuration for peripheral 92
pub type SEC92_R = crate::BitReader;
///Field `SEC92` writer - security configuration for peripheral 92
pub type SEC92_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC93` reader - security configuration for peripheral 93
pub type SEC93_R = crate::BitReader;
///Field `SEC93` writer - security configuration for peripheral 93
pub type SEC93_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC94` reader - security configuration for peripheral 94
pub type SEC94_R = crate::BitReader;
///Field `SEC94` writer - security configuration for peripheral 94
pub type SEC94_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SEC95` reader - security configuration for peripheral 95
pub type SEC95_R = crate::BitReader;
///Field `SEC95` writer - security configuration for peripheral 95
pub type SEC95_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - security configuration for peripheral 64
    #[inline(always)]
    pub fn sec64(&self) -> SEC64_R {
        SEC64_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - security configuration for peripheral 65
    #[inline(always)]
    pub fn sec65(&self) -> SEC65_R {
        SEC65_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - security configuration for peripheral 66
    #[inline(always)]
    pub fn sec66(&self) -> SEC66_R {
        SEC66_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - security configuration for peripheral 67
    #[inline(always)]
    pub fn sec67(&self) -> SEC67_R {
        SEC67_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - security configuration for peripheral 68
    #[inline(always)]
    pub fn sec68(&self) -> SEC68_R {
        SEC68_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - security configuration for peripheral 69
    #[inline(always)]
    pub fn sec69(&self) -> SEC69_R {
        SEC69_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - security configuration for peripheral 70
    #[inline(always)]
    pub fn sec70(&self) -> SEC70_R {
        SEC70_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - security configuration for peripheral 71
    #[inline(always)]
    pub fn sec71(&self) -> SEC71_R {
        SEC71_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - security configuration for peripheral 72
    #[inline(always)]
    pub fn sec72(&self) -> SEC72_R {
        SEC72_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - security configuration for peripheral 73
    #[inline(always)]
    pub fn sec73(&self) -> SEC73_R {
        SEC73_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - security configuration for peripheral 74
    #[inline(always)]
    pub fn sec74(&self) -> SEC74_R {
        SEC74_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - security configuration for peripheral 75
    #[inline(always)]
    pub fn sec75(&self) -> SEC75_R {
        SEC75_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - security configuration for peripheral 76
    #[inline(always)]
    pub fn sec76(&self) -> SEC76_R {
        SEC76_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - security configuration for peripheral 77
    #[inline(always)]
    pub fn sec77(&self) -> SEC77_R {
        SEC77_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - security configuration for peripheral 78
    #[inline(always)]
    pub fn sec78(&self) -> SEC78_R {
        SEC78_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - security configuration for peripheral 79
    #[inline(always)]
    pub fn sec79(&self) -> SEC79_R {
        SEC79_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - security configuration for peripheral 80
    #[inline(always)]
    pub fn sec80(&self) -> SEC80_R {
        SEC80_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - security configuration for peripheral 81
    #[inline(always)]
    pub fn sec81(&self) -> SEC81_R {
        SEC81_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - security configuration for peripheral 82
    #[inline(always)]
    pub fn sec82(&self) -> SEC82_R {
        SEC82_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - security configuration for peripheral 83
    #[inline(always)]
    pub fn sec83(&self) -> SEC83_R {
        SEC83_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - security configuration for peripheral 84
    #[inline(always)]
    pub fn sec84(&self) -> SEC84_R {
        SEC84_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - security configuration for peripheral 85
    #[inline(always)]
    pub fn sec85(&self) -> SEC85_R {
        SEC85_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - security configuration for peripheral 86
    #[inline(always)]
    pub fn sec86(&self) -> SEC86_R {
        SEC86_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - security configuration for peripheral 87
    #[inline(always)]
    pub fn sec87(&self) -> SEC87_R {
        SEC87_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - security configuration for peripheral 88
    #[inline(always)]
    pub fn sec88(&self) -> SEC88_R {
        SEC88_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - security configuration for peripheral 89
    #[inline(always)]
    pub fn sec89(&self) -> SEC89_R {
        SEC89_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - security configuration for peripheral 90
    #[inline(always)]
    pub fn sec90(&self) -> SEC90_R {
        SEC90_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - security configuration for peripheral 91
    #[inline(always)]
    pub fn sec91(&self) -> SEC91_R {
        SEC91_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - security configuration for peripheral 92
    #[inline(always)]
    pub fn sec92(&self) -> SEC92_R {
        SEC92_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - security configuration for peripheral 93
    #[inline(always)]
    pub fn sec93(&self) -> SEC93_R {
        SEC93_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - security configuration for peripheral 94
    #[inline(always)]
    pub fn sec94(&self) -> SEC94_R {
        SEC94_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - security configuration for peripheral 95
    #[inline(always)]
    pub fn sec95(&self) -> SEC95_R {
        SEC95_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RISC_SECCFGR2")
            .field("sec64", &self.sec64())
            .field("sec65", &self.sec65())
            .field("sec66", &self.sec66())
            .field("sec67", &self.sec67())
            .field("sec68", &self.sec68())
            .field("sec69", &self.sec69())
            .field("sec70", &self.sec70())
            .field("sec71", &self.sec71())
            .field("sec72", &self.sec72())
            .field("sec73", &self.sec73())
            .field("sec74", &self.sec74())
            .field("sec75", &self.sec75())
            .field("sec76", &self.sec76())
            .field("sec77", &self.sec77())
            .field("sec78", &self.sec78())
            .field("sec79", &self.sec79())
            .field("sec80", &self.sec80())
            .field("sec81", &self.sec81())
            .field("sec82", &self.sec82())
            .field("sec83", &self.sec83())
            .field("sec84", &self.sec84())
            .field("sec85", &self.sec85())
            .field("sec86", &self.sec86())
            .field("sec87", &self.sec87())
            .field("sec88", &self.sec88())
            .field("sec89", &self.sec89())
            .field("sec90", &self.sec90())
            .field("sec91", &self.sec91())
            .field("sec92", &self.sec92())
            .field("sec93", &self.sec93())
            .field("sec94", &self.sec94())
            .field("sec95", &self.sec95())
            .finish()
    }
}
impl W {
    ///Bit 0 - security configuration for peripheral 64
    #[inline(always)]
    pub fn sec64(&mut self) -> SEC64_W<RISC_SECCFGR2rs> {
        SEC64_W::new(self, 0)
    }
    ///Bit 1 - security configuration for peripheral 65
    #[inline(always)]
    pub fn sec65(&mut self) -> SEC65_W<RISC_SECCFGR2rs> {
        SEC65_W::new(self, 1)
    }
    ///Bit 2 - security configuration for peripheral 66
    #[inline(always)]
    pub fn sec66(&mut self) -> SEC66_W<RISC_SECCFGR2rs> {
        SEC66_W::new(self, 2)
    }
    ///Bit 3 - security configuration for peripheral 67
    #[inline(always)]
    pub fn sec67(&mut self) -> SEC67_W<RISC_SECCFGR2rs> {
        SEC67_W::new(self, 3)
    }
    ///Bit 4 - security configuration for peripheral 68
    #[inline(always)]
    pub fn sec68(&mut self) -> SEC68_W<RISC_SECCFGR2rs> {
        SEC68_W::new(self, 4)
    }
    ///Bit 5 - security configuration for peripheral 69
    #[inline(always)]
    pub fn sec69(&mut self) -> SEC69_W<RISC_SECCFGR2rs> {
        SEC69_W::new(self, 5)
    }
    ///Bit 6 - security configuration for peripheral 70
    #[inline(always)]
    pub fn sec70(&mut self) -> SEC70_W<RISC_SECCFGR2rs> {
        SEC70_W::new(self, 6)
    }
    ///Bit 7 - security configuration for peripheral 71
    #[inline(always)]
    pub fn sec71(&mut self) -> SEC71_W<RISC_SECCFGR2rs> {
        SEC71_W::new(self, 7)
    }
    ///Bit 8 - security configuration for peripheral 72
    #[inline(always)]
    pub fn sec72(&mut self) -> SEC72_W<RISC_SECCFGR2rs> {
        SEC72_W::new(self, 8)
    }
    ///Bit 9 - security configuration for peripheral 73
    #[inline(always)]
    pub fn sec73(&mut self) -> SEC73_W<RISC_SECCFGR2rs> {
        SEC73_W::new(self, 9)
    }
    ///Bit 10 - security configuration for peripheral 74
    #[inline(always)]
    pub fn sec74(&mut self) -> SEC74_W<RISC_SECCFGR2rs> {
        SEC74_W::new(self, 10)
    }
    ///Bit 11 - security configuration for peripheral 75
    #[inline(always)]
    pub fn sec75(&mut self) -> SEC75_W<RISC_SECCFGR2rs> {
        SEC75_W::new(self, 11)
    }
    ///Bit 12 - security configuration for peripheral 76
    #[inline(always)]
    pub fn sec76(&mut self) -> SEC76_W<RISC_SECCFGR2rs> {
        SEC76_W::new(self, 12)
    }
    ///Bit 13 - security configuration for peripheral 77
    #[inline(always)]
    pub fn sec77(&mut self) -> SEC77_W<RISC_SECCFGR2rs> {
        SEC77_W::new(self, 13)
    }
    ///Bit 14 - security configuration for peripheral 78
    #[inline(always)]
    pub fn sec78(&mut self) -> SEC78_W<RISC_SECCFGR2rs> {
        SEC78_W::new(self, 14)
    }
    ///Bit 15 - security configuration for peripheral 79
    #[inline(always)]
    pub fn sec79(&mut self) -> SEC79_W<RISC_SECCFGR2rs> {
        SEC79_W::new(self, 15)
    }
    ///Bit 16 - security configuration for peripheral 80
    #[inline(always)]
    pub fn sec80(&mut self) -> SEC80_W<RISC_SECCFGR2rs> {
        SEC80_W::new(self, 16)
    }
    ///Bit 17 - security configuration for peripheral 81
    #[inline(always)]
    pub fn sec81(&mut self) -> SEC81_W<RISC_SECCFGR2rs> {
        SEC81_W::new(self, 17)
    }
    ///Bit 18 - security configuration for peripheral 82
    #[inline(always)]
    pub fn sec82(&mut self) -> SEC82_W<RISC_SECCFGR2rs> {
        SEC82_W::new(self, 18)
    }
    ///Bit 19 - security configuration for peripheral 83
    #[inline(always)]
    pub fn sec83(&mut self) -> SEC83_W<RISC_SECCFGR2rs> {
        SEC83_W::new(self, 19)
    }
    ///Bit 20 - security configuration for peripheral 84
    #[inline(always)]
    pub fn sec84(&mut self) -> SEC84_W<RISC_SECCFGR2rs> {
        SEC84_W::new(self, 20)
    }
    ///Bit 21 - security configuration for peripheral 85
    #[inline(always)]
    pub fn sec85(&mut self) -> SEC85_W<RISC_SECCFGR2rs> {
        SEC85_W::new(self, 21)
    }
    ///Bit 22 - security configuration for peripheral 86
    #[inline(always)]
    pub fn sec86(&mut self) -> SEC86_W<RISC_SECCFGR2rs> {
        SEC86_W::new(self, 22)
    }
    ///Bit 23 - security configuration for peripheral 87
    #[inline(always)]
    pub fn sec87(&mut self) -> SEC87_W<RISC_SECCFGR2rs> {
        SEC87_W::new(self, 23)
    }
    ///Bit 24 - security configuration for peripheral 88
    #[inline(always)]
    pub fn sec88(&mut self) -> SEC88_W<RISC_SECCFGR2rs> {
        SEC88_W::new(self, 24)
    }
    ///Bit 25 - security configuration for peripheral 89
    #[inline(always)]
    pub fn sec89(&mut self) -> SEC89_W<RISC_SECCFGR2rs> {
        SEC89_W::new(self, 25)
    }
    ///Bit 26 - security configuration for peripheral 90
    #[inline(always)]
    pub fn sec90(&mut self) -> SEC90_W<RISC_SECCFGR2rs> {
        SEC90_W::new(self, 26)
    }
    ///Bit 27 - security configuration for peripheral 91
    #[inline(always)]
    pub fn sec91(&mut self) -> SEC91_W<RISC_SECCFGR2rs> {
        SEC91_W::new(self, 27)
    }
    ///Bit 28 - security configuration for peripheral 92
    #[inline(always)]
    pub fn sec92(&mut self) -> SEC92_W<RISC_SECCFGR2rs> {
        SEC92_W::new(self, 28)
    }
    ///Bit 29 - security configuration for peripheral 93
    #[inline(always)]
    pub fn sec93(&mut self) -> SEC93_W<RISC_SECCFGR2rs> {
        SEC93_W::new(self, 29)
    }
    ///Bit 30 - security configuration for peripheral 94
    #[inline(always)]
    pub fn sec94(&mut self) -> SEC94_W<RISC_SECCFGR2rs> {
        SEC94_W::new(self, 30)
    }
    ///Bit 31 - security configuration for peripheral 95
    #[inline(always)]
    pub fn sec95(&mut self) -> SEC95_W<RISC_SECCFGR2rs> {
        SEC95_W::new(self, 31)
    }
}
/**RIFSC RISC slave security configuration register 2

You can [`read`](crate::Reg::read) this register and get [`risc_seccfgr2::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`risc_seccfgr2::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32N647.html#RIFSC:RISC_SECCFGR2)*/
pub struct RISC_SECCFGR2rs;
impl crate::RegisterSpec for RISC_SECCFGR2rs {
    type Ux = u32;
}
///`read()` method returns [`risc_seccfgr2::R`](R) reader structure
impl crate::Readable for RISC_SECCFGR2rs {}
///`write(|w| ..)` method takes [`risc_seccfgr2::W`](W) writer structure
impl crate::Writable for RISC_SECCFGR2rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets RISC_SECCFGR2 to value 0
impl crate::Resettable for RISC_SECCFGR2rs {}
