#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Sep  3 20:10:50 2025
# Process ID         : 5998
# Current directory  : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.runs/impl_1
# Command line       : vivado -log fpga.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga.tcl -notrace
# Log file           : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.runs/impl_1/fpga.vdi
# Journal file       : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.runs/impl_1/vivado.jou
# Running On         : lampranthus
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 5 5500U with Radeon Graphics
# CPU Frequency      : 2071.026 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16052 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20347 MB
# Available Virtual  : 16125 MB
#-----------------------------------------------------------
source fpga.tcl -notrace
Command: link_design -top fpga -part xcku035-fbva676-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku035-fbva676-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0.dcp' for cell 'pcie3_ultrascale_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1880.258 ; gain = 0.000 ; free physical = 8091 ; free virtual = 14571
INFO: [Netlist 29-17] Analyzing 920 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/ip_0/synth/pcie3_ultrascale_0_gt.xdc] for cell 'pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/ip_0/synth/pcie3_ultrascale_0_gt.xdc] for cell 'pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_ip_impl.xdc] for cell 'pcie3_ultrascale_inst/inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_ip_impl.xdc] for cell 'pcie3_ultrascale_inst/inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc] for cell 'pcie3_ultrascale_inst/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc:205]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc:213]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc:215]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc:217]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc:218]
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.gen/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0-PCIE_X0Y0.xdc] for cell 'pcie3_ultrascale_inst/inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc:27]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc:132]
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc]
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 68 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2236.020 ; gain = 0.000 ; free physical = 7678 ; free virtual = 14193
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 388 instances were transformed.
  IBUF => IBUF_ANALOG: 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 7 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 107 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 13 instances
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 233 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 11 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

12 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2236.020 ; gain = 801.012 ; free physical = 7678 ; free virtual = 14193
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku035'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2365.277 ; gain = 129.258 ; free physical = 7590 ; free virtual = 14107

Starting Cache Timing Information Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc:27]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1b177dfbb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2546.250 ; gain = 180.973 ; free physical = 7350 ; free virtual = 13878

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b177dfbb

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2898.047 ; gain = 0.000 ; free physical = 7025 ; free virtual = 13552

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b177dfbb

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2898.047 ; gain = 0.000 ; free physical = 7025 ; free virtual = 13552
Phase 1 Initialization | Checksum: 1b177dfbb

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2898.047 ; gain = 0.000 ; free physical = 7025 ; free virtual = 13552

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b177dfbb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2898.047 ; gain = 0.000 ; free physical = 7025 ; free virtual = 13552

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b177dfbb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2898.047 ; gain = 0.000 ; free physical = 7017 ; free virtual = 13545
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b177dfbb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2898.047 ; gain = 0.000 ; free physical = 7017 ; free virtual = 13545

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 11 inverters resulting in an inversion of 50 pins
INFO: [Opt 31-138] Pushed 9 inverter(s) to 310 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1159db6be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2898.047 ; gain = 0.000 ; free physical = 7017 ; free virtual = 13545
Retarget | Checksum: 1159db6be
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 21 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: d5aa76d2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2898.047 ; gain = 0.000 ; free physical = 7017 ; free virtual = 13545
Constant propagation | Checksum: d5aa76d2
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2898.047 ; gain = 0.000 ; free physical = 7017 ; free virtual = 13545
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2898.047 ; gain = 0.000 ; free physical = 7018 ; free virtual = 13546
Phase 5 Sweep | Checksum: 15ad424af

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2898.047 ; gain = 0.000 ; free physical = 7018 ; free virtual = 13546
Sweep | Checksum: 15ad424af
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 831 cells
INFO: [Opt 31-1021] In phase Sweep, 9 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 15ad424af

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2930.062 ; gain = 32.016 ; free physical = 7018 ; free virtual = 13546
BUFG optimization | Checksum: 15ad424af
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 15ad424af

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2930.062 ; gain = 32.016 ; free physical = 7018 ; free virtual = 13546
Shift Register Optimization | Checksum: 15ad424af
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 15ad424af

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2930.062 ; gain = 32.016 ; free physical = 7018 ; free virtual = 13546
Post Processing Netlist | Checksum: 15ad424af
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 167501808

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2930.062 ; gain = 32.016 ; free physical = 7019 ; free virtual = 13547

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2930.062 ; gain = 0.000 ; free physical = 7019 ; free virtual = 13547
Phase 9.2 Verifying Netlist Connectivity | Checksum: 167501808

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2930.062 ; gain = 32.016 ; free physical = 7019 ; free virtual = 13547
Phase 9 Finalization | Checksum: 167501808

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2930.062 ; gain = 32.016 ; free physical = 7019 ; free virtual = 13547
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              21  |                                              3  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |             831  |                                              9  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              8  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 167501808

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2930.062 ; gain = 32.016 ; free physical = 7019 ; free virtual = 13546

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc:27]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 41 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 24 newly gated: 1 Total Ports: 82
Ending PowerOpt Patch Enables Task | Checksum: e9337f22

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5916 ; free virtual = 12626
Ending Power Optimization Task | Checksum: e9337f22

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 4034.324 ; gain = 1104.262 ; free physical = 5916 ; free virtual = 12626

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc:27]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 6bb7b798

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5950 ; free virtual = 12651
Ending Final Cleanup Task | Checksum: 6bb7b798

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5950 ; free virtual = 12651

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5950 ; free virtual = 12651
Ending Netlist Obfuscation Task | Checksum: 6bb7b798

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5950 ; free virtual = 12651
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 4034.324 ; gain = 1798.305 ; free physical = 5950 ; free virtual = 12651
INFO: [Vivado 12-24828] Executing command : report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
Command: report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.runs/impl_1/fpga_drc_opted.rpt.
report_drc completed successfully
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc:27]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5940 ; free virtual = 12646
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5939 ; free virtual = 12646
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5939 ; free virtual = 12646
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5933 ; free virtual = 12644
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5933 ; free virtual = 12644
Wrote Device Cache: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5932 ; free virtual = 12646
Write Physdb Complete: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5932 ; free virtual = 12646
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.runs/impl_1/fpga_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku035'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5926 ; free virtual = 12639
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 62ad4b07

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5926 ; free virtual = 12639
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5926 ; free virtual = 12639

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c57ac90e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5932 ; free virtual = 12645

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15329e26a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5946 ; free virtual = 12661

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15329e26a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5946 ; free virtual = 12661
Phase 1 Placer Initialization | Checksum: 15329e26a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5946 ; free virtual = 12661

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12e359227

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5975 ; free virtual = 12691

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18a47106e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5975 ; free virtual = 12691

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18a47106e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5974 ; free virtual = 12691

Phase 2.4 Global Place Phase1
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.4 Global Place Phase1 | Checksum: 16c693e7c

Time (s): cpu = 00:01:33 ; elapsed = 00:00:36 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5982 ; free virtual = 12704

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1e17429c8

Time (s): cpu = 00:01:36 ; elapsed = 00:00:37 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5981 ; free virtual = 12704

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 38 LUTNM shape to break, 505 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 31, two critical 7, total 38, new lutff created 3
INFO: [Physopt 32-1138] End 1 Pass. Optimized 225 nets or LUTs. Breaked 38 LUTs, combined 187 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 4 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_13. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_10. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_14. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_4. 16 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 64 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5977 ; free virtual = 12701
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5977 ; free virtual = 12701

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           38  |            187  |                   225  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |           64  |              0  |                     4  |           0  |           1  |  00:00:02  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          102  |            187  |                   229  |           0  |           9  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 144b194e4

Time (s): cpu = 00:01:43 ; elapsed = 00:00:42 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5977 ; free virtual = 12701
Phase 2.5 Global Place Phase2 | Checksum: 1e8e6f64a

Time (s): cpu = 00:01:46 ; elapsed = 00:00:43 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5976 ; free virtual = 12701
Phase 2 Global Placement | Checksum: 1e8e6f64a

Time (s): cpu = 00:01:46 ; elapsed = 00:00:43 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5976 ; free virtual = 12701

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dd753ffb

Time (s): cpu = 00:01:49 ; elapsed = 00:00:44 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5972 ; free virtual = 12697

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1542541f3

Time (s): cpu = 00:01:56 ; elapsed = 00:00:46 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5964 ; free virtual = 12689

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1423c89b8

Time (s): cpu = 00:02:11 ; elapsed = 00:00:51 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5958 ; free virtual = 12684

Phase 3.3.2 DP Optimization
Phase 3.3.2 DP Optimization | Checksum: 18f975e89

Time (s): cpu = 00:02:28 ; elapsed = 00:00:56 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5969 ; free virtual = 12694

Phase 3.3.3 Flow Legalize Slice Clusters
Phase 3.3.3 Flow Legalize Slice Clusters | Checksum: 16f049077

Time (s): cpu = 00:02:28 ; elapsed = 00:00:56 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5969 ; free virtual = 12694

Phase 3.3.4 Slice Area Swap

Phase 3.3.4.1 Slice Area Swap Initial
Phase 3.3.4.1 Slice Area Swap Initial | Checksum: 14ac60a2a

Time (s): cpu = 00:02:30 ; elapsed = 00:00:58 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5969 ; free virtual = 12694
Phase 3.3.4 Slice Area Swap | Checksum: 14ac60a2a

Time (s): cpu = 00:02:31 ; elapsed = 00:00:58 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5969 ; free virtual = 12694
Phase 3.3 Small Shape DP | Checksum: 1d5a1a3f2

Time (s): cpu = 00:02:40 ; elapsed = 00:01:00 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5968 ; free virtual = 12693

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1e43bc2bd

Time (s): cpu = 00:02:41 ; elapsed = 00:01:01 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5968 ; free virtual = 12693

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 123ccc56c

Time (s): cpu = 00:02:41 ; elapsed = 00:01:02 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5968 ; free virtual = 12693

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1e4cbd190

Time (s): cpu = 00:03:06 ; elapsed = 00:01:07 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5962 ; free virtual = 12685
Phase 3 Detail Placement | Checksum: 1e4cbd190

Time (s): cpu = 00:03:06 ; elapsed = 00:01:07 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5962 ; free virtual = 12685

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc:27]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20d40072c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.351 | TNS=-2.502 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f02d8820

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.5 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5948 ; free virtual = 12670
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1dbaaff0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.61 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5948 ; free virtual = 12670
Phase 4.1.1.1 BUFG Insertion | Checksum: 20d40072c

Time (s): cpu = 00:03:34 ; elapsed = 00:01:15 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5948 ; free virtual = 12670

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.185. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 166c67156

Time (s): cpu = 00:04:23 ; elapsed = 00:02:02 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5978 ; free virtual = 12694

Time (s): cpu = 00:04:23 ; elapsed = 00:02:02 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5978 ; free virtual = 12694
Phase 4.1 Post Commit Optimization | Checksum: 166c67156

Time (s): cpu = 00:04:24 ; elapsed = 00:02:02 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5978 ; free virtual = 12694
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5976 ; free virtual = 12694

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22ee70e12

Time (s): cpu = 00:04:25 ; elapsed = 00:02:03 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5976 ; free virtual = 12694

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|              16x16|
|___________|___________________|___________________|
|      South|                2x2|              16x16|
|___________|___________________|___________________|
|       East|                4x4|              16x16|
|___________|___________________|___________________|
|       West|                2x2|              16x16|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22ee70e12

Time (s): cpu = 00:04:25 ; elapsed = 00:02:03 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5976 ; free virtual = 12694
Phase 4.3 Placer Reporting | Checksum: 22ee70e12

Time (s): cpu = 00:04:26 ; elapsed = 00:02:03 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5976 ; free virtual = 12694

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5976 ; free virtual = 12694

Time (s): cpu = 00:04:26 ; elapsed = 00:02:03 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5976 ; free virtual = 12694
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 226a7f6ee

Time (s): cpu = 00:04:26 ; elapsed = 00:02:03 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5976 ; free virtual = 12694
Ending Placer Task | Checksum: 20d3efcef

Time (s): cpu = 00:04:26 ; elapsed = 00:02:03 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5976 ; free virtual = 12694
104 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:36 ; elapsed = 00:02:05 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5976 ; free virtual = 12694
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.32 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5967 ; free virtual = 12685
INFO: [Vivado 12-24828] Executing command : report_io -file fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.4 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5978 ; free virtual = 12695
INFO: [Vivado 12-24828] Executing command : report_utilization -file fpga_utilization_placed.rpt -pb fpga_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5965 ; free virtual = 12692
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5935 ; free virtual = 12688
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5935 ; free virtual = 12688
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5935 ; free virtual = 12689
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5927 ; free virtual = 12684
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5927 ; free virtual = 12687
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5927 ; free virtual = 12687
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.runs/impl_1/fpga_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku035'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5909 ; free virtual = 12642
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.086 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5909 ; free virtual = 12642
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5906 ; free virtual = 12647
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5878 ; free virtual = 12653
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5878 ; free virtual = 12653
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5878 ; free virtual = 12653
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5869 ; free virtual = 12648
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5869 ; free virtual = 12651
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5869 ; free virtual = 12651
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.runs/impl_1/fpga_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku035'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8c809bdb ConstDB: 0 ShapeSum: 90967670 RouteDB: f027eaa4
Post Restoration Checksum: NetGraph: 88e9e67b | NumContArr: 241b8108 | Constraints: 83a66743 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1f354c963

Time (s): cpu = 00:02:20 ; elapsed = 00:01:48 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5412 ; free virtual = 12273

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1f354c963

Time (s): cpu = 00:02:20 ; elapsed = 00:01:48 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5436 ; free virtual = 12297

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f354c963

Time (s): cpu = 00:02:21 ; elapsed = 00:01:48 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5439 ; free virtual = 12298

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 21368facc

Time (s): cpu = 00:02:26 ; elapsed = 00:01:50 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5386 ; free virtual = 12241

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 29c800c8c

Time (s): cpu = 00:02:40 ; elapsed = 00:01:53 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5381 ; free virtual = 12237
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.249  | TNS=0.000  | WHS=-0.260 | THS=-38.762|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 31758
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 25925
  Number of Partially Routed Nets     = 5833
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c46f94dc

Time (s): cpu = 00:03:04 ; elapsed = 00:01:59 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5332 ; free virtual = 12189

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1c46f94dc

Time (s): cpu = 00:03:04 ; elapsed = 00:01:59 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5332 ; free virtual = 12189

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1a4c56d5a

Time (s): cpu = 00:03:22 ; elapsed = 00:02:03 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5338 ; free virtual = 12193
Phase 4 Initial Routing | Checksum: 25c5698ba

Time (s): cpu = 00:03:23 ; elapsed = 00:02:03 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5338 ; free virtual = 12193

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6665
 Number of Nodes with overlaps = 495
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-467] Router swapped GT pin pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y0/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y1/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y2/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y3/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie3_ultrascale_inst/inst/pcie3_ultrascale_0_gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTHE3_COMMON_X0Y0/COM2_REFCLKOUT5
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.018  | TNS=0.000  | WHS=0.002  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 1af5ccb2d

Time (s): cpu = 00:05:06 ; elapsed = 00:02:30 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5499 ; free virtual = 12325

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.093  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1f678f724

Time (s): cpu = 00:05:14 ; elapsed = 00:02:32 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5503 ; free virtual = 12330
Phase 5 Rip-up And Reroute | Checksum: 1f678f724

Time (s): cpu = 00:05:14 ; elapsed = 00:02:32 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5503 ; free virtual = 12330

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1f678f724

Time (s): cpu = 00:05:14 ; elapsed = 00:02:33 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5503 ; free virtual = 12330

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1f678f724

Time (s): cpu = 00:05:14 ; elapsed = 00:02:33 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5503 ; free virtual = 12330
Phase 6 Delay and Skew Optimization | Checksum: 1f678f724

Time (s): cpu = 00:05:14 ; elapsed = 00:02:33 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5503 ; free virtual = 12330

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.093  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 20f606150

Time (s): cpu = 00:05:25 ; elapsed = 00:02:35 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5510 ; free virtual = 12336
Phase 7 Post Hold Fix | Checksum: 20f606150

Time (s): cpu = 00:05:25 ; elapsed = 00:02:35 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5510 ; free virtual = 12337

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.17356 %
  Global Horizontal Routing Utilization  = 2.3861 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 23053ea7f

Time (s): cpu = 00:05:28 ; elapsed = 00:02:36 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5512 ; free virtual = 12338

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 23053ea7f

Time (s): cpu = 00:05:28 ; elapsed = 00:02:36 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5511 ; free virtual = 12337

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 23053ea7f

Time (s): cpu = 00:05:33 ; elapsed = 00:02:37 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5518 ; free virtual = 12344

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 23053ea7f

Time (s): cpu = 00:05:33 ; elapsed = 00:02:38 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5518 ; free virtual = 12344

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.093  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 23053ea7f

Time (s): cpu = 00:05:33 ; elapsed = 00:02:38 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5518 ; free virtual = 12344
Total Elapsed time in route_design: 157.61 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1584ae824

Time (s): cpu = 00:05:33 ; elapsed = 00:02:38 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5518 ; free virtual = 12344
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1584ae824

Time (s): cpu = 00:05:34 ; elapsed = 00:02:38 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5518 ; free virtual = 12344

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:34 ; elapsed = 00:02:38 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5518 ; free virtual = 12344
INFO: [Vivado 12-24828] Executing command : report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
Command: report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.runs/impl_1/fpga_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
Command: report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc:27]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.runs/impl_1/fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:55 ; elapsed = 00:00:09 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5502 ; free virtual = 12330
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc:27]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga.xdc:132]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file fpga_route_status.rpt -pb fpga_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Command: report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
156 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5480 ; free virtual = 12325
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file fpga_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:01:54 ; elapsed = 00:00:30 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5473 ; free virtual = 12318
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5467 ; free virtual = 12320
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5360 ; free virtual = 12246
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5360 ; free virtual = 12246
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.41 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5359 ; free virtual = 12253
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5359 ; free virtual = 12256
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5357 ; free virtual = 12257
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4034.324 ; gain = 0.000 ; free physical = 5357 ; free virtual = 12257
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/verilog-pcie-master/example/ExaNIC_X10/fpga/fpga/fpga.runs/impl_1/fpga_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Sep  3 20:17:19 2025...
