{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571304683507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571304683516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 03:31:22 2019 " "Processing started: Thu Oct 17 03:31:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571304683516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1571304683516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TicTacToe -c TicTacToe " "Command: quartus_sta TicTacToe -c TicTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1571304683517 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1571304683741 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1571304685181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1571304685181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571304685252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571304685252 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1571304686056 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TicTacToe.sdc " "Synopsys Design Constraints File file not found: 'TicTacToe.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1571304686223 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1571304686224 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " "create_clock -period 1.000 -name video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571304686248 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571304686248 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " "create_clock -period 1.000 -name video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571304686248 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571304686248 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~2  from: datad  to: combout " "Cell: VGA\|address\[15\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571304686268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datad  to: combout " "Cell: VGA\|address\[15\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571304686268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datae  to: combout " "Cell: VGA\|address\[15\]~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571304686268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~8  from: dataf  to: combout " "Cell: VGA\|address\[15\]~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571304686268 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1571304686268 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1571304686275 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571304686283 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1571304686285 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1571304686299 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571304686611 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571304686611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.331 " "Worst-case setup slack is -18.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304686623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304686623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.331            -263.545 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "  -18.331            -263.545 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304686623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.918          -18181.364 CLOCK_50  " "   -6.918          -18181.364 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304686623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.958             -87.437 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -2.958             -87.437 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304686623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571304686623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.279 " "Worst-case hold slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304686669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304686669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.279               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304686669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 CLOCK_50  " "    0.466               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304686669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.881               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "    0.881               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304686669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571304686669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571304686684 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571304686696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.088 " "Worst-case minimum pulse width slack is -3.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304686711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304686711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.088            -303.699 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "   -3.088            -303.699 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304686711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -10208.229 CLOCK_50  " "   -2.174          -10208.229 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304686711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -20.272 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -0.394             -20.272 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304686711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571304686711 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571304686851 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1571304686900 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1571304689960 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~2  from: datad  to: combout " "Cell: VGA\|address\[15\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571304690285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datad  to: combout " "Cell: VGA\|address\[15\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571304690285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datae  to: combout " "Cell: VGA\|address\[15\]~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571304690285 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~8  from: dataf  to: combout " "Cell: VGA\|address\[15\]~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571304690285 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1571304690285 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571304690291 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571304690387 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571304690387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.961 " "Worst-case setup slack is -17.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304690399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304690399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.961            -258.808 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "  -17.961            -258.808 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304690399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.606          -17244.633 CLOCK_50  " "   -6.606          -17244.633 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304690399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.033             -86.011 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -3.033             -86.011 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304690399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571304690399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.282 " "Worst-case hold slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304690445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304690445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.282               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304690445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 CLOCK_50  " "    0.457               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304690445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "    0.567               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304690445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571304690445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571304690459 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571304690473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.108 " "Worst-case minimum pulse width slack is -3.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304690487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304690487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.108            -296.747 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "   -3.108            -296.747 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304690487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -10183.084 CLOCK_50  " "   -2.174          -10183.084 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304690487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -20.151 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -0.394             -20.151 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304690487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571304690487 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1571304690601 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1571304690862 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1571304693548 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~2  from: datad  to: combout " "Cell: VGA\|address\[15\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571304693824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datad  to: combout " "Cell: VGA\|address\[15\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571304693824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datae  to: combout " "Cell: VGA\|address\[15\]~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571304693824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~8  from: dataf  to: combout " "Cell: VGA\|address\[15\]~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571304693824 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1571304693824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571304693830 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571304693851 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571304693851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.645 " "Worst-case setup slack is -11.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304693891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304693891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.645            -165.494 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "  -11.645            -165.494 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304693891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.383          -11310.217 CLOCK_50  " "   -4.383          -11310.217 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304693891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.896             -46.807 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -1.896             -46.807 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304693891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571304693891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.094 " "Worst-case hold slack is 0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304693939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304693939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.094               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304693939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 CLOCK_50  " "    0.260               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304693939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "    0.484               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304693939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571304693939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571304693953 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571304693967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304693982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304693982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -10318.340 CLOCK_50  " "   -2.174          -10318.340 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304693982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.638            -140.538 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "   -1.638            -140.538 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304693982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.008               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304693982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571304693982 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571304694144 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~2  from: datad  to: combout " "Cell: VGA\|address\[15\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571304694482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datad  to: combout " "Cell: VGA\|address\[15\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571304694482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~6  from: datae  to: combout " "Cell: VGA\|address\[15\]~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571304694482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|address\[15\]~8  from: dataf  to: combout " "Cell: VGA\|address\[15\]~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1571304694482 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1571304694482 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571304694488 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571304694508 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571304694508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.368 " "Worst-case setup slack is -10.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304694547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304694547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.368            -147.237 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "  -10.368            -147.237 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304694547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.763           -9689.408 CLOCK_50  " "   -3.763           -9689.408 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304694547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.733             -41.879 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "   -1.733             -41.879 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304694547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571304694547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.081 " "Worst-case hold slack is 0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304694587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304694587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.081               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304694587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 CLOCK_50  " "    0.240               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304694587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "    0.477               0.000 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304694587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571304694587 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571304694601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571304694614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304694630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304694630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -10500.833 CLOCK_50  " "   -2.174          -10500.833 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304694630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.445            -118.602 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\]  " "   -1.445            -118.602 video_controller:VGA\|horizontal_counter:vga_horizontal\|h_Count_Value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304694630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk  " "    0.034               0.000 video_controller:VGA\|clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571304694630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571304694630 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571304697347 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571304697363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5206 " "Peak virtual memory: 5206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571304697674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 03:31:37 2019 " "Processing ended: Thu Oct 17 03:31:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571304697674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571304697674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571304697674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1571304697674 ""}
