From c432c0b560a586912ae179de2387facdff87fb3b Mon Sep 17 00:00:00 2001
From: Wyon Bi <bivvy.bi@rock-chips.com>
Date: Mon, 7 Jan 2019 10:59:51 +0800
Subject: [PATCH] dt-bindings: display: rockchip: lvds: remove unused property

Change-Id: I52e547b1fe19f7055ee407a8289807e1dec809e8
Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>
---
 .../display/rockchip/rockchip-lvds.txt        | 89 ++++---------------
 1 file changed, 15 insertions(+), 74 deletions(-)

diff --git a/Documentation/devicetree/bindings/display/rockchip/rockchip-lvds.txt b/Documentation/devicetree/bindings/display/rockchip/rockchip-lvds.txt
index 0afa960ed877..3d06c41b7410 100644
--- a/Documentation/devicetree/bindings/display/rockchip/rockchip-lvds.txt
+++ b/Documentation/devicetree/bindings/display/rockchip/rockchip-lvds.txt
@@ -7,24 +7,6 @@ Required properties:
 	- "rockchip,rk3126-lvds";
 	- "rockchip,rk3288-lvds";
 	- "rockchip,rk3368-lvds";
-
-- reg: physical base address of the controller and length
-	of memory mapped region.
-- reg-names: the name to indicate register. example:
-	- "mipi_lvds_phy": lvds phy register, this's included in the MIPI phy module
-	- "mipi_lvds_ctl": lvds control register, this's included in the MIPI
-		controller module
-- clocks: must include clock specifiers corresponding to entries in the
-	clock-names property.
-- clock-names: must contain "pclk_lvds"
-
-- avdd1v0-supply: regulator phandle for 1.0V analog power
-- avdd1v8-supply: regulator phandle for 1.8V analog power
-- avdd3v3-supply: regulator phandle for 3.3V analog power
-
-- rockchip,grf: phandle to the general register files syscon
-
-Optional properties:
 - phys : phandle for the PHY device
 - phy-names : should be "phy"
 
@@ -45,82 +27,41 @@ the lvds panel described by
 	This describes how the color bits are laid out in the
 	serialized LVDS signal.
 - rockchip,data-width : should be <18> or <24>;
-- rockchip,output: should be "rgb", "lvds" or "duallvds",
+- rockchip,output: should be "lvds" or "duallvds",
 	This describes the output face.
 - ports for remote LVDS output
 
 Example:
 
-lvds_panel: lvds-panel {
-	status = "okay";
-	compatible = "simple-panel";
-	enable-gpios = <&gpio7 21 GPIO_ACTIVE_HIGH>;
-	rockchip,data-mapping = "jeida";
-	rockchip,data-width = <24>;
-	rockchip,output = "rgb";
-
-	ports {
-		panel_in_lvds: endpoint {
-			remote-endpoint = <&lvds_out_panel>;
-		};
-	};
-};
-
-For Rockchip RK3288:
-
-	lvds: lvds@ff96c000 {
+&grf {
+	lvds: lvds {
 		compatible = "rockchip,rk3288-lvds";
-		rockchip,grf = <&grf>;
-		reg = <0xff96c000 0x4000>;
-		clocks = <&cru PCLK_LVDS_PHY>;
-		clock-names = "pclk_lvds";
-		avdd1v0-supply = <&vdd10_lcd>;
-		avdd1v8-supply = <&vcc18_lcd>;
-		avdd3v3-supply = <&vcca_33>;
-		rockchip,data-mapping = "jeida";
-		rockchip,data-width = <24>;
-		rockchip,output = "rgb";
+		pinctrl-names = "default", "sleep";
+		pinctrl-0 = <&lcdc_rgb_pins>;
+		pinctrl-1 = <&lcdc_sleep_pins>;
+		phys = <&video_phy>;
+		phy-names = "phy";
+		status = "disabled";
+
 		ports {
 			#address-cells = <1>;
 			#size-cells = <0>;
 
-			lvds_in: port@0 {
+			port@0 {
 				reg = <0>;
+				#address-cells = <1>;
+				#size-cells = <0>;
 
 				lvds_in_vopb: endpoint@0 {
 					reg = <0>;
 					remote-endpoint = <&vopb_out_lvds>;
 				};
+
 				lvds_in_vopl: endpoint@1 {
 					reg = <1>;
 					remote-endpoint = <&vopl_out_lvds>;
 				};
 			};
-
-			lvds_out: port@1 {
-				reg = <1>;
-
-				lvds_out_panel: endpoint {
-					remote-endpoint = <&panel_in>;
-				};
-			};
-		};
-	};
-
-For Rockchip RK3368:
-
-	lvds: lvds@ff968000 {
-		compatible = "rockchip,rk3368-lvds";
-		reg = <0x0 0xff968000 0x0 0x4000>, <0x0 0xff9600a0 0x0 0x20>;
-		reg-names = "mipi_lvds_phy", "mipi_lvds_ctl";
-		clocks = <&cru PCLK_DPHYTX0>, <&cru PCLK_MIPI_DSI0>;
-		clock-names = "pclk_lvds", "pclk_lvds_ctl";
-		power-domains = <&power RK3368_PD_VIO>;
-		rockchip,grf = <&grf>;
-
-		ports {
-
-		...
-
 		};
 	};
+};
-- 
2.35.3

