Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: VGAControler.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGAControler.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGAControler"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg400

---- Source Options
Top Module Name                    : VGAControler
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/pop_cpu1/recordDefs.vhd" in Library work.
Architecture recorddefs of Entity recorddefs is up to date.
Compiling vhdl file "C:/pop_cpu1/FlashAccess.vhd" in Library work.
Architecture behavioral of Entity flashaccess is up to date.
Compiling vhdl file "C:/pop_cpu1/VGAControler.vhd" in Library work.
Entity <vgacontroler> compiled.
Entity <vgacontroler> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <VGAControler> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FlashAccess> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <VGAControler> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/pop_cpu1/VGAControler.vhd" line 75: Unconnected output port 'dataWriteCfm' of component 'FlashAccess'.
WARNING:Xst:753 - "C:/pop_cpu1/VGAControler.vhd" line 75: Unconnected output port 'dataReadyCfm' of component 'FlashAccess'.
Entity <VGAControler> analyzed. Unit <VGAControler> generated.

Analyzing Entity <FlashAccess> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <CE0> in unit <FlashAccess> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dataWrite> in unit <FlashAccess> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dataReady> in unit <FlashAccess> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <FlashAccess> analyzed. Unit <FlashAccess> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FlashAccess>.
    Related source file is "C:/pop_cpu1/FlashAccess.vhd".
WARNING:Xst:1305 - Output <outData> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:1305 - Output <dataWriteCfm> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <dataReadyCfm> is never assigned. Tied to value 0.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | flashRead                 (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <OE>.
    Found 1-bit register for signal <WE>.
    Found 23-bit register for signal <addrBus>.
    Found 16-bit tristate buffer for signal <dataBus>.
    Found 16-bit register for signal <Mtridata_dataBus> created at line 64.
    Found 1-bit register for signal <Mtrien_dataBus> created at line 64.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  42 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <FlashAccess> synthesized.


Synthesizing Unit <VGAControler>.
    Related source file is "C:/pop_cpu1/VGAControler.vhd".
WARNING:Xst:1780 - Signal <modifying> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flashDataWriteCfm> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flashDataWrite> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flashDataReadyCfm> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <Gout> equivalent to <Bout> has been removed
    Register <Rout> equivalent to <Bout> has been removed
    Found 3-bit register for signal <Bout>.
    Found 1-bit register for signal <dataReady>.
    Found 5-bit comparator less for signal <dataReady$cmp_lt0000> created at line 124.
    Found 1-bit register for signal <flashRead>.
    Found 16-bit register for signal <inAddr>.
    Found 1-bit register for signal <init>.
    Found 16-bit register for signal <nextBuffer>.
    Found 1-bit register for signal <nextBufferReady>.
    Found 16-bit register for signal <nowBuffer>.
    Found 11-bit comparator greatequal for signal <nowBuffer$cmp_ge0000> created at line 98.
    Found 11-bit comparator greatequal for signal <nowBuffer$cmp_ge0001> created at line 98.
    Found 5-bit comparator greatequal for signal <nowBuffer$cmp_ge0002> created at line 124.
    Found 1-bit 16-to-1 multiplexer for signal <nowBuffer$mux0000> created at line 144.
    Found 6-bit adder for signal <yindex$add0000> created at line 106.
    Found 6-bit adder for signal <yindex$addsub0000> created at line 109.
    Found 6-bit comparator greatequal for signal <yindex$cmp_ge0000> created at line 107.
    Found 6-bit comparator greatequal for signal <yindex$cmp_ge0001> created at line 111.
    Summary:
	inferred  55 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <VGAControler> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 6-bit adder                                           : 2
# Registers                                            : 13
 1-bit register                                        : 7
 16-bit register                                       : 4
 23-bit register                                       : 1
 3-bit register                                        : 1
# Comparators                                          : 6
 11-bit comparator greatequal                          : 2
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
 6-bit comparator greatequal                           : 2
# Multiplexers                                         : 1
 1-bit 16-to-1 multiplexer                             : 1
# Tristates                                            : 1
 16-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <flash/state/FSM> on signal <state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00000 | 0001
 10000 | 0010
 10001 | 0100
 10010 | 1000
-------------------
INFO:Xst:2261 - The FF/Latch <addrBus_0> in Unit <flash> is equivalent to the following 22 FFs/Latches, which will be removed : <addrBus_1> <addrBus_2> <addrBus_3> <addrBus_4> <addrBus_5> <addrBus_6> <addrBus_7> <addrBus_8> <addrBus_9> <addrBus_10> <addrBus_11> <addrBus_12> <addrBus_13> <addrBus_14> <addrBus_15> <addrBus_16> <addrBus_17> <addrBus_18> <addrBus_19> <addrBus_20> <addrBus_21> <addrBus_22> 
INFO:Xst:2261 - The FF/Latch <Mtridata_dataBus_0> in Unit <flash> is equivalent to the following 7 FFs/Latches, which will be removed : <Mtridata_dataBus_1> <Mtridata_dataBus_2> <Mtridata_dataBus_3> <Mtridata_dataBus_4> <Mtridata_dataBus_5> <Mtridata_dataBus_6> <Mtridata_dataBus_7> 
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_dataBus<0> and Mtridata_dataBus<1> Mtridata_dataBus<1> signal will be lost.
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_dataBus<0> and Mtridata_dataBus<2> Mtridata_dataBus<2> signal will be lost.
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_dataBus<0> and Mtridata_dataBus<3> Mtridata_dataBus<3> signal will be lost.
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_dataBus<0> and Mtridata_dataBus<4> Mtridata_dataBus<4> signal will be lost.
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_dataBus<0> and Mtridata_dataBus<5> Mtridata_dataBus<5> signal will be lost.
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_dataBus<0> and Mtridata_dataBus<6> Mtridata_dataBus<6> signal will be lost.
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_dataBus<0> and Mtridata_dataBus<7> Mtridata_dataBus<7> signal will be lost.
INFO:Xst:2261 - The FF/Latch <Mtridata_dataBus_8> in Unit <flash> is equivalent to the following 7 FFs/Latches, which will be removed : <Mtridata_dataBus_9> <Mtridata_dataBus_10> <Mtridata_dataBus_11> <Mtridata_dataBus_12> <Mtridata_dataBus_13> <Mtridata_dataBus_14> <Mtridata_dataBus_15> 
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_dataBus<8> and Mtridata_dataBus<9> Mtridata_dataBus<9> signal will be lost.
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_dataBus<8> and Mtridata_dataBus<10> Mtridata_dataBus<10> signal will be lost.
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_dataBus<10> and Mtridata_dataBus<11> Mtridata_dataBus<11> signal will be lost.
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_dataBus<10> and Mtridata_dataBus<12> Mtridata_dataBus<12> signal will be lost.
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_dataBus<10> and Mtridata_dataBus<13> Mtridata_dataBus<13> signal will be lost.
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_dataBus<10> and Mtridata_dataBus<14> Mtridata_dataBus<14> signal will be lost.
WARNING:Xst:638 - in unit flash Conflict on KEEP property on signal Mtridata_dataBus<10> and Mtridata_dataBus<15> Mtridata_dataBus<15> signal will be lost.
WARNING:Xst:1426 - The value init of the FF/Latch init hinder the constant cleaning in the block VGAControler.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <WE> (without init value) has a constant value of 0 in block <flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_dataBus_0> (without init value) has a constant value of 1 in block <flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_dataBus_8> (without init value) has a constant value of 0 in block <flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <OE> (without init value) has a constant value of 0 in block <flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addrBus_0> (without init value) has a constant value of 0 in block <flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtrien_dataBus> (without init value) has a constant value of 0 in block <flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_1> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_2> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_3> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_4> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_5> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_6> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_7> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_8> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_9> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_10> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_11> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_12> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_13> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_14> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_15> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <flashRead> has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_0> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_1> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_2> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_3> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_4> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_5> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_6> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_7> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_8> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_9> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_10> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_11> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_12> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_13> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_14> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_15> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_0> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtrien_dataBus> (without init value) has a constant value of 0 in block <flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <nextBufferReady> of sequential type is unconnected in block <VGAControler>.
WARNING:Xst:1710 - FF/Latch <Mtrien_dataBus> (without init value) has a constant value of 0 in block <flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <Mtridata_dataBus<15:8>> (without init value) have a constant value of 0 in block <FlashAccess>.
WARNING:Xst:2404 -  FFs/Latches <addrBus<22:0>> (without init value) have a constant value of 0 in block <FlashAccess>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 2
 6-bit adder                                           : 2
# Registers                                            : 66
 Flip-Flops                                            : 66
# Comparators                                          : 6
 11-bit comparator greatequal                          : 2
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
 6-bit comparator greatequal                           : 2
# Multiplexers                                         : 1
 1-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Mtridata_dataBus_0> (without init value) has a constant value of 1 in block <FlashAccess>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_dataBus_1> (without init value) has a constant value of 1 in block <FlashAccess>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_dataBus_2> (without init value) has a constant value of 1 in block <FlashAccess>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_dataBus_3> (without init value) has a constant value of 1 in block <FlashAccess>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_dataBus_4> (without init value) has a constant value of 1 in block <FlashAccess>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_dataBus_5> (without init value) has a constant value of 1 in block <FlashAccess>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_dataBus_6> (without init value) has a constant value of 1 in block <FlashAccess>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_dataBus_7> (without init value) has a constant value of 1 in block <FlashAccess>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit FlashAccess Conflict on KEEP property on signal Mtridata_dataBus<0> and Mtridata_dataBus<1> Mtridata_dataBus<1> signal will be lost.
WARNING:Xst:638 - in unit FlashAccess Conflict on KEEP property on signal Mtridata_dataBus<0> and Mtridata_dataBus<2> Mtridata_dataBus<2> signal will be lost.
WARNING:Xst:638 - in unit FlashAccess Conflict on KEEP property on signal Mtridata_dataBus<0> and Mtridata_dataBus<3> Mtridata_dataBus<3> signal will be lost.
WARNING:Xst:638 - in unit FlashAccess Conflict on KEEP property on signal Mtridata_dataBus<0> and Mtridata_dataBus<4> Mtridata_dataBus<4> signal will be lost.
WARNING:Xst:638 - in unit FlashAccess Conflict on KEEP property on signal Mtridata_dataBus<0> and Mtridata_dataBus<5> Mtridata_dataBus<5> signal will be lost.
WARNING:Xst:638 - in unit FlashAccess Conflict on KEEP property on signal Mtridata_dataBus<0> and Mtridata_dataBus<6> Mtridata_dataBus<6> signal will be lost.
WARNING:Xst:638 - in unit FlashAccess Conflict on KEEP property on signal Mtridata_dataBus<0> and Mtridata_dataBus<7> Mtridata_dataBus<7> signal will be lost.
WARNING:Xst:1426 - The value init of the FF/Latch init hinder the constant cleaning in the block VGAControler.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <inAddr_12> has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inAddr_13> has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inAddr_14> has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inAddr_15> has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Bout_0> in Unit <VGAControler> is equivalent to the following 2 FFs/Latches, which will be removed : <Bout_1> <Bout_2> 
WARNING:Xst:1710 - FF/Latch <nextBuffer_0> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_1> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_2> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_3> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_4> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_5> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_6> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_7> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_8> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_9> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_10> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_11> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_12> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_13> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_14> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nextBuffer_15> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash/Mtrien_dataBus> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_0> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_1> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_2> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_3> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_4> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_5> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_6> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_7> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_8> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_9> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_10> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_11> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_12> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_13> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_14> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nowBuffer_15> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Bout_0> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <flashRead> has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash/OE> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flash/WE> (without init value) has a constant value of 0 in block <VGAControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <inAddr_0> of sequential type is unconnected in block <VGAControler>.
WARNING:Xst:2677 - Node <inAddr_1> of sequential type is unconnected in block <VGAControler>.
WARNING:Xst:2677 - Node <inAddr_2> of sequential type is unconnected in block <VGAControler>.
WARNING:Xst:2677 - Node <inAddr_3> of sequential type is unconnected in block <VGAControler>.
WARNING:Xst:2677 - Node <inAddr_4> of sequential type is unconnected in block <VGAControler>.
WARNING:Xst:2677 - Node <inAddr_5> of sequential type is unconnected in block <VGAControler>.
WARNING:Xst:2677 - Node <inAddr_6> of sequential type is unconnected in block <VGAControler>.
WARNING:Xst:2677 - Node <inAddr_7> of sequential type is unconnected in block <VGAControler>.
WARNING:Xst:2677 - Node <inAddr_8> of sequential type is unconnected in block <VGAControler>.
WARNING:Xst:2677 - Node <inAddr_9> of sequential type is unconnected in block <VGAControler>.
WARNING:Xst:2677 - Node <inAddr_10> of sequential type is unconnected in block <VGAControler>.
WARNING:Xst:2677 - Node <inAddr_11> of sequential type is unconnected in block <VGAControler>.
WARNING:Xst:2677 - Node <nextBufferReady> of sequential type is unconnected in block <VGAControler>.
WARNING:Xst:2677 - Node <flash/state_FSM_FFd1> of sequential type is unconnected in block <VGAControler>.
WARNING:Xst:2677 - Node <flash/state_FSM_FFd2> of sequential type is unconnected in block <VGAControler>.
WARNING:Xst:2677 - Node <flash/state_FSM_FFd3> of sequential type is unconnected in block <VGAControler>.
WARNING:Xst:2677 - Node <flash/state_FSM_FFd4> of sequential type is unconnected in block <VGAControler>.
WARNING:Xst:2677 - Node <flash/Mtrien_dataBus> of sequential type is unconnected in block <VGAControler>.

Optimizing unit <VGAControler> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGAControler, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : VGAControler.ngr
Top Level Output File Name         : VGAControler
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 74

Cell Usage :
# BELS                             : 8
#      GND                         : 1
#      LUT2                        : 2
#      LUT3                        : 2
#      LUT4                        : 2
#      VCC                         : 1
# FlipFlops/Latches                : 2
#      FDE                         : 1
#      FDRSE                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 65
#      IBUF                        : 13
#      OBUF                        : 52
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg400-4 

 Number of Slices:                        3  out of   8672     0%  
 Number of Slice Flip Flops:              2  out of  17344     0%  
 Number of 4 input LUTs:                  6  out of  17344     0%  
 Number of IOs:                          74
 Number of bonded IOBs:                  66  out of    304    21%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.152ns (Maximum Frequency: 317.259MHz)
   Minimum input arrival time before clock: 5.051ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.152ns (frequency: 317.259MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.152ns (Levels of Logic = 1)
  Source:            init (FF)
  Destination:       dataReady (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: init to dataReady
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.526  init (init)
     LUT2:I1->O            1   0.704   0.420  dataReady_or00001 (dataReady_or0000)
     FDRSE:R                   0.911          dataReady
    ----------------------------------------
    Total                      3.152ns (2.206ns logic, 0.946ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 14 / 4
-------------------------------------------------------------------------
Offset:              5.051ns (Levels of Logic = 3)
  Source:            yin<8> (PAD)
  Destination:       dataReady (FF)
  Destination Clock: clk rising

  Data Path: yin<8> to dataReady
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  yin_8_IBUF (Madd_yindex_addsub0000_lut<4>)
     LUT4:I0->O            1   0.704   0.499  dataReady_or00014 (dataReady_or00014)
     LUT3:I1->O            1   0.704   0.420  dataReady_or000113 (dataReady_or0001)
     FDRSE:S                   0.911          dataReady
    ----------------------------------------
    Total                      5.051ns (3.537ns logic, 1.514ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            dataReady (FF)
  Destination:       dataReady (PAD)
  Source Clock:      clk rising

  Data Path: dataReady to dataReady
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            1   0.591   0.420  dataReady (dataReady_OBUF)
     OBUF:I->O                 3.272          dataReady_OBUF (dataReady)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.32 secs
 
--> 

Total memory usage is 207456 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  143 (   0 filtered)
Number of infos    :    7 (   0 filtered)

