{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683483102292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683483102302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 19:11:42 2023 " "Processing started: Sun May 07 19:11:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683483102302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483102302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HardwareAdder -c HardwareAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off HardwareAdder -c HardwareAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483102302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683483102738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683483102738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexto7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexTo7Segment " "Found entity 1: HexTo7Segment" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683483110356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder4Bit " "Found entity 1: Adder4Bit" {  } { { "Adder4Bit.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/Adder4Bit.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683483110358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder1Bit " "Found entity 1: Adder1Bit" {  } { { "Adder1Bit.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/Adder1Bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683483110360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardwareadder.v 1 1 " "Found 1 design units, including 1 entities, in source file hardwareadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HardwareAdder " "Found entity 1: HardwareAdder" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683483110361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110361 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HardwareAdder " "Elaborating entity \"HardwareAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683483110389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexTo7Segment HexTo7Segment:D1 " "Elaborating entity \"HexTo7Segment\" for hierarchy \"HexTo7Segment:D1\"" {  } { { "HardwareAdder.v" "D1" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683483110390 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX5 HexTo7Segment.v(31) " "Verilog HDL Always Construct warning at HexTo7Segment.v(31): inferring latch(es) for variable \"HEX5\", which holds its previous value in one or more paths through the always construct" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683483110391 "|HardwareAdder|HexTo7Segment:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 HexTo7Segment.v(31) " "Verilog HDL Always Construct warning at HexTo7Segment.v(31): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683483110391 "|HardwareAdder|HexTo7Segment:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 HexTo7Segment.v(31) " "Verilog HDL Always Construct warning at HexTo7Segment.v(31): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683483110391 "|HardwareAdder|HexTo7Segment:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 HexTo7Segment.v(31) " "Verilog HDL Always Construct warning at HexTo7Segment.v(31): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683483110391 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] HexTo7Segment.v(31) " "Inferred latch for \"HEX2\[0\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110391 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] HexTo7Segment.v(31) " "Inferred latch for \"HEX2\[1\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110391 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] HexTo7Segment.v(31) " "Inferred latch for \"HEX2\[2\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110391 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] HexTo7Segment.v(31) " "Inferred latch for \"HEX2\[3\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110391 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] HexTo7Segment.v(31) " "Inferred latch for \"HEX2\[4\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110391 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] HexTo7Segment.v(31) " "Inferred latch for \"HEX2\[5\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] HexTo7Segment.v(31) " "Inferred latch for \"HEX2\[6\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] HexTo7Segment.v(31) " "Inferred latch for \"HEX3\[0\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] HexTo7Segment.v(31) " "Inferred latch for \"HEX3\[1\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] HexTo7Segment.v(31) " "Inferred latch for \"HEX3\[2\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] HexTo7Segment.v(31) " "Inferred latch for \"HEX3\[3\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] HexTo7Segment.v(31) " "Inferred latch for \"HEX3\[4\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] HexTo7Segment.v(31) " "Inferred latch for \"HEX3\[5\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] HexTo7Segment.v(31) " "Inferred latch for \"HEX3\[6\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] HexTo7Segment.v(31) " "Inferred latch for \"HEX4\[0\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] HexTo7Segment.v(31) " "Inferred latch for \"HEX4\[1\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] HexTo7Segment.v(31) " "Inferred latch for \"HEX4\[2\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] HexTo7Segment.v(31) " "Inferred latch for \"HEX4\[3\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] HexTo7Segment.v(31) " "Inferred latch for \"HEX4\[4\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] HexTo7Segment.v(31) " "Inferred latch for \"HEX4\[5\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] HexTo7Segment.v(31) " "Inferred latch for \"HEX4\[6\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] HexTo7Segment.v(31) " "Inferred latch for \"HEX5\[0\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] HexTo7Segment.v(31) " "Inferred latch for \"HEX5\[1\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] HexTo7Segment.v(31) " "Inferred latch for \"HEX5\[2\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] HexTo7Segment.v(31) " "Inferred latch for \"HEX5\[3\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] HexTo7Segment.v(31) " "Inferred latch for \"HEX5\[4\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] HexTo7Segment.v(31) " "Inferred latch for \"HEX5\[5\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110392 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] HexTo7Segment.v(31) " "Inferred latch for \"HEX5\[6\]\" at HexTo7Segment.v(31)" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483110393 "|HardwareAdder|HexTo7Segment:D1"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HexTo7Segment:D1\|HEX4\[6\] HexTo7Segment:D1\|HEX5\[6\] " "Duplicate LATCH primitive \"HexTo7Segment:D1\|HEX4\[6\]\" merged with LATCH primitive \"HexTo7Segment:D1\|HEX5\[6\]\"" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683483110707 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HexTo7Segment:D1\|HEX4\[3\] HexTo7Segment:D1\|HEX5\[6\] " "Duplicate LATCH primitive \"HexTo7Segment:D1\|HEX4\[3\]\" merged with LATCH primitive \"HexTo7Segment:D1\|HEX5\[6\]\"" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683483110707 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HexTo7Segment:D1\|HEX4\[0\] HexTo7Segment:D1\|HEX5\[6\] " "Duplicate LATCH primitive \"HexTo7Segment:D1\|HEX4\[0\]\" merged with LATCH primitive \"HexTo7Segment:D1\|HEX5\[6\]\"" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683483110707 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HexTo7Segment:D1\|HEX3\[6\] HexTo7Segment:D1\|HEX3\[0\] " "Duplicate LATCH primitive \"HexTo7Segment:D1\|HEX3\[6\]\" merged with LATCH primitive \"HexTo7Segment:D1\|HEX3\[0\]\"" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683483110707 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HexTo7Segment:D1\|HEX3\[3\] HexTo7Segment:D1\|HEX3\[0\] " "Duplicate LATCH primitive \"HexTo7Segment:D1\|HEX3\[3\]\" merged with LATCH primitive \"HexTo7Segment:D1\|HEX3\[0\]\"" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683483110707 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HexTo7Segment:D1\|HEX2\[6\] HexTo7Segment:D1\|HEX3\[0\] " "Duplicate LATCH primitive \"HexTo7Segment:D1\|HEX2\[6\]\" merged with LATCH primitive \"HexTo7Segment:D1\|HEX3\[0\]\"" {  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1683483110707 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1683483110707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:D1\|HEX5\[6\] " "Latch HexTo7Segment:D1\|HEX5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button\[0\] " "Ports D and ENA on the latch are fed by the same signal button\[0\]" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683483110708 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683483110708 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HexTo7Segment:D1\|HEX3\[0\] " "Latch HexTo7Segment:D1\|HEX3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA button\[0\] " "Ports D and ENA on the latch are fed by the same signal button\[0\]" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683483110708 ""}  } { { "HexTo7Segment.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HexTo7Segment.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683483110708 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683483110712 "|HardwareAdder|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683483110712 "|HardwareAdder|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683483110712 "|HardwareAdder|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683483110712 "|HardwareAdder|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683483110712 "|HardwareAdder|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683483110712 "|HardwareAdder|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683483110712 "|HardwareAdder|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683483110712 "|HardwareAdder|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683483110712 "|HardwareAdder|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683483110712 "|HardwareAdder|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683483110712 "|HardwareAdder|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683483110712 "|HardwareAdder|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683483110712 "|HardwareAdder|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683483110712 "|HardwareAdder|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683483110712 "|HardwareAdder|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683483110712 "|HardwareAdder|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683483110712 "|HardwareAdder|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683483110712 "|HardwareAdder|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683483110712 "|HardwareAdder|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "HardwareAdder.v" "" { Text "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/HardwareAdder.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683483110712 "|HardwareAdder|HEX2[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683483110712 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683483110770 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683483110974 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683483110974 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683483110997 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683483110997 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683483110997 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683483110997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683483111008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 07 19:11:51 2023 " "Processing ended: Sun May 07 19:11:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683483111008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683483111008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683483111008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683483111008 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683483112180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683483112190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 19:11:51 2023 " "Processing started: Sun May 07 19:11:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683483112190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683483112190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HardwareAdder -c HardwareAdder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HardwareAdder -c HardwareAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683483112190 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1683483112310 ""}
{ "Info" "0" "" "Project  = HardwareAdder" {  } {  } 0 0 "Project  = HardwareAdder" 0 0 "Fitter" 0 0 1683483112311 ""}
{ "Info" "0" "" "Revision = HardwareAdder" {  } {  } 0 0 "Revision = HardwareAdder" 0 0 "Fitter" 0 0 1683483112311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683483112402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683483112402 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HardwareAdder 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"HardwareAdder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683483112408 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683483112451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683483112451 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683483112743 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683483112763 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683483112861 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1683483120868 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683483120897 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683483120898 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683483120898 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683483120899 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683483120899 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683483120899 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683483120899 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683483120899 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683483120899 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683483120899 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683483120924 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1683483124305 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HardwareAdder.sdc " "Synopsys Design Constraints File file not found: 'HardwareAdder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683483124305 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683483124306 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683483124307 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683483124307 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683483124307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683483124309 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1683483124381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683483125564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683483126980 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683483129800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683483129800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683483130378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683483132699 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683483132699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683483133142 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683483133142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683483133145 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683483133987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683483134018 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683483134294 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683483134294 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683483134561 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683483137219 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/output_files/HardwareAdder.fit.smsg " "Generated suppressed messages file E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/output_files/HardwareAdder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683483137447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7798 " "Peak virtual memory: 7798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683483137768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 07 19:12:17 2023 " "Processing ended: Sun May 07 19:12:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683483137768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683483137768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683483137768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683483137768 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683483138768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683483138777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 19:12:18 2023 " "Processing started: Sun May 07 19:12:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683483138777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683483138777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HardwareAdder -c HardwareAdder " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HardwareAdder -c HardwareAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683483138777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683483139442 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683483143363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683483143694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 07 19:12:23 2023 " "Processing ended: Sun May 07 19:12:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683483143694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683483143694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683483143694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683483143694 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683483144293 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683483144870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683483144880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 19:12:24 2023 " "Processing started: Sun May 07 19:12:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683483144880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483144880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HardwareAdder -c HardwareAdder " "Command: quartus_sta HardwareAdder -c HardwareAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483144880 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1683483145006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483145481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483145481 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483145521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483145521 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483145895 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HardwareAdder.sdc " "Synopsys Design Constraints File file not found: 'HardwareAdder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483145909 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483145909 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button\[0\] button\[0\] " "create_clock -period 1.000 -name button\[0\] button\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683483145909 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483145909 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483145910 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483145910 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1683483145910 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1683483145917 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1683483145923 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483145923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.362 " "Worst-case setup slack is -3.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483145924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483145924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.362              -6.695 button\[0\]  " "   -3.362              -6.695 button\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483145924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483145924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.361 " "Worst-case hold slack is 1.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483145926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483145926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.361               0.000 button\[0\]  " "    1.361               0.000 button\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483145926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483145926 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483145927 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483145929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.100 " "Worst-case minimum pulse width slack is 0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483145930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483145930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 button\[0\]  " "    0.100               0.000 button\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483145930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483145930 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1683483145937 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483145961 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483146431 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483146471 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1683483146473 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483146473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.240 " "Worst-case setup slack is -3.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483146474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483146474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.240              -6.443 button\[0\]  " "   -3.240              -6.443 button\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483146474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483146474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.198 " "Worst-case hold slack is 1.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483146476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483146476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.198               0.000 button\[0\]  " "    1.198               0.000 button\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483146476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483146476 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483146478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483146479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.075 " "Worst-case minimum pulse width slack is 0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483146480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483146480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 button\[0\]  " "    0.075               0.000 button\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483146480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483146480 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1683483146486 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483146600 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483146982 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483147011 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1683483147012 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483147012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.156 " "Worst-case setup slack is -2.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483147013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483147013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.156              -3.942 button\[0\]  " "   -2.156              -3.942 button\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483147013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483147013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.962 " "Worst-case hold slack is 0.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483147015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483147015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.962               0.000 button\[0\]  " "    0.962               0.000 button\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483147015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483147015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483147017 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483147018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.079 " "Worst-case minimum pulse width slack is -0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483147020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483147020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -0.254 button\[0\]  " "   -0.079              -0.254 button\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483147020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483147020 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1683483147026 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483147139 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1683483147140 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483147140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.958 " "Worst-case setup slack is -1.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483147141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483147141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.958              -3.445 button\[0\]  " "   -1.958              -3.445 button\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483147141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483147141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.807 " "Worst-case hold slack is 0.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483147143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483147143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 button\[0\]  " "    0.807               0.000 button\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483147143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483147143 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483147145 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483147146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.088 " "Worst-case minimum pulse width slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483147147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483147147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -0.266 button\[0\]  " "   -0.088              -0.266 button\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683483147147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483147147 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483148360 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483148360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5247 " "Peak virtual memory: 5247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683483148394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 07 19:12:28 2023 " "Processing ended: Sun May 07 19:12:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683483148394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683483148394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683483148394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483148394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683483149387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683483149397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 19:12:29 2023 " "Processing started: Sun May 07 19:12:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683483149397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683483149397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off HardwareAdder -c HardwareAdder " "Command: quartus_eda --read_settings_files=off --write_settings_files=off HardwareAdder -c HardwareAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683483149397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1683483150203 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1683483150222 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HardwareAdder.vo E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/simulation/modelsim/ simulation " "Generated file HardwareAdder.vo in folder \"E:/leeds/5566/workspace/ELEC5566M-Unit3-BaiyanHuo/3-1-HardwareAdder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683483150302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683483150344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 07 19:12:30 2023 " "Processing ended: Sun May 07 19:12:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683483150344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683483150344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683483150344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683483150344 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus Prime Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683483150946 ""}
