Timing Analyzer report for pinball
Sat Aug 31 12:35:17 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_i'
 13. Slow 1200mV 85C Model Hold: 'clock_i'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock_i'
 22. Slow 1200mV 0C Model Hold: 'clock_i'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock_i'
 30. Fast 1200mV 0C Model Hold: 'clock_i'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pinball                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.4%      ;
;     Processors 3-4         ;   0.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clock_i    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_i } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 344.23 MHz ; 250.0 MHz       ; clock_i    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; clock_i ; -1.905 ; -262.075         ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; clock_i ; 0.343 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; clock_i ; -3.000 ; -223.000                       ;
+---------+--------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_i'                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.905 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[0]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_s                 ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.838      ;
; -1.819 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[0]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|parity_value         ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.752      ;
; -1.680 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_data_s[6]        ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_s                 ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.613      ;
; -1.676 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                       ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.610      ;
; -1.663 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][5] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.599      ;
; -1.663 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][6] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.599      ;
; -1.663 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][4] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.599      ;
; -1.663 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][7] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.599      ;
; -1.663 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][2] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.599      ;
; -1.663 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][1] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.599      ;
; -1.663 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][0] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.599      ;
; -1.663 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][3] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.599      ;
; -1.659 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[1]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_s                 ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.592      ;
; -1.652 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][0] ; clock_i      ; clock_i     ; 1.000        ; -0.060     ; 2.587      ;
; -1.652 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][2] ; clock_i      ; clock_i     ; 1.000        ; -0.060     ; 2.587      ;
; -1.652 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][1] ; clock_i      ; clock_i     ; 1.000        ; -0.060     ; 2.587      ;
; -1.652 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][3] ; clock_i      ; clock_i     ; 1.000        ; -0.060     ; 2.587      ;
; -1.652 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][7] ; clock_i      ; clock_i     ; 1.000        ; -0.060     ; 2.587      ;
; -1.652 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][6] ; clock_i      ; clock_i     ; 1.000        ; -0.060     ; 2.587      ;
; -1.652 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][4] ; clock_i      ; clock_i     ; 1.000        ; -0.060     ; 2.587      ;
; -1.652 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][5] ; clock_i      ; clock_i     ; 1.000        ; -0.060     ; 2.587      ;
; -1.625 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START    ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.558      ;
; -1.625 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_PARITY   ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.558      ;
; -1.619 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.553      ;
; -1.619 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.553      ;
; -1.619 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.553      ;
; -1.619 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.553      ;
; -1.619 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.553      ;
; -1.619 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.553      ;
; -1.619 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.553      ;
; -1.619 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.553      ;
; -1.594 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_data_s[6]        ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|parity_value         ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.527      ;
; -1.584 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tick_data           ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE          ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.518      ;
; -1.582 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.427     ; 2.150      ;
; -1.582 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.427     ; 2.150      ;
; -1.582 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; clock_i      ; clock_i     ; 1.000        ; -0.427     ; 2.150      ;
; -1.578 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tick_data           ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.512      ;
; -1.578 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tick_data           ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.512      ;
; -1.577 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[2][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.511      ;
; -1.577 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[2][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.511      ;
; -1.577 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[2][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.511      ;
; -1.577 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[2][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.511      ;
; -1.577 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[2][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.511      ;
; -1.577 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[2][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.511      ;
; -1.577 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[2][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.511      ;
; -1.577 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[2][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.511      ;
; -1.577 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tick_data           ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.PARITY_GEN    ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.511      ;
; -1.574 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START   ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.141      ;
; -1.573 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[1]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|parity_value         ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.506      ;
; -1.568 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE          ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.502      ;
; -1.562 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.496      ;
; -1.562 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.496      ;
; -1.561 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.PARITY_GEN    ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.495      ;
; -1.560 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                       ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[0]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.494      ;
; -1.555 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[1]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.488      ;
; -1.555 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[1]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.488      ;
; -1.554 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                       ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[2]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.488      ;
; -1.554 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[1]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.PARITY_GEN    ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.487      ;
; -1.552 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                       ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[4]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.486      ;
; -1.551 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[0]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.484      ;
; -1.551 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[0]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.484      ;
; -1.550 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[0]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.PARITY_GEN    ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.483      ;
; -1.545 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data            ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 2.476      ;
; -1.540 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                       ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[7]                            ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.474      ;
; -1.520 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.427     ; 2.088      ;
; -1.520 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.427     ; 2.088      ;
; -1.520 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; clock_i      ; clock_i     ; 1.000        ; -0.427     ; 2.088      ;
; -1.519 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[5]           ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.451      ;
; -1.519 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[8]           ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.451      ;
; -1.519 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[0]           ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.451      ;
; -1.519 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]           ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.451      ;
; -1.519 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]           ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.451      ;
; -1.519 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]           ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.451      ;
; -1.519 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]           ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.451      ;
; -1.519 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]           ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.451      ;
; -1.519 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]           ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.451      ;
; -1.513 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.449      ;
; -1.507 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.443      ;
; -1.487 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START   ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START    ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.054      ;
; -1.487 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START   ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_PARITY   ; clock_i      ; clock_i     ; 1.000        ; -0.428     ; 2.054      ;
; -1.482 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.416      ;
; -1.482 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.416      ;
; -1.482 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.416      ;
; -1.480 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_s                 ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.414      ;
; -1.475 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.409      ;
; -1.475 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.409      ;
; -1.475 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; clock_i      ; clock_i     ; 1.000        ; -0.061     ; 2.409      ;
; -1.458 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.065     ; 2.388      ;
; -1.458 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.065     ; 2.388      ;
; -1.458 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; clock_i      ; clock_i     ; 1.000        ; -0.065     ; 2.388      ;
; -1.458 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.391      ;
; -1.458 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.391      ;
; -1.458 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.391      ;
; -1.458 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.391      ;
; -1.458 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.391      ;
; -1.458 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.391      ;
; -1.458 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.391      ;
; -1.458 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                            ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.391      ;
; -1.457 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.427     ; 2.025      ;
; -1.457 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.427     ; 2.025      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_i'                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.343 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START    ; clock_i      ; clock_i     ; 0.000        ; 0.077      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|parity_value         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|parity_value         ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[2]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[2]   ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][3] ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[3]   ; clock_i      ; clock_i     ; 0.000        ; 0.397      ; 0.912      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s   ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s         ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s         ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s            ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]   ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]   ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s      ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s      ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; reg_ctrl:reg_ctrl_inst|check_on_s                                  ; reg_ctrl:reg_ctrl_inst|check_on_s                                  ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                             ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]         ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]         ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]         ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]         ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]         ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]         ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]         ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]         ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_PARITY   ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_PARITY   ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit         ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.PARITY_GEN    ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.PARITY_GEN    ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN      ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN      ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN  ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]          ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]          ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_STOP_BIT ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_STOP_BIT ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP          ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]   ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]   ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]          ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.580      ;
; 0.372 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][2] ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[2]   ; clock_i      ; clock_i     ; 0.000        ; 0.397      ; 0.926      ;
; 0.373 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[4]   ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[4]                            ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[6]   ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[6]                            ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[1]   ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[1]                            ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[7]   ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[7]                            ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.593      ;
; 0.386 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[7]      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[7]      ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.605      ;
; 0.399 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[8]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[8]           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.618      ;
; 0.400 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]   ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.619      ;
; 0.405 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP          ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE          ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.624      ;
; 0.407 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|reg_data_valid_s ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.626      ;
; 0.413 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.632      ;
; 0.435 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[4]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[4]   ; clock_i      ; clock_i     ; 0.000        ; 0.105      ; 0.697      ;
; 0.442 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[6]                            ; reg_ctrl:reg_ctrl_inst|array_reg[3][6]                             ; clock_i      ; clock_i     ; 0.000        ; 0.399      ; 0.998      ;
; 0.442 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][5] ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[5]   ; clock_i      ; clock_i     ; 0.000        ; 0.397      ; 0.996      ;
; 0.465 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]   ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.684      ;
; 0.468 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][0] ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[0]   ; clock_i      ; clock_i     ; 0.000        ; 0.397      ; 1.022      ;
; 0.471 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[3]                            ; reg_ctrl:reg_ctrl_inst|array_reg[3][3]                             ; clock_i      ; clock_i     ; 0.000        ; 0.399      ; 1.027      ;
; 0.471 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[7]                            ; reg_ctrl:reg_ctrl_inst|array_reg[3][7]                             ; clock_i      ; clock_i     ; 0.000        ; 0.399      ; 1.027      ;
; 0.475 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[3][2]                             ; clock_i      ; clock_i     ; 0.000        ; 0.399      ; 1.031      ;
; 0.477 ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[4]                            ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.697      ;
; 0.478 ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[7]                            ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.698      ;
; 0.479 ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[5]                            ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.699      ;
; 0.480 ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[6]                            ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.700      ;
; 0.482 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]  ; clock_i      ; clock_i     ; 0.000        ; 0.427      ; 1.066      ;
; 0.484 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]  ; clock_i      ; clock_i     ; 0.000        ; 0.427      ; 1.068      ;
; 0.488 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[0]   ; clock_i      ; clock_i     ; 0.000        ; 0.435      ; 1.080      ;
; 0.501 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s   ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.720      ;
; 0.510 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[6]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[6]   ; clock_i      ; clock_i     ; 0.000        ; 0.105      ; 0.772      ;
; 0.510 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[3]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[3]   ; clock_i      ; clock_i     ; 0.000        ; 0.105      ; 0.772      ;
; 0.512 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[7]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[7]   ; clock_i      ; clock_i     ; 0.000        ; 0.105      ; 0.774      ;
; 0.512 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[1]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[1]   ; clock_i      ; clock_i     ; 0.000        ; 0.105      ; 0.774      ;
; 0.513 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[0]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[0]   ; clock_i      ; clock_i     ; 0.000        ; 0.105      ; 0.775      ;
; 0.524 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]          ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.742      ;
; 0.541 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s   ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                           ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.761      ;
; 0.541 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s   ; reg_ctrl:reg_ctrl_inst|start_rw_i_s                                ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.761      ;
; 0.542 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                             ; clock_i      ; clock_i     ; 0.000        ; 0.399      ; 1.098      ;
; 0.544 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|data_valid_o_ss                             ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.763      ;
; 0.544 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]  ; clock_i      ; clock_i     ; 0.000        ; 0.076      ; 0.777      ;
; 0.546 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]  ; clock_i      ; clock_i     ; 0.000        ; 0.076      ; 0.779      ;
; 0.549 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]  ; clock_i      ; clock_i     ; 0.000        ; 0.076      ; 0.782      ;
; 0.552 ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[2]                            ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.772      ;
; 0.553 ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[3]                            ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]                            ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[0]   ; clock_i      ; clock_i     ; 0.000        ; 0.397      ; 1.107      ;
; 0.554 ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[0]                            ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.774      ;
; 0.554 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[3]   ; clock_i      ; clock_i     ; 0.000        ; 0.397      ; 1.108      ;
; 0.554 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[2]   ; clock_i      ; clock_i     ; 0.000        ; 0.397      ; 1.108      ;
; 0.556 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.775      ;
; 0.557 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[5]                            ; reg_ctrl:reg_ctrl_inst|array_reg[3][5]                             ; clock_i      ; clock_i     ; 0.000        ; 0.399      ; 1.113      ;
; 0.558 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[2]      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[2]      ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[5]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[5]           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[4]      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[4]      ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[1]      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[1]      ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.778      ;
; 0.560 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[3]      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[3]      ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.779      ;
; 0.561 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.780      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 384.76 MHz ; 250.0 MHz       ; clock_i    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clock_i ; -1.599 ; -214.660        ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clock_i ; 0.300 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clock_i ; -3.000 ; -223.000                      ;
+---------+--------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_i'                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.599 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[0]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_s                 ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.539      ;
; -1.517 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[0]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|parity_value         ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.457      ;
; -1.392 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_data_s[6]        ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_s                 ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.332      ;
; -1.389 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][5] ; clock_i      ; clock_i     ; 1.000        ; -0.052     ; 2.332      ;
; -1.389 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][6] ; clock_i      ; clock_i     ; 1.000        ; -0.052     ; 2.332      ;
; -1.389 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][4] ; clock_i      ; clock_i     ; 1.000        ; -0.052     ; 2.332      ;
; -1.389 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][7] ; clock_i      ; clock_i     ; 1.000        ; -0.052     ; 2.332      ;
; -1.389 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][2] ; clock_i      ; clock_i     ; 1.000        ; -0.052     ; 2.332      ;
; -1.389 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][1] ; clock_i      ; clock_i     ; 1.000        ; -0.052     ; 2.332      ;
; -1.389 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][0] ; clock_i      ; clock_i     ; 1.000        ; -0.052     ; 2.332      ;
; -1.389 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][3] ; clock_i      ; clock_i     ; 1.000        ; -0.052     ; 2.332      ;
; -1.383 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][0] ; clock_i      ; clock_i     ; 1.000        ; -0.052     ; 2.326      ;
; -1.383 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][2] ; clock_i      ; clock_i     ; 1.000        ; -0.052     ; 2.326      ;
; -1.383 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][1] ; clock_i      ; clock_i     ; 1.000        ; -0.052     ; 2.326      ;
; -1.383 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][3] ; clock_i      ; clock_i     ; 1.000        ; -0.052     ; 2.326      ;
; -1.383 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][7] ; clock_i      ; clock_i     ; 1.000        ; -0.052     ; 2.326      ;
; -1.383 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][6] ; clock_i      ; clock_i     ; 1.000        ; -0.052     ; 2.326      ;
; -1.383 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][4] ; clock_i      ; clock_i     ; 1.000        ; -0.052     ; 2.326      ;
; -1.383 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][5] ; clock_i      ; clock_i     ; 1.000        ; -0.052     ; 2.326      ;
; -1.378 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[1]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_s                 ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.318      ;
; -1.369 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.310      ;
; -1.369 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.310      ;
; -1.369 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                       ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]                            ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.310      ;
; -1.369 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.310      ;
; -1.369 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.310      ;
; -1.369 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.310      ;
; -1.369 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.310      ;
; -1.369 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.310      ;
; -1.369 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.310      ;
; -1.340 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START    ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.280      ;
; -1.339 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_PARITY   ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.279      ;
; -1.334 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.383     ; 1.946      ;
; -1.334 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.383     ; 1.946      ;
; -1.334 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; clock_i      ; clock_i     ; 1.000        ; -0.383     ; 1.946      ;
; -1.331 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[2][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.272      ;
; -1.331 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[2][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.272      ;
; -1.331 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[2][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.272      ;
; -1.331 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[2][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.272      ;
; -1.331 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[2][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.272      ;
; -1.331 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[2][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.272      ;
; -1.331 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[2][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.272      ;
; -1.331 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[2][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.272      ;
; -1.319 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                       ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[0]                            ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.260      ;
; -1.315 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                       ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[2]                            ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.256      ;
; -1.311 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START   ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; clock_i      ; clock_i     ; 1.000        ; -0.383     ; 1.923      ;
; -1.310 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_data_s[6]        ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|parity_value         ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.250      ;
; -1.309 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                       ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[4]                            ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.250      ;
; -1.308 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tick_data           ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.PARITY_GEN    ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.249      ;
; -1.308 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tick_data           ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.249      ;
; -1.308 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tick_data           ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.249      ;
; -1.299 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tick_data           ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE          ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.240      ;
; -1.296 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[1]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|parity_value         ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.236      ;
; -1.294 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.PARITY_GEN    ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.235      ;
; -1.294 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.235      ;
; -1.294 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.235      ;
; -1.293 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; clock_i      ; clock_i     ; 1.000        ; -0.053     ; 2.235      ;
; -1.285 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[1]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.PARITY_GEN    ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.225      ;
; -1.285 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[1]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.225      ;
; -1.285 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[1]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.225      ;
; -1.285 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE          ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.226      ;
; -1.283 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; clock_i      ; clock_i     ; 1.000        ; -0.053     ; 2.225      ;
; -1.280 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[5]           ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.219      ;
; -1.280 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[8]           ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.219      ;
; -1.280 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[0]           ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.219      ;
; -1.280 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]           ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.219      ;
; -1.280 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]           ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.219      ;
; -1.280 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]           ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.219      ;
; -1.280 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]           ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.219      ;
; -1.280 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]           ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.219      ;
; -1.280 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]           ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.219      ;
; -1.280 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[0]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.PARITY_GEN    ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.220      ;
; -1.280 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[0]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.220      ;
; -1.280 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[0]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.220      ;
; -1.265 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.383     ; 1.877      ;
; -1.265 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.383     ; 1.877      ;
; -1.265 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; clock_i      ; clock_i     ; 1.000        ; -0.383     ; 1.877      ;
; -1.258 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data            ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.196      ;
; -1.243 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                       ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[7]                            ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.184      ;
; -1.239 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.179      ;
; -1.239 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.179      ;
; -1.239 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.179      ;
; -1.233 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.173      ;
; -1.233 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.173      ;
; -1.233 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.173      ;
; -1.230 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.167      ;
; -1.230 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.167      ;
; -1.230 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.167      ;
; -1.230 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.170      ;
; -1.230 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.170      ;
; -1.230 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.170      ;
; -1.227 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START   ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START    ; clock_i      ; clock_i     ; 1.000        ; -0.383     ; 1.839      ;
; -1.226 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START   ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_PARITY   ; clock_i      ; clock_i     ; 1.000        ; -0.383     ; 1.838      ;
; -1.226 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[3]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.166      ;
; -1.226 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[3]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.166      ;
; -1.223 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[3]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.PARITY_GEN    ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.163      ;
; -1.212 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.383     ; 1.824      ;
; -1.212 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.383     ; 1.824      ;
; -1.212 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6] ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; clock_i      ; clock_i     ; 1.000        ; -0.383     ; 1.824      ;
; -1.204 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[1][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.145      ;
; -1.204 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                 ; reg_ctrl:reg_ctrl_inst|array_reg[1][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.054     ; 2.145      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_i'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.300 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START    ; clock_i      ; clock_i     ; 0.000        ; 0.067      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|parity_value         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|parity_value         ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[2]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[2]   ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s   ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s         ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s         ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]   ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]   ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s      ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s      ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; reg_ctrl:reg_ctrl_inst|check_on_s                                  ; reg_ctrl:reg_ctrl_inst|check_on_s                                  ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                             ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]         ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]         ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]         ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]         ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]         ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]         ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]         ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]         ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_PARITY   ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_PARITY   ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit         ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.PARITY_GEN    ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.PARITY_GEN    ; clock_i      ; clock_i     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN ; clock_i      ; clock_i     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; clock_i      ; clock_i     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN      ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN      ; clock_i      ; clock_i     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN  ; clock_i      ; clock_i     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_STOP_BIT ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_STOP_BIT ; clock_i      ; clock_i     ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP          ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]   ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]   ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.519      ;
; 0.339 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[4]   ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[4]                            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[6]   ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[6]                            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[1]   ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[1]                            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[7]   ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[7]                            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][3] ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[3]   ; clock_i      ; clock_i     ; 0.000        ; 0.354      ; 0.839      ;
; 0.343 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[7]      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[7]      ; clock_i      ; clock_i     ; 0.000        ; 0.054      ; 0.541      ;
; 0.353 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][2] ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[2]   ; clock_i      ; clock_i     ; 0.000        ; 0.354      ; 0.851      ;
; 0.354 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[8]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[8]           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.553      ;
; 0.355 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]   ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.554      ;
; 0.359 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP          ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.558      ;
; 0.369 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|reg_data_valid_s ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.568      ;
; 0.374 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.573      ;
; 0.390 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[4]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[4]   ; clock_i      ; clock_i     ; 0.000        ; 0.096      ; 0.630      ;
; 0.407 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]   ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.606      ;
; 0.412 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][5] ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[5]   ; clock_i      ; clock_i     ; 0.000        ; 0.354      ; 0.910      ;
; 0.418 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[6]                            ; reg_ctrl:reg_ctrl_inst|array_reg[3][6]                             ; clock_i      ; clock_i     ; 0.000        ; 0.356      ; 0.918      ;
; 0.424 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]  ; clock_i      ; clock_i     ; 0.000        ; 0.383      ; 0.951      ;
; 0.431 ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[4]                            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.630      ;
; 0.431 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]  ; clock_i      ; clock_i     ; 0.000        ; 0.383      ; 0.958      ;
; 0.432 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][0] ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[0]   ; clock_i      ; clock_i     ; 0.000        ; 0.354      ; 0.930      ;
; 0.432 ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[7]                            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.631      ;
; 0.433 ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[5]                            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.632      ;
; 0.434 ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[6]                            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.633      ;
; 0.436 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[7]                            ; reg_ctrl:reg_ctrl_inst|array_reg[3][7]                             ; clock_i      ; clock_i     ; 0.000        ; 0.356      ; 0.936      ;
; 0.442 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[3]                            ; reg_ctrl:reg_ctrl_inst|array_reg[3][3]                             ; clock_i      ; clock_i     ; 0.000        ; 0.356      ; 0.942      ;
; 0.444 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s   ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.643      ;
; 0.447 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[3][2]                             ; clock_i      ; clock_i     ; 0.000        ; 0.356      ; 0.947      ;
; 0.449 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[0]   ; clock_i      ; clock_i     ; 0.000        ; 0.390      ; 0.983      ;
; 0.456 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[6]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[6]   ; clock_i      ; clock_i     ; 0.000        ; 0.096      ; 0.696      ;
; 0.456 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[3]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[3]   ; clock_i      ; clock_i     ; 0.000        ; 0.096      ; 0.696      ;
; 0.458 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[7]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[7]   ; clock_i      ; clock_i     ; 0.000        ; 0.096      ; 0.698      ;
; 0.458 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[1]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[1]   ; clock_i      ; clock_i     ; 0.000        ; 0.096      ; 0.698      ;
; 0.459 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[0]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[0]   ; clock_i      ; clock_i     ; 0.000        ; 0.096      ; 0.699      ;
; 0.468 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.667      ;
; 0.488 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]  ; clock_i      ; clock_i     ; 0.000        ; 0.068      ; 0.700      ;
; 0.490 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|data_valid_o_ss                             ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.689      ;
; 0.491 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]  ; clock_i      ; clock_i     ; 0.000        ; 0.068      ; 0.703      ;
; 0.492 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]  ; clock_i      ; clock_i     ; 0.000        ; 0.068      ; 0.704      ;
; 0.497 ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[2]                            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[3]                            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[0]                            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]                            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[5]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[5]           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[2]      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[2]      ; clock_i      ; clock_i     ; 0.000        ; 0.054      ; 0.700      ;
; 0.503 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s   ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s   ; reg_ctrl:reg_ctrl_inst|start_rw_i_s                                ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[4]      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[4]      ; clock_i      ; clock_i     ; 0.000        ; 0.054      ; 0.701      ;
; 0.503 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[1]      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[1]      ; clock_i      ; clock_i     ; 0.000        ; 0.054      ; 0.701      ;
; 0.503 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[3]      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[3]      ; clock_i      ; clock_i     ; 0.000        ; 0.054      ; 0.702      ;
; 0.504 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]  ; clock_i      ; clock_i     ; 0.000        ; 0.068      ; 0.716      ;
; 0.505 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                             ; clock_i      ; clock_i     ; 0.000        ; 0.356      ; 1.006      ;
; 0.506 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[6]      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[6]      ; clock_i      ; clock_i     ; 0.000        ; 0.054      ; 0.704      ;
; 0.508 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]  ; clock_i      ; clock_i     ; 0.000        ; 0.068      ; 0.720      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clock_i ; -0.617 ; -56.925         ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clock_i ; 0.179 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clock_i ; -3.000 ; -236.252                      ;
+---------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_i'                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.617 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[0]          ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_s                 ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.568      ;
; -0.588 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[0]          ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|parity_value         ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.539      ;
; -0.533 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_PARITY   ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.484      ;
; -0.529 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START    ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.480      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][5] ; clock_i      ; clock_i     ; 1.000        ; -0.033     ; 1.479      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][6] ; clock_i      ; clock_i     ; 1.000        ; -0.033     ; 1.479      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][4] ; clock_i      ; clock_i     ; 1.000        ; -0.033     ; 1.479      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][7] ; clock_i      ; clock_i     ; 1.000        ; -0.033     ; 1.479      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][2] ; clock_i      ; clock_i     ; 1.000        ; -0.033     ; 1.479      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][1] ; clock_i      ; clock_i     ; 1.000        ; -0.033     ; 1.479      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][0] ; clock_i      ; clock_i     ; 1.000        ; -0.033     ; 1.479      ;
; -0.525 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][3] ; clock_i      ; clock_i     ; 1.000        ; -0.033     ; 1.479      ;
; -0.519 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                        ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]                            ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.470      ;
; -0.517 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][0] ; clock_i      ; clock_i     ; 1.000        ; -0.034     ; 1.470      ;
; -0.517 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][2] ; clock_i      ; clock_i     ; 1.000        ; -0.034     ; 1.470      ;
; -0.517 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][1] ; clock_i      ; clock_i     ; 1.000        ; -0.034     ; 1.470      ;
; -0.517 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][3] ; clock_i      ; clock_i     ; 1.000        ; -0.034     ; 1.470      ;
; -0.517 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][7] ; clock_i      ; clock_i     ; 1.000        ; -0.034     ; 1.470      ;
; -0.517 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][6] ; clock_i      ; clock_i     ; 1.000        ; -0.034     ; 1.470      ;
; -0.517 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][4] ; clock_i      ; clock_i     ; 1.000        ; -0.034     ; 1.470      ;
; -0.517 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][5] ; clock_i      ; clock_i     ; 1.000        ; -0.034     ; 1.470      ;
; -0.485 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_data_s[6]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_s                 ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.436      ;
; -0.476 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[1]          ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_s                 ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.427      ;
; -0.461 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                        ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[0]                            ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.412      ;
; -0.460 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                        ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[2]                            ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.411      ;
; -0.458 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data            ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.407      ;
; -0.456 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_data_s[6]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|parity_value         ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.407      ;
; -0.453 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                        ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[4]                            ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.404      ;
; -0.447 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                        ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[7]                            ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.398      ;
; -0.447 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[1]          ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|parity_value         ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.398      ;
; -0.446 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.397      ;
; -0.446 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.397      ;
; -0.446 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.397      ;
; -0.446 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.397      ;
; -0.446 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.397      ;
; -0.446 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.397      ;
; -0.446 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.397      ;
; -0.446 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.397      ;
; -0.442 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tick_data            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE          ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.393      ;
; -0.432 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE          ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.383      ;
; -0.431 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[1]          ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.PARITY_GEN    ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.381      ;
; -0.430 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[1]          ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.380      ;
; -0.430 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[1]          ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.380      ;
; -0.430 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[0]          ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.PARITY_GEN    ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.380      ;
; -0.429 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tick_data            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.PARITY_GEN    ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.379      ;
; -0.429 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[0]          ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.379      ;
; -0.429 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_data[0]          ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.379      ;
; -0.428 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tick_data            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.378      ;
; -0.428 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tick_data            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.378      ;
; -0.421 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[2][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.372      ;
; -0.421 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[2][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.372      ;
; -0.421 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[2][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.372      ;
; -0.421 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[2][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.372      ;
; -0.421 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[2][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.372      ;
; -0.421 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[2][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.372      ;
; -0.421 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[2][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.372      ;
; -0.421 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[2][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.372      ;
; -0.419 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.PARITY_GEN    ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.369      ;
; -0.418 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.368      ;
; -0.418 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.368      ;
; -0.412 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.165      ;
; -0.401 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; clock_i      ; clock_i     ; 1.000        ; -0.034     ; 1.354      ;
; -0.398 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data            ; clock_i      ; clock_i     ; 1.000        ; -0.236     ; 1.149      ;
; -0.397 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; clock_i      ; clock_i     ; 1.000        ; -0.034     ; 1.350      ;
; -0.396 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[5]           ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.347      ;
; -0.396 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[8]           ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.347      ;
; -0.396 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[0]           ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.347      ;
; -0.396 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]           ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.347      ;
; -0.396 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]           ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.347      ;
; -0.396 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]           ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.347      ;
; -0.396 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[4]           ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.347      ;
; -0.396 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[6]           ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.347      ;
; -0.396 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA     ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]           ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.347      ;
; -0.396 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_s                 ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.347      ;
; -0.394 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_PARITY   ; clock_i      ; clock_i     ; 1.000        ; -0.034     ; 1.347      ;
; -0.390 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.143      ;
; -0.390 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.143      ;
; -0.390 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.143      ;
; -0.390 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START    ; clock_i      ; clock_i     ; 1.000        ; -0.034     ; 1.343      ;
; -0.389 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                             ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.340      ;
; -0.389 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                             ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.340      ;
; -0.389 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                             ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.340      ;
; -0.389 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                             ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.340      ;
; -0.389 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                             ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.340      ;
; -0.389 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                             ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.340      ;
; -0.389 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                             ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.340      ;
; -0.389 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                             ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.340      ;
; -0.383 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_STOP_BIT ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data            ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.332      ;
; -0.381 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[2]   ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.332      ;
; -0.375 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.128      ;
; -0.375 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.128      ;
; -0.375 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.128      ;
; -0.374 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_PARITY   ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.127      ;
; -0.370 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START    ; clock_i      ; clock_i     ; 1.000        ; -0.234     ; 1.123      ;
; -0.369 ; reg_ctrl:reg_ctrl_inst|array_reg[1][1]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]                            ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.320      ;
; -0.366 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[1]                        ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]                            ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.317      ;
; -0.362 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_data_s[5]         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_s                 ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.313      ;
; -0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][0] ; clock_i      ; clock_i     ; 1.000        ; 0.140      ; 1.485      ;
; -0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][3] ; clock_i      ; clock_i     ; 1.000        ; 0.140      ; 1.485      ;
; -0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][6] ; clock_i      ; clock_i     ; 1.000        ; 0.140      ; 1.485      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_i'                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START    ; clock_i      ; clock_i     ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][3] ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[3]   ; clock_i      ; clock_i     ; 0.000        ; 0.217      ; 0.482      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s   ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.PARITY_GEN    ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.PARITY_GEN    ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN      ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN      ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN  ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s    ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s     ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]         ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]         ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]         ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]         ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]         ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]         ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]         ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]         ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|parity_value         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|parity_value         ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[2]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[2]   ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][2] ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[2]   ; clock_i      ; clock_i     ; 0.000        ; 0.217      ; 0.488      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s         ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s         ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s            ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s     ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]   ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]   ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s      ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s      ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reg_ctrl:reg_ctrl_inst|check_on_s                                  ; reg_ctrl:reg_ctrl_inst|check_on_s                                  ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                             ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                             ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START    ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_PARITY   ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_PARITY   ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit         ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit         ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]          ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]          ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_STOP_BIT ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_STOP_BIT ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[4]   ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[4]                            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[6]   ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[6]                            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[1]   ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[1]                            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[7]   ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[7]                            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP          ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP          ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]   ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]   ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]          ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.314      ;
; 0.202 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[7]      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[7]      ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.322      ;
; 0.209 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[8]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[8]           ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|reg_data_valid_s ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.332      ;
; 0.215 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]   ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.335      ;
; 0.216 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s    ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s     ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.337      ;
; 0.220 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP          ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE          ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.340      ;
; 0.230 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[4]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[4]   ; clock_i      ; clock_i     ; 0.000        ; 0.059      ; 0.373      ;
; 0.233 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[6]                            ; reg_ctrl:reg_ctrl_inst|array_reg[3][6]                             ; clock_i      ; clock_i     ; 0.000        ; 0.219      ; 0.536      ;
; 0.237 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][5] ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[5]   ; clock_i      ; clock_i     ; 0.000        ; 0.217      ; 0.538      ;
; 0.243 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[3][2]                             ; clock_i      ; clock_i     ; 0.000        ; 0.219      ; 0.546      ;
; 0.244 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[7]                            ; reg_ctrl:reg_ctrl_inst|array_reg[3][7]                             ; clock_i      ; clock_i     ; 0.000        ; 0.219      ; 0.547      ;
; 0.246 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][0] ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[0]   ; clock_i      ; clock_i     ; 0.000        ; 0.217      ; 0.547      ;
; 0.247 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[0]   ; clock_i      ; clock_i     ; 0.000        ; 0.238      ; 0.569      ;
; 0.248 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[3]                            ; reg_ctrl:reg_ctrl_inst|array_reg[3][3]                             ; clock_i      ; clock_i     ; 0.000        ; 0.219      ; 0.551      ;
; 0.251 ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[4]                            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.372      ;
; 0.253 ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[7]                            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[5]                            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]   ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[6]                            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.376      ;
; 0.260 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]  ; clock_i      ; clock_i     ; 0.000        ; 0.234      ; 0.578      ;
; 0.263 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]  ; clock_i      ; clock_i     ; 0.000        ; 0.234      ; 0.581      ;
; 0.267 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s   ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.388      ;
; 0.269 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[2]                            ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                             ; clock_i      ; clock_i     ; 0.000        ; 0.220      ; 0.573      ;
; 0.273 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[6]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[6]   ; clock_i      ; clock_i     ; 0.000        ; 0.059      ; 0.416      ;
; 0.273 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[3]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[3]   ; clock_i      ; clock_i     ; 0.000        ; 0.059      ; 0.416      ;
; 0.273 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[0]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[0]   ; clock_i      ; clock_i     ; 0.000        ; 0.059      ; 0.416      ;
; 0.275 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[7]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[7]   ; clock_i      ; clock_i     ; 0.000        ; 0.059      ; 0.418      ;
; 0.275 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[1]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[1]   ; clock_i      ; clock_i     ; 0.000        ; 0.059      ; 0.418      ;
; 0.279 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s   ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s   ; reg_ctrl:reg_ctrl_inst|start_rw_i_s                                ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.400      ;
; 0.280 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]          ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.400      ;
; 0.284 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|data_valid_o_ss                             ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.404      ;
; 0.290 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]  ; clock_i      ; clock_i     ; 0.000        ; 0.044      ; 0.418      ;
; 0.291 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[0]   ; clock_i      ; clock_i     ; 0.000        ; 0.217      ; 0.592      ;
; 0.291 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]  ; clock_i      ; clock_i     ; 0.000        ; 0.044      ; 0.419      ;
; 0.292 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[3]   ; clock_i      ; clock_i     ; 0.000        ; 0.217      ; 0.593      ;
; 0.292 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[2]   ; clock_i      ; clock_i     ; 0.000        ; 0.217      ; 0.593      ;
; 0.293 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]  ; clock_i      ; clock_i     ; 0.000        ; 0.044      ; 0.421      ;
; 0.294 ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[2]                            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[0]                            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]                            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[3]                            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[5]                            ; reg_ctrl:reg_ctrl_inst|array_reg[3][5]                             ; clock_i      ; clock_i     ; 0.000        ; 0.219      ; 0.600      ;
; 0.297 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[3]           ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_STOP_BIT ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit         ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[5]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[5]           ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]           ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[4]      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[4]      ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[1]      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[1]      ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[2]      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[2]      ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]           ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]  ; clock_i      ; clock_i     ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.420      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.905   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  clock_i         ; -1.905   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -262.075 ; 0.0   ; 0.0      ; 0.0     ; -236.252            ;
;  clock_i         ; -262.075 ; 0.000 ; N/A      ; N/A     ; -236.252            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx_uart_o     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock_i                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx_uart_i               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_uart_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_uart_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_uart_o     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock_i    ; clock_i  ; 1966     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock_i    ; clock_i  ; 1966     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 233   ; 233  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; clock_i ; clock_i ; Base ; Constrained ;
+---------+---------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_uart_i  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx_uart_o   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_uart_i  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx_uart_o   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Aug 31 12:35:16 2019
Info: Command: quartus_sta pinball -c pinball
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pinball.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_i clock_i
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.905
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.905            -262.075 clock_i 
Info (332146): Worst-case hold slack is 0.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.343               0.000 clock_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -223.000 clock_i 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.599
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.599            -214.660 clock_i 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 clock_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -223.000 clock_i 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.617
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.617             -56.925 clock_i 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 clock_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -236.252 clock_i 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4784 megabytes
    Info: Processing ended: Sat Aug 31 12:35:17 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


