Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3F92E4570FE
	for <devicetree@vger.kernel.org>; Tue,  1 Sep 2026 07:21:20 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1788247283; cv=none; b=EPeDNH3iUTwhE9Vn8x3Dl/uf+tOGaEU5eWz7kLnC+jN0idzueBpYgO7z6s+8sIYbxy4AZ3feNWyzRbggsuECTZ8U1jDJn4dEp6b4QCeRVnbP0rh+I+eQ1pazCznZOA9K5oY9n0XGFu8nePtz1tdwNubcwayl7txpco0/JkRmfWM=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1788247283; c=relaxed/simple;
	bh=QU0jsatRvUpSD2qAXK7xjuUZ4fa1ontKoCWpNceBOX4=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=DEnWm8nxaXc7Z5oYSyqsqqiqNR2C41pL270nvu4LVOKnItVe1odY/duCBSET/VCM70G1TFF5mFbb1WDPw5yLsvyG6GSPlanfCL8Jis5f9WK2kqt9zvKpAiI3+WafseC00isdAWtRJ0U6FhrnrlQeKF5eb5msbZW4eHHpVC1i5JE=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=KNEIrAKm; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=UmYC/o3n; arc=none smtp.client-ip=205.220.180.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="KNEIrAKm";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="UmYC/o3n"
Received: from pps.filterd (m0279869.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 68179CAu2061528
	for <devicetree@vger.kernel.org>; Tue, 1 Sep 2026 07:21:20 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-type:date:from:in-reply-to:message-id:mime-version
	:references:subject:to; s=qcppdkim1; bh=qbzlp9SMSko7PidhSJnkg6//
	wcnQvTw7pNx2Odv6V3k=; b=KNEIrAKmiYBgGr52uNJLFUYWgWwqDlXRi24zChWI
	EBvzX+j8awoDxJws0XU1e2ZcxXa+uXMSin3fJ1w0voMmz+z3Nku7k5kGhthXcxbJ
	gda+vuP9SH5W007u5Yrj0ETj8af/9F24S0d53Phy29v73UyZFFgGEq5f/3tFH+gd
	cJO28OIQJhEBVYSLasGWTHIApcAjiZpmRv06S2ouJUDdY1xUeTR0bgBx4R4odf4s
	DM8nYLKfFLHTNCM/btvuOakR47DM7CTV9gpshjaiAgJMBL6dVBJNg2/ZyRx656kS
	YmF3e24k3lz1OZ649olRmQnFG2cjH027ojQRiIsdIz4VYA==
Received: from mail-qk1-f200.google.com (mail-qk1-f200.google.com [209.85.222.200])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4gdqbh0qsu-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <devicetree@vger.kernel.org>; Tue, 01 Sep 2026 07:21:19 +0000 (GMT)
Received: by mail-qk1-f200.google.com with SMTP id af79cd13be357-93903622880so139495185a.0
        for <devicetree@vger.kernel.org>; Tue, 01 Sep 2026 00:21:19 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1788247279; x=1788852079; darn=vger.kernel.org;
        h=in-reply-to:content-disposition:content-type:mime-version
         :references:message-id:subject:cc:to:from:date:from:to:cc:subject
         :date:message-id:reply-to:content-type;
        bh=qbzlp9SMSko7PidhSJnkg6//wcnQvTw7pNx2Odv6V3k=;
        b=UmYC/o3n8XaUH0Dl1vLVctNECkgmsLCWeMAW6UX/KffwXyePs2jsWDfb2+WHjvnsF7
         J4+/lckuf+w3W9FVsjcv0NmUocZLjQukwGhGSHHQpRyQCbrHSdoT1fUn7FInLkExIO8z
         PPCjQ3qKhnlz/tV2okufmlQMHtbgxGUzd9jfHvbsKjSRX/vWQIY5RSuAuGNBGSopTR9E
         NnKNc97MUxRnVODjkal8z3K9fCbQbD/ssxx690AVrFmhZmNBTX1PgvLPOWMYQsMNb7ZR
         eXATFr5+34sjP7FHJA7tdL+cjB5LF7m/dvuVr14MxZ5jz1y4PzFLHiXRNsgOkTdDPkzL
         Z93g==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1788247279; x=1788852079;
        h=in-reply-to:content-disposition:content-type:mime-version
         :references:message-id:subject:cc:to:from:date:x-gm-gg
         :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to
         :content-type;
        bh=qbzlp9SMSko7PidhSJnkg6//wcnQvTw7pNx2Odv6V3k=;
        b=NjuddWxC0K5uZL1ywjuGtrDdGvG7bqHGTxFNdzOSW4eXczMTcf0e94p3ZRuDlJO5U9
         rlOmTwmUj3uROk9gQQvJtac14BuTqfsnl4ldQxKa5WNSijP9OuqNZUEbXDlffgFDHUsy
         XEtKBsSRepP/tPAb+4YrNju2VmH0RicTIWzf4d6uwbF3+Rpo+CYXBslkcLxjLuraMzJ5
         8kj6m8w1oAGJLTVGkcP8gl8P0f1i+OFmcAsk4Z/jLL3kuEB360Uxwm5ORIb7wr8UBA4y
         lV/nvGcLGkp05jWhCYjBsLxx0RXNvfqZGZuDR6YwSPY8HRxd2npRPatPnZwSUuSdUhtj
         6AaA==
X-Forwarded-Encrypted: i=1; AHgh+RoLnb8yp/ffyox8DBUfxZCpndQqVURfxpZffl40BC5pZjb0KtzQeGRFJYsXYhi8Mgy12DCErq+9/VvF@vger.kernel.org
X-Gm-Message-State: AFuF++l9bqfrDtNqM+nESyoed6BEAdShRHRZ7L7xmf0fuCcmPk9eaFy7
	QAS1uPhYxL8x7JGdY7CbC2StS+uMFdl5jaMy9p5PzNiU/OeZTLKXjyO7DQ4lJ1pu2khyeFndHCe
	JoKdpP/hHptlhXX2MOeQGXxMcOhWRQstHggfwBrr3L31mXGZ8Y0odXoAQx52GM0yt
X-Gm-Gg: AR+sD13ZQaVfvYk4uwhPlppZ+NP1/y4+6xAYhc4GZtzNQMp0jYba7aYvJ/DeRaf08VJ
	Zh7f12CP4rQNn4vXWUfCde9trMOyGpisd6dAFphLPX2dYkNq4X7S230Mb9sDRguCVc1qfAwjME4
	IIrCbAq2hPdedyZ3DSGQCimz8btUXDkxFWd9A/gkv414ahQA9LPn2GMimr3TnZrNtTRuxkPFi7u
	/Y1/rx46BpPjmIKXvTGWdGeP9nSSHHlC1+qPg5hxWt9zKRQYddOD0m4h2RZfW6nb2CEbQ7U1WTs
	V02a6Rr02sxLDeg0vKficC8Ki4kPCbQg3ksCMdZk4vJ+1HxVpI+rKDN1e7M55RZ1NHYCP4mTmTl
	gRe8uSN0vyugvxIo=
X-Received: by 2002:a05:620a:84c7:b0:939:4bee:f84b with SMTP id af79cd13be357-9394beeff4dmr445367585a.9.1788247279131;
        Tue, 01 Sep 2026 00:21:19 -0700 (PDT)
X-Received: by 2002:a05:620a:84c7:b0:939:4bee:f84b with SMTP id af79cd13be357-9394beeff4dmr445361285a.9.1788247278504;
        Tue, 01 Sep 2026 00:21:18 -0700 (PDT)
Received: from oss.qualcomm.com ([86.121.170.178])
        by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49cdce0b401sm45924505e9.3.2026.09.01.00.21.15
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Tue, 01 Sep 2026 00:21:17 -0700 (PDT)
Date: Tue, 1 Sep 2026 10:21:14 +0300
From: Abel Vesa <abel.vesa@oss.qualcomm.com>
To: Sreeshankar K <sreeshankar0910@gmail.com>
Cc: andersson@kernel.org, sboyd@kernel.org, bmasney+clk@redhat.com,
        jbrunet+clk@baylibre.com, robh@kernel.org, krzk+dt@kernel.org,
        conor+dt@kernel.org, rafael@kernel.org, viresh.kumar@linaro.org,
        konradybcio@kernel.org, tglx@kernel.org, ulfh@kernel.org,
        radu@rendec.net, taniya.das@oss.qualcomm.com, danila@mainlining.org,
        davidwronek@gmail.com, mani@kernel.org, robimarko@gmail.com,
        linux@gurudas.dev, linux-arm-msm@vger.kernel.org,
        linux-clk@vger.kernel.org, devicetree@vger.kernel.org,
        linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org
Subject: Re: [PATCH v8 04/12] clk: qcom: Add Global Clock Controller (GCC)
 driver for SM7250
Message-ID: <fyzo7furxfsreajgefuimfdpkkulxvwxf76plc5o6kjv7bgdym@2pah3t7yfiw7>
References: <20260901070717.20513-1-sreeshankar0910@gmail.com>
 <20260901070717.20513-5-sreeshankar0910@gmail.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20260901070717.20513-5-sreeshankar0910@gmail.com>
X-Proofpoint-Spam-Info: AW1haW4tMjYwOTAxMDA2NSBTYWx0ZWRfX2WHCOuJUlExh
 s5YkZHTzF2C5bjTlXCXYB9q4FCVkJrb7N7PRGkIA7JmAMiZMNMoYggzY+KEYskmGQryfAhKmsto
 BlluziYus+by5QehuIT+xdW1N868K3w=
X-Authority-Analysis: v=2.4 cv=R9wz39RX c=1 sm=1 tr=0 ts=6a967cef cx=c_pps
 a=hnmNkyzTK/kJ09Xio7VxxA==:117 a=G5ilVN+faPP2Ze1SHB4iFQ==:17
 a=kj9zAlcOel0A:10 a=VdqzKS8jKosA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22
 a=pGLkceISAAAA:8 a=7xdfmJvTUVrkudBNT9YA:9 a=CjuIK1q_8ugA:10
 a=PEH46H7Ffwr30OY-TuGO:22
X-Proofpoint-GUID: vzuc1qAGkiVrBTtKYB4uBrUeGLz_kWop
X-Proofpoint-ORIG-GUID: vzuc1qAGkiVrBTtKYB4uBrUeGLz_kWop
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTAxMDA2NSBTYWx0ZWRfX+upZrNlkngRN
 KZOoRzOMxymVFW1bVaeB7pSL6rbDuGH7WHLoDuiCQDUdlBfNkZC9Rs5g4CYerjhmrtuJB7sKdzX
 /HURoBZuRsQY4wiBBwgQ+yCYnne9NLtUj/BRzFKTmGaLfzm4aD1WUbb/Hfeq2MPxHZ6ELXEycqU
 r0Bm92DaB++1ETlCF//OvwuhYbZyNoq7smGR7oucF+KbS+oPbdA8acqcXqpwkBa4b5gNz716eBo
 5qrbgBPCQhIPzW4F4CdVVhDCBzf49+Ed1mZOXREp26ejJqCeDPyibXY0GddppZD0RwkFsDHqXME
 QVOe/mnutd3zloE8w4maPWQDuKwJLEk2BmQJSWm0PBxjN20rxuK89PJrsI0DKTRBxy7vkP5l+Y4
 FV8rsS1wjcZV/CsYIsx91WGVQ9SrcMiArAg52DU/osb/M6RD0wG8iWCVN0X8pSFs3LPBONUqCJC
 fKhwV5EFMZsbkysDgJg==
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49
 definitions=2026-09-01_02,2026-08-31_01,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 bulkscore=0 adultscore=0 clxscore=1015 phishscore=0 suspectscore=0
 malwarescore=0 lowpriorityscore=0 impostorscore=0 spamscore=0
 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc=
 route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606150000
 definitions=main-2609010065

On 26-09-01 07:07:09, Sreeshankar K wrote:
> Add support for the global clock controller found on SM7250
> based devices.
> 
> Signed-off-by: Sreeshankar K <sreeshankar0910@gmail.com>
> ---
>  drivers/clk/qcom/Kconfig      |    9 +
>  drivers/clk/qcom/Makefile     |    1 +
>  drivers/clk/qcom/gcc-sm7250.c | 2275 +++++++++++++++++++++++++++++++++
>  3 files changed, 2285 insertions(+)
>  create mode 100644 drivers/clk/qcom/gcc-sm7250.c
> 

[...]

> diff --git a/drivers/clk/qcom/gcc-sm7250.c b/drivers/clk/qcom/gcc-sm7250.c
> new file mode 100644
> index 000000000..0d548fe4a
> --- /dev/null
> +++ b/drivers/clk/qcom/gcc-sm7250.c
> @@ -0,0 +1,2275 @@
> +// SPDX-License-Identifier: GPL-2.0-only
> +/*
> + * Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.
> + * Copyright (c) 2026, Sreeshankar K <sreeshankar0910@gmail.com>
> + */

[...]

> +
> +static struct clk_alpha_pll gpll0 = {
> +	.offset = 0x0,
> +	.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],
> +	.clkr = {
> +		.enable_reg = 0x52010,
> +		.enable_mask = BIT(0),
> +		.hw.init = &(struct clk_init_data){

const

I think I already mentioned this for v4.

> +			.name = "gpll0",
> +			.parent_data = &(const struct clk_parent_data){
> +				.index = DT_BI_TCXO,
> +			},
> +			.num_parents = 1,
> +			.ops = &clk_alpha_pll_fixed_lucid_ops,
> +		},
> +	},
> +};
> +
> +static const struct clk_div_table post_div_table_gpll0_out_even[] = {
> +	{ 0x1, 2 },
> +	{ }
> +};
> +
> +static struct clk_alpha_pll_postdiv gpll0_out_even = {
> +	.offset = 0x0,
> +	.post_div_shift = 8,
> +	.post_div_table = post_div_table_gpll0_out_even,
> +	.num_post_div = ARRAY_SIZE(post_div_table_gpll0_out_even),
> +	.width = 4,
> +	.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],
> +	.clkr.hw.init = &(struct clk_init_data){

Same here and everywhere else.

> +		.name = "gpll0_out_even",
> +		.parent_hws = (const struct clk_hw*[]){
> +			&gpll0.clkr.hw,
> +		},
> +		.num_parents = 1,
> +		.ops = &clk_alpha_pll_postdiv_lucid_ops,
> +	},
> +};

[...]
