var dir_3da4cf0d8582bc897be6864cae72e9ae =
[
    [ "PltfCpu.hpp", "PltfCpu_8hpp.html", [
      [ "PltfCpu", "classalpaka_1_1PltfCpu.html", "classalpaka_1_1PltfCpu" ],
      [ "DevType< PltfCpu >", "structalpaka_1_1trait_1_1DevType_3_01PltfCpu_01_4.html", "structalpaka_1_1trait_1_1DevType_3_01PltfCpu_01_4" ],
      [ "GetDevByIdx< PltfCpu >", "structalpaka_1_1trait_1_1GetDevByIdx_3_01PltfCpu_01_4.html", "structalpaka_1_1trait_1_1GetDevByIdx_3_01PltfCpu_01_4" ],
      [ "GetDevCount< PltfCpu >", "structalpaka_1_1trait_1_1GetDevCount_3_01PltfCpu_01_4.html", "structalpaka_1_1trait_1_1GetDevCount_3_01PltfCpu_01_4" ]
    ] ],
    [ "PltfCpuSyclIntel.hpp", "PltfCpuSyclIntel_8hpp.html", null ],
    [ "PltfCudaRt.hpp", "PltfCudaRt_8hpp.html", "PltfCudaRt_8hpp" ],
    [ "PltfFpgaSyclIntel.hpp", "PltfFpgaSyclIntel_8hpp.html", null ],
    [ "PltfFpgaSyclXilinx.hpp", "PltfFpgaSyclXilinx_8hpp.html", null ],
    [ "PltfGenericSycl.hpp", "PltfGenericSycl_8hpp.html", null ],
    [ "PltfGpuSyclIntel.hpp", "PltfGpuSyclIntel_8hpp.html", null ],
    [ "PltfHipRt.hpp", "PltfHipRt_8hpp.html", null ],
    [ "PltfUniformCudaHipRt.hpp", "PltfUniformCudaHipRt_8hpp.html", [
      [ "PltfUniformCudaHipRt", "classalpaka_1_1PltfUniformCudaHipRt.html", "classalpaka_1_1PltfUniformCudaHipRt" ],
      [ "DevType< PltfUniformCudaHipRt< TApi > >", "structalpaka_1_1trait_1_1DevType_3_01PltfUniformCudaHipRt_3_01TApi_01_4_01_4.html", "structalpaka_1_1trait_1_1DevType_3_01PltfUniformCudaHipRt_3_01TApi_01_4_01_4" ],
      [ "GetDevByIdx< PltfUniformCudaHipRt< TApi > >", "structalpaka_1_1trait_1_1GetDevByIdx_3_01PltfUniformCudaHipRt_3_01TApi_01_4_01_4.html", "structalpaka_1_1trait_1_1GetDevByIdx_3_01PltfUniformCudaHipRt_3_01TApi_01_4_01_4" ],
      [ "GetDevCount< PltfUniformCudaHipRt< TApi > >", "structalpaka_1_1trait_1_1GetDevCount_3_01PltfUniformCudaHipRt_3_01TApi_01_4_01_4.html", "structalpaka_1_1trait_1_1GetDevCount_3_01PltfUniformCudaHipRt_3_01TApi_01_4_01_4" ]
    ] ],
    [ "Traits.hpp", "pltf_2Traits_8hpp.html", "pltf_2Traits_8hpp" ]
];