
Efinix FPGA Placement and Routing.
Version: 2023.1.150 
Compiled: Jun 23 2023.

Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T85F324" ...

***** Beginning stage routing graph generation ... *****
Read ipin pattern from /home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/arch/./ipin_oph.xml
Finished parsing ipin pattern file '/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/arch/./ipin_oph.xdb'.
Finished parsing switch_block file '/home/prapti/Downloads/Efinity/efinity-2023.1.150-ubuntu-x64/efinity/2023.1/arch/./sb_connectivity_subset.xdb'.
BuildGraph process took 31.7809 seconds.
	BuildGraph process took 13.3 seconds (approximately) in total CPU time.
BuildGraph process virtual memory usage: begin = 827.62 MB, end = 2881.08 MB, delta = 2053.46 MB
BuildGraph process resident set memory usage: begin = 244.444 MB, end = 2297.82 MB, delta = 2053.38 MB
	BuildGraph process peak resident set memory usage = 2746.64 MB
check rr_graph process took 0.757877 seconds.
	check rr_graph process took 0.43 seconds (approximately) in total CPU time.
check rr_graph process virtual memory usage: begin = 3037.02 MB, end = 3063.01 MB, delta = 25.992 MB
check rr_graph process resident set memory usage: begin = 2453.85 MB, end = 2479.96 MB, delta = 26.112 MB
	check rr_graph process peak resident set memory usage = 2746.64 MB
Generated 6653381 RR nodes and 25233835 RR edges
This design has 0 global control net(s). See /home/prapti/git_file/UART_RX_TX_DEMO/outflow/UART_DEMO.route.rpt for details.
Routing graph took 33.8219 seconds.
	Routing graph took 14.04 seconds (approximately) in total CPU time.
Routing graph virtual memory usage: begin = 827.62 MB, end = 2907.07 MB, delta = 2079.45 MB
Routing graph resident set memory usage: begin = 244.188 MB, end = 2324.2 MB, delta = 2080.01 MB
	Routing graph peak resident set memory usage = 2746.64 MB
***** Ending stage routing graph generation *****

***** Beginning stage routing ... *****

No SDC file found.  Using default timing constraint of 1 ns.
NOTE:  Use --sdc_file <SDC_FILE> to override this behavior.


 ---------      -------     --------------      -------------
 Iteration      Overuse     Crit Path (ns)      Calc Time (s)
 ---------      -------     --------------      -------------
         1          278              6.652              0.317
         2          109              6.574              0.131
         3           43              6.574              0.126
         4           24              6.574              0.125
         5           12              6.574              0.125
         6            5              6.574              0.128
         7            0              6.574              0.122

Successfully routed netlist after 7 routing iterations and 188818 heapops
Completed net delay value cross check successfully.

***** Beginning stage routing check ... *****
***** Ending stage routing check *****


Serial number (magic cookie) for the routing is: 948945284
Netlist fully routed.

Successfully created FPGA route file '/home/prapti/git_file/UART_RX_TX_DEMO/outflow/UART_DEMO.route'
Routing took 3.83674 seconds.
	Routing took 2.02 seconds (approximately) in total CPU time.
Routing virtual memory usage: begin = 2907.07 MB, end = 2907.07 MB, delta = 0 MB
Routing resident set memory usage: begin = 2324.2 MB, end = 2324.58 MB, delta = 0.384 MB
	Routing peak resident set memory usage = 2746.64 MB
***** Ending stage routing *****

***** Beginning stage final timing analysis ... *****

No SDC file found.  Using default timing constraint of 1 ns.
NOTE:  Use --sdc_file <SDC_FILE> to override this behavior.

Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
   i_clk        6.730        148.588         (R-R)

Geomean max period: 6.730

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
     i_clk            i_clk            1.000            -5.730           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
     i_clk            i_clk            0.000            0.307            (R-R)

WARNING(1): Clock domain between i_clk (rising) and i_clk (rising) may not meet (slack: -5.730 ns) the setup (max) timing requirement

Write Timing Report to "/home/prapti/git_file/UART_RX_TX_DEMO/outflow/UART_DEMO.timing.rpt" ...
final timing analysis took 0.0607726 seconds.
	final timing analysis took 0.06 seconds (approximately) in total CPU time.
final timing analysis virtual memory usage: begin = 2907.07 MB, end = 2907.07 MB, delta = 0 MB
final timing analysis resident set memory usage: begin = 2324.58 MB, end = 2324.71 MB, delta = 0.128 MB
	final timing analysis peak resident set memory usage = 2746.64 MB
***** Ending stage final timing analysis *****

***** Beginning stage bitstream generation ... *****
Reading core interface constraints from '/home/prapti/git_file/UART_RX_TX_DEMO/outflow/UART_DEMO.interface.csv'.
Successfully processed interface constraints file "/home/prapti/git_file/UART_RX_TX_DEMO/outflow/UART_DEMO.interface.csv".
Finished writing bitstream file /home/prapti/git_file/UART_RX_TX_DEMO/work_pnr/UART_DEMO.lbf.
Bitstream generation took 2.27586 seconds.
	Bitstream generation took 2.12 seconds (approximately) in total CPU time.
Bitstream generation virtual memory usage: begin = 2907.07 MB, end = 2954.35 MB, delta = 47.28 MB
Bitstream generation resident set memory usage: begin = 2324.71 MB, end = 2372.46 MB, delta = 47.748 MB
	Bitstream generation peak resident set memory usage = 2746.64 MB
***** Ending stage bitstream generation *****

The entire flow of EFX_PNR took 47.0709 seconds.
	The entire flow of EFX_PNR took 25.3 seconds (approximately) in total CPU time.
The entire flow of EFX_PNR virtual memory usage: begin = 169.092 MB, end = 2018.72 MB, delta = 1849.63 MB
The entire flow of EFX_PNR resident set memory usage: begin = 29.568 MB, end = 1436.82 MB, delta = 1407.26 MB
	The entire flow of EFX_PNR peak resident set memory usage = 2746.64 MB
