`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module EC_4_REF_SOFT_ROM_3(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 14;
localparam ROM_DEP = 128;
localparam ROM_ADDR = 7;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		7'd0: data <= 14'b01001011110000;
		7'd1: data <= 14'b01001010011011;
		7'd2: data <= 14'b01001011100000;
		7'd3: data <= 14'b01001011001001;
		7'd4: data <= 14'b01001011011000;
		7'd5: data <= 14'b01000111111010;
		7'd6: data <= 14'b01001011000011;
		7'd7: data <= 14'b01001011010110;
		7'd8: data <= 14'b01001011011101;
		7'd9: data <= 14'b01001011010011;
		7'd10: data <= 14'b01001010001111;
		7'd11: data <= 14'b01001000111000;
		7'd12: data <= 14'b01001011011101;
		7'd13: data <= 14'b01001100000001;
		7'd14: data <= 14'b01001100011001;
		7'd15: data <= 14'b01001010110101;
		7'd16: data <= 14'b01010111011001;
		7'd17: data <= 14'b01001010100101;
		7'd18: data <= 14'b01001011001100;
		7'd19: data <= 14'b01001100000001;
		7'd20: data <= 14'b01001100000010;
		7'd21: data <= 14'b01001011100111;
		7'd22: data <= 14'b01001100001000;
		7'd23: data <= 14'b01001011111000;
		7'd24: data <= 14'b01001010010011;
		7'd25: data <= 14'b01010101001011;
		7'd26: data <= 14'b01001001110111;
		7'd27: data <= 14'b01001010100101;
		7'd28: data <= 14'b01001010111111;
		7'd29: data <= 14'b01001011000011;
		7'd30: data <= 14'b01001100111010;
		7'd31: data <= 14'b01001010101101;
		7'd32: data <= 14'b01001011100111;
		7'd33: data <= 14'b01001101100101;
		7'd34: data <= 14'b01001001110000;
		7'd35: data <= 14'b01001010111010;
		7'd36: data <= 14'b01001011010100;
		7'd37: data <= 14'b01001011001000;
		7'd38: data <= 14'b01001001101100;
		7'd39: data <= 14'b01001011111110;
		7'd40: data <= 14'b01001011101010;
		7'd41: data <= 14'b01001011100000;
		7'd42: data <= 14'b01001010100111;
		7'd43: data <= 14'b01001011001110;
		7'd44: data <= 14'b01001001011100;
		7'd45: data <= 14'b01001001010101;
		7'd46: data <= 14'b01001100110010;
		7'd47: data <= 14'b01001011100110;
		7'd48: data <= 14'b01001010010000;
		7'd49: data <= 14'b01001001101100;
		7'd50: data <= 14'b01001011010011;
		7'd51: data <= 14'b01001100011111;
		7'd52: data <= 14'b01001011001100;
		7'd53: data <= 14'b01001001101010;
		7'd54: data <= 14'b01001100000010;
		7'd55: data <= 14'b01001100001000;
		7'd56: data <= 14'b01010111001011;
		7'd57: data <= 14'b01001010100000;
		7'd58: data <= 14'b01001010010010;
		7'd59: data <= 14'b01001100101001;
		7'd60: data <= 14'b01001010100101;
		7'd61: data <= 14'b01001011110100;
		7'd62: data <= 14'b01001100000100;
		7'd63: data <= 14'b01001010000000;
		7'd64: data <= 14'b01001100101011;
		7'd65: data <= 14'b01001011010010;
		7'd66: data <= 14'b01001011011000;
		7'd67: data <= 14'b01001011000011;
		7'd68: data <= 14'b01001100010100;
		7'd69: data <= 14'b01000111100111;
		7'd70: data <= 14'b01001011100000;
		7'd71: data <= 14'b01001100011000;
		7'd72: data <= 14'b01001011000000;
		7'd73: data <= 14'b01001011001000;
		7'd74: data <= 14'b01010101101100;
		7'd75: data <= 14'b01001010100111;
		7'd76: data <= 14'b01001100101001;
		7'd77: data <= 14'b01001011000011;
		7'd78: data <= 14'b01001011110111;
		7'd79: data <= 14'b01001011100111;
		7'd80: data <= 14'b01001001011011;
		7'd81: data <= 14'b01001001111010;
		7'd82: data <= 14'b01001100000001;
		7'd83: data <= 14'b01001001101011;
		7'd84: data <= 14'b01001011101010;
		7'd85: data <= 14'b01001010111110;
		7'd86: data <= 14'b01001100111100;
		7'd87: data <= 14'b01001010101000;
		7'd88: data <= 14'b01001011001101;
		7'd89: data <= 14'b01110101110101;
		7'd90: data <= 14'b01001011100011;
		7'd91: data <= 14'b01001100100111;
		7'd92: data <= 14'b01001010001111;
		7'd93: data <= 14'b01001010110001;
		7'd94: data <= 14'b01001010011010;
		7'd95: data <= 14'b01001010000010;
		7'd96: data <= 14'b01001011000000;
		7'd97: data <= 14'b01001010000011;
		7'd98: data <= 14'b01001011101010;
		7'd99: data <= 14'b01001011110010;
		7'd100: data <= 14'b01001001000010;
		7'd101: data <= 14'b01001011011010;
		7'd102: data <= 14'b01001001010111;
		7'd103: data <= 14'b01001011010100;
		7'd104: data <= 14'b01001011101001;
		7'd105: data <= 14'b01001010110101;
		7'd106: data <= 14'b01010101110010;
		7'd107: data <= 14'b01001010010110;
		7'd108: data <= 14'b01001001101011;
		7'd109: data <= 14'b01001100101001;
		7'd110: data <= 14'b01001010100101;
		7'd111: data <= 14'b01011011111011;
		7'd112: data <= 14'b01001011001011;
		7'd113: data <= 14'b01001011100010;
		7'd114: data <= 14'b01001011001100;
		7'd115: data <= 14'b01001001111111;
		7'd116: data <= 14'b01001010100001;
		7'd117: data <= 14'b01001010101111;
		7'd118: data <= 14'b01001011101100;
		7'd119: data <= 14'b01001010000100;
		7'd120: data <= 14'b01001011001000;
		7'd121: data <= 14'b01001000101001;
		7'd122: data <= 14'b01100010100000;
		7'd123: data <= 14'b01001011000001;
		7'd124: data <= 14'b01001001100010;
		7'd125: data <= 14'b01001010010101;
		7'd126: data <= 14'b01001010011010;
		7'd127: data <= 14'b01001011000100;
		endcase
		end
	end
	assign dout = data;
endmodule
