package soc

import _ "unsafe"

const EXTMEM_ICACHE_ENABLE_S = 0
const EXTMEM_ICACHE_SHUT_IBUS_S = 0
const EXTMEM_ICACHE_SHUT_DBUS_S = 1
const EXTMEM_ICACHE_TAG_MEM_FORCE_ON_S = 0
const EXTMEM_ICACHE_TAG_MEM_FORCE_PD_S = 1
const EXTMEM_ICACHE_TAG_MEM_FORCE_PU_S = 2
const EXTMEM_ICACHE_INVALIDATE_ENA_S = 0
const EXTMEM_ICACHE_SYNC_DONE_S = 1
const EXTMEM_ICACHE_SYNC_ADDR_S = 0
const EXTMEM_ICACHE_SYNC_SIZE_S = 0
const EXTMEM_IBUS_TO_FLASH_START_VADDR_S = 0
const EXTMEM_IBUS_TO_FLASH_END_VADDR_S = 0
const EXTMEM_DBUS_TO_FLASH_START_VADDR_S = 0
const EXTMEM_DBUS_TO_FLASH_END_VADDR_S = 0
const EXTMEM_IBUS_ACS_CNT_CLR_S = 0
const EXTMEM_DBUS_ACS_CNT_CLR_S = 1
const EXTMEM_ICACHE_SYNC_OP_FAULT_INT_ENA_S = 0
const EXTMEM_ICACHE_PRELOAD_OP_FAULT_INT_ENA_S = 1
const EXTMEM_MMU_ENTRY_FAULT_INT_ENA_S = 5
const EXTMEM_IBUS_CNT_OVF_INT_ENA_S = 7
const EXTMEM_DBUS_CNT_OVF_INT_ENA_S = 8
const EXTMEM_ICACHE_SYNC_OP_FAULT_INT_CLR_S = 0
const EXTMEM_ICACHE_PRELOAD_OP_FAULT_INT_CLR_S = 1
const EXTMEM_MMU_ENTRY_FAULT_INT_CLR_S = 5
const EXTMEM_IBUS_CNT_OVF_INT_CLR_S = 7
const EXTMEM_DBUS_CNT_OVF_INT_CLR_S = 8
const EXTMEM_ICACHE_SYNC_OP_FAULT_ST_S = 0
const EXTMEM_ICACHE_PRELOAD_OP_FAULT_ST_S = 1
const EXTMEM_MMU_ENTRY_FAULT_ST_S = 5
const EXTMEM_IBUS_ACS_CNT_OVF_ST_S = 7
const EXTMEM_IBUS_ACS_MISS_CNT_OVF_ST_S = 8
const EXTMEM_DBUS_ACS_CNT_OVF_ST_S = 9
const EXTMEM_DBUS_ACS_FLASH_MISS_CNT_OVF_ST_S = 10
const EXTMEM_CORE0_IBUS_ACS_MSK_IC_INT_ENA_S = 0
const EXTMEM_CORE0_IBUS_WR_IC_INT_ENA_S = 1
const EXTMEM_CORE0_IBUS_REJECT_INT_ENA_S = 2
const EXTMEM_CORE0_DBUS_ACS_MSK_IC_INT_ENA_S = 3
const EXTMEM_CORE0_DBUS_REJECT_INT_ENA_S = 4
const EXTMEM_CORE0_DBUS_WR_IC_INT_ENA_S = 5
const EXTMEM_CORE0_IBUS_ACS_MSK_IC_INT_CLR_S = 0
const EXTMEM_CORE0_IBUS_WR_IC_INT_CLR_S = 1
const EXTMEM_CORE0_IBUS_REJECT_INT_CLR_S = 2
const EXTMEM_CORE0_DBUS_ACS_MSK_IC_INT_CLR_S = 3
const EXTMEM_CORE0_DBUS_REJECT_INT_CLR_S = 4
const EXTMEM_CORE0_DBUS_WR_IC_INT_CLR_S = 5
const EXTMEM_CORE0_IBUS_ACS_MSK_ICACHE_ST_S = 0
const EXTMEM_CORE0_IBUS_WR_ICACHE_ST_S = 1
const EXTMEM_CORE0_IBUS_REJECT_ST_S = 2
const EXTMEM_CORE0_DBUS_ACS_MSK_ICACHE_ST_S = 3
const EXTMEM_CORE0_DBUS_REJECT_ST_S = 4
const EXTMEM_CORE0_DBUS_WR_ICACHE_ST_S = 5
const EXTMEM_CORE0_DBUS_ATTR_S = 0
const EXTMEM_CORE0_DBUS_WORLD_S = 3
const EXTMEM_CORE0_DBUS_VADDR_S = 0
const EXTMEM_CORE0_IBUS_ATTR_S = 0
const EXTMEM_CORE0_IBUS_WORLD_S = 3
const EXTMEM_CORE0_IBUS_VADDR_S = 0
const EXTMEM_CACHE_MMU_FAULT_CONTENT_S = 0
const EXTMEM_CACHE_MMU_FAULT_CODE_S = 10
const EXTMEM_CACHE_MMU_FAULT_VADDR_S = 0
const EXTMEM_CACHE_FLASH_WRAP_AROUND_S = 0
const EXTMEM_CACHE_MMU_MEM_FORCE_ON_S = 0
const EXTMEM_CACHE_MMU_MEM_FORCE_PD_S = 1
const EXTMEM_CACHE_MMU_MEM_FORCE_PU_S = 2
const EXTMEM_ICACHE_STATE_S = 0
const EXTMEM_RECORD_DISABLE_DB_ENCRYPT_S = 0
const EXTMEM_RECORD_DISABLE_G0CB_DECRYPT_S = 1
const EXTMEM_CLK_FORCE_ON_MANUAL_CRYPT_S = 0
const EXTMEM_CLK_FORCE_ON_AUTO_CRYPT_S = 1
const EXTMEM_CLK_FORCE_ON_CRYPT_S = 2
const EXTMEM_ICACHE_PRELOAD_INT_ST_S = 0
const EXTMEM_ICACHE_PRELOAD_INT_ENA_S = 1
const EXTMEM_ICACHE_PRELOAD_INT_CLR_S = 2
const EXTMEM_ICACHE_SYNC_INT_ST_S = 0
const EXTMEM_ICACHE_SYNC_INT_ENA_S = 1
const EXTMEM_ICACHE_SYNC_INT_CLR_S = 2
const EXTMEM_CACHE_MMU_OWNER_S = 0
const EXTMEM_CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_S = 0
const EXTMEM_CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_S = 1
const EXTMEM_CACHE_TRACE_ENA_S = 2
const EXTMEM_CACHE_MMU_PAGE_SIZE_S = 3
const EXTMEM_ICACHE_FREEZE_ENA_S = 0
const EXTMEM_ICACHE_FREEZE_MODE_S = 1
const EXTMEM_ICACHE_FREEZE_DONE_S = 2
const EXTMEM_ICACHE_ATOMIC_OPERATE_ENA_S = 0
const EXTMEM_CACHE_REQUEST_BYPASS_S = 0
const EXTMEM_CLK_EN_S = 0
const EXTMEM_DATE_S = 0
