
---------- Begin Simulation Statistics ----------
final_tick                               15684571605789                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 152735                       # Simulator instruction rate (inst/s)
host_mem_usage                               17363328                       # Number of bytes of host memory used
host_op_rate                                   263676                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4784.70                       # Real time elapsed on the host
host_tick_rate                                6962724                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   730792065                       # Number of instructions simulated
sim_ops                                    1261610510                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033315                       # Number of seconds simulated
sim_ticks                                 33314528457                       # Number of ticks simulated
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests        27867                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1723656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3448318                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     6                       # Number of float alu accesses
system.cpu0.num_fp_insts                            6                       # number of float instructions
system.cpu0.num_fp_register_reads                   7                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  5                       # number of times the floating registers were written
system.cpu0.num_func_calls                          2                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu0.num_int_insts                          24                       # number of integer instructions
system.cpu0.num_int_register_reads                 48                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                15                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            7                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       17     65.38%     65.38% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  1      3.85%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      3.85%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      7.69%     80.77% # Class of executed instruction
system.cpu0.op_class::MemWrite                      1      3.85%     84.62% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  3     11.54%     96.15% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        26                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    2                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         14                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1490309                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         2010                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      2911808                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         2010                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu1.num_fp_insts                           12                       # number of float instructions
system.cpu1.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu1.num_int_insts                          16                       # number of integer instructions
system.cpu1.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            7                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       10     43.48%     43.48% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  4     17.39%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 2      8.70%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.70%     78.26% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     78.26% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  4     17.39%     95.65% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      4.35%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         17                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1822791                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          479                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3636705                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          479                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu2.num_fp_insts                           14                       # number of float instructions
system.cpu2.num_fp_register_reads                  30                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu2.num_int_insts                          12                       # number of integer instructions
system.cpu2.num_int_register_reads                 25                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_mem_refs                            3                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       12     52.17%     52.17% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  5     21.74%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 3     13.04%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  3     13.04%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        23                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           28                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        35229                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          526                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests        71245                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          526                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  10                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   28                       # Number of integer alu accesses
system.cpu3.num_int_insts                          28                       # number of integer instructions
system.cpu3.num_int_register_reads                 54                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                28                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            6                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       20     71.43%     71.43% # Class of executed instruction
system.cpu3.op_class::IntMult                       2      7.14%     78.57% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::MemRead                       6     21.43%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        28                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1200099                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2415639                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       633388                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1344701                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        204891491                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       100633269                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            450592841                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.400174                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.400174                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        146838772                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        84291796                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 101135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1080488                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        46342066                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.803845                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           140953384                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          42843222                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        6366290                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    102915745                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          395                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     45575699                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    503162406                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     98110162                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2942730                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    480593915                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         10928                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       177032                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        985077                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       191879                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        18408                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       699808                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       380680                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        628381160                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            478840406                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.567297                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        356478880                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.786317                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             480076908                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       665312687                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      299891162                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.498911                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.498911                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      2593401      0.54%      0.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    289863242     59.95%     60.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       996881      0.21%     60.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     60.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1282807      0.27%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      3080880      0.64%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       203098      0.04%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     17405167      3.60%     65.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        59472      0.01%     65.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      7601276      1.57%     66.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       597651      0.12%     66.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     17297926      3.58%     70.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt        42879      0.01%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     61562213     12.73%     83.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     36568329      7.56%     90.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     37758770      7.81%     98.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      6622656      1.37%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     483536648                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      103478748                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    201948318                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     97034628                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    108787129                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13850469                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028644                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4052807     29.26%     29.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     29.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        10046      0.07%     29.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        206782      1.49%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            8      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       499418      3.61%     34.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     34.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     34.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        51390      0.37%     34.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     34.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     34.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       338894      2.45%     37.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     37.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3353630     24.21%     61.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1159430      8.37%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3614256     26.09%     95.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       563808      4.07%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     391314968                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    879729215                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    381805778                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    446962977                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         503162390                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        483536648                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           16                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     52569537                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       811308                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     75281345                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     99942463                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.838150                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.689425                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     13952183     13.96%     13.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2662462      2.66%     16.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      5167160      5.17%     21.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6927549      6.93%     28.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9597419      9.60%     38.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12324841     12.33%     50.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15103106     15.11%     65.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     14537242     14.55%     80.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     19670501     19.68%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     99942463                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.833259                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5434574                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2514858                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    102915745                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     45575699                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      236712416                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             9                       # number of misc regfile writes
system.switch_cpus0.numCycles               100043598                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    371                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         50163836                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        40356091                       # number of cc regfile writes
system.switch_cpus1.committedInsts           98673795                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            157697549                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.013882                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.013882                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        120803588                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        60714662                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  41878                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         9238                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        11187405                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.577575                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            36441347                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          10402482                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       20878438                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     26058292                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          504                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     10420857                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    157954323                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     26038865                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        22394                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    157826269                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         88479                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     11146909                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          9756                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     11304116                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents          638                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         1784                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         7454                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        195616430                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            157801990                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.606984                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        118735999                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.577332                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             157813017                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       154225887                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       72996222                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.986308                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.986308                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         7638      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     85413746     54.11%     54.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         2908      0.00%     54.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     54.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      2949515      1.87%     55.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     55.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     55.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     55.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     55.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     55.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     55.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     55.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     55.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     55.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      3421556      2.17%     58.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      1771823      1.12%     59.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     59.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     11186368      7.09%     66.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       376832      0.24%     66.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      2506754      1.59%     68.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      2407415      1.53%     69.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     10941395      6.93%     76.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt       409602      0.26%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      9721612      6.16%     83.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4194763      2.66%     85.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     16327663     10.34%     96.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6209073      3.93%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     157848663                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses       71710604                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    142925799                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     71195493                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes     71385352                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            1549063                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009814                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         812249     52.43%     52.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     52.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     52.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     52.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     52.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     52.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     52.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     52.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     52.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     52.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     52.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     52.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     52.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu         41108      2.65%     55.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     55.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     55.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     55.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     55.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     55.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     55.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     55.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     55.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     55.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        64898      4.19%     59.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        18300      1.18%     60.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        98606      6.37%     66.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     66.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     66.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     66.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     66.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     66.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     66.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     66.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     66.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     66.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     66.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     66.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     66.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        241491     15.59%     82.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         6207      0.40%     82.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       265100     17.11%     99.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite         1104      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      87679484                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    274325562                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     86606497                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     86826318                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         157954314                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        157848663                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       256718                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         3252                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined       438094                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    100001720                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.578459                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.651574                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     68436151     68.43%     68.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2957700      2.96%     71.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      2893085      2.89%     74.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2947872      2.95%     77.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      4000382      4.00%     81.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4312515      4.31%     85.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      4171536      4.17%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4591974      4.59%     94.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      5690505      5.69%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    100001720                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.577799                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads       731175                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       702957                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     26058292                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     10420857                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       64473990                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               100043598                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    227                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        102898285                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        49954906                       # number of cc regfile writes
system.switch_cpus2.committedInsts          174848941                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            266471960                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.572172                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.572172                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        287328418                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       137215176                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  18744                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       189719                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        18033751                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.799432                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            56518304                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          11936185                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       31592024                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     45300399                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          494                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     12336064                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    287522919                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     44582119                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       306527                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    280065201                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        325658                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents        14143                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        189326                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       461258                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          422                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       106617                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        83102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        393718982                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            279958726                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.556090                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        218943208                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.798367                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             280020622                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       231304390                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      106157815                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.747727                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.747727                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass          971      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    137162778     48.92%     48.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1446298      0.52%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      2782120      0.99%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      3958841      1.41%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      1534437      0.55%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     29866327     10.65%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      8698944      3.10%     66.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      1682915      0.60%     66.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     35261206     12.58%     79.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1377522      0.49%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      7941888      2.83%     82.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3736757      1.33%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     36711335     13.09%     97.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      8209389      2.93%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     280371728                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      156178962                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    310841315                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    154413578                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    169900644                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            2173384                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007752                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          34824      1.60%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         47847      2.20%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       246099     11.32%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       128169      5.90%     21.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     21.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     21.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     21.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     21.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     21.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     21.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     21.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     21.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     21.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     21.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     21.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     21.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     21.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        338890     15.59%     36.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       259724     11.95%     48.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       568104     26.14%     74.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       549727     25.29%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     126365179                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    352162797                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    125545148                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    138673507                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         287522919                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        280371728                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21050810                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        62418                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined     21913916                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    100024854                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.803021                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.652611                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     35684927     35.68%     35.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5438287      5.44%     41.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      8407640      8.41%     49.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9214458      9.21%     58.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     12105330     12.10%     70.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     10161445     10.16%     80.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      7999122      8.00%     88.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      4857650      4.86%     93.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      6155995      6.15%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    100024854                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.802495                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      3481453                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       325945                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     45300399                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     12336064                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      109018876                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               100043598                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     85                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        157175014                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       238374832                       # number of cc regfile writes
system.switch_cpus3.committedInsts          207269268                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            386848060                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.482675                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.482675                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads         12836608                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         6851005                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  51243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1744335                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        32524679                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.068314                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            66764653                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           9512102                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        4524282                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     58833134                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        10482                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     10557120                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    428532005                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     57252551                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      4947810                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    407008784                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents           421                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      3193782                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1655445                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      3194275                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        17813                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       562117                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1182218                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        504030689                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            405773790                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.664163                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        334758756                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.055970                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             406898478                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       576761298                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      373562808                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.071789                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.071789                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1790695      0.43%      0.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    320953961     77.91%     78.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult     18132644      4.40%     82.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv        31811      0.01%     82.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd       451091      0.11%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt           14      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       425179      0.10%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc       611472      0.15%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd       703797      0.17%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt       392166      0.10%     83.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       176617      0.04%     83.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult       764817      0.19%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt          448      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     55134617     13.38%     96.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6079404      1.48%     98.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      2780068      0.67%     99.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      3527801      0.86%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     411956602                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       11493449                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     22319327                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     10661090                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     12099649                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            6102650                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.014814                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        5239276     85.85%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd          141      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     85.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu          2906      0.05%     85.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     85.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc          578      0.01%     85.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     85.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     85.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     85.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     85.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     85.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     85.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd         2131      0.03%     85.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     85.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     85.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     85.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        34885      0.57%     86.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     86.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        35726      0.59%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        143155      2.35%     89.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        22550      0.37%     89.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       254088      4.16%     93.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       367214      6.02%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     404775108                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    908780362                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    395112700                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    458133965                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         428532005                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        411956602                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     41683819                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1091488                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined     59271076                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     99992355                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.119881                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.691715                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16966456     16.97%     16.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5829120      5.83%     22.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      7413305      7.41%     30.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10948595     10.95%     41.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8330847      8.33%     49.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     11951361     11.95%     61.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     16959385     16.96%     78.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      9127704      9.13%     87.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     12465582     12.47%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     99992355                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.117771                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      1027079                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2034633                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     58833134                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     10557120                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      133241491                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               100043598                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    206                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    116569181                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       116569183                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            2                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    116580578                       # number of overall hits
system.cpu0.dcache.overall_hits::total      116580580                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3452206                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3452211                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3477085                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3477090                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  16700097852                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16700097852                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  16700097852                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16700097852                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    120021387                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    120021394                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    120057663                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    120057670                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.714286                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.028763                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028763                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.714286                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.028962                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028962                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  4837.514868                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4837.507861                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  4802.901813                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4802.894907                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          277                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          277                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1723289                       # number of writebacks
system.cpu0.dcache.writebacks::total          1723289                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1737434                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1737434                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1737434                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1737434                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1714772                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1714772                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1723809                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1723809                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   7915016061                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7915016061                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   7954781922                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7954781922                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.014287                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014287                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.014358                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014358                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  4615.783358                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4615.783358                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  4614.653898                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4614.653898                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1723289                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     76368235                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       76368237                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3114529                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3114532                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  15033880071                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15033880071                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     79482764                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     79482769                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.600000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.039185                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039185                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  4827.015600                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4827.010951                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1730840                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1730840                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1383689                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1383689                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   6378301980                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6378301980                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017409                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017409                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  4609.635532                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  4609.635532                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     40200946                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      40200946                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            2                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       337677                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       337679                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1666217781                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1666217781                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     40538623                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     40538625                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.008330                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008330                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4934.353779                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4934.324554                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         6594                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         6594                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       331083                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       331083                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1536714081                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1536714081                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.008167                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008167                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4641.476853                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4641.476853                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        11397                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        11397                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        24879                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        24879                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        36276                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        36276                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.685825                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.685825                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         9037                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         9037                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     39765861                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     39765861                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.249118                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.249118                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  4400.338719                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  4400.338719                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          508.074844                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          118304397                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1723801                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.629962                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.595183                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   507.479662                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001162                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.991171                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992334                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        962185161                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       962185161                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           14                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     45555657                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        45555671                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           14                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     45555657                       # number of overall hits
system.cpu0.icache.overall_hits::total       45555671                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          950                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           954                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          950                       # number of overall misses
system.cpu0.icache.overall_misses::total          954                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     69086178                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     69086178                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     69086178                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     69086178                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           18                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     45556607                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     45556625                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           18                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     45556607                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     45556625                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.222222                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.222222                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 72722.292632                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72417.377358                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 72722.292632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72417.377358                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          357                       # number of writebacks
system.cpu0.icache.writebacks::total              357                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           96                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           96                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           96                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           96                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          854                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          854                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          854                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          854                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     60770502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     60770502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     60770502                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     60770502                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 71159.838407                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71159.838407                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 71159.838407                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71159.838407                       # average overall mshr miss latency
system.cpu0.icache.replacements                   357                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           14                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     45555657                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       45555671                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            4                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          950                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          954                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     69086178                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     69086178                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     45556607                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     45556625                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 72722.292632                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72417.377358                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           96                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           96                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          854                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          854                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     60770502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     60770502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 71159.838407                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71159.838407                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          477.770759                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45556529                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              858                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         53096.187646                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.157192                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   474.613567                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.006166                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.926980                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.933146                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        364453858                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       364453858                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1393586                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       468971                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1254675                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           13                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           13                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        331073                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       331073                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1393586                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         2059                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5170916                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5172975                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        76864                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    220613696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           220690560                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                           15                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                    960                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1724672                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.016164                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.126105                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1696795     98.38%     98.38% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               27877      1.62%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1724672                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2296235133                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         856134                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1722076533                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst          292                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1722030                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1722322                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst          292                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1722030                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1722322                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          548                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data         1765                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         2322                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          548                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data         1765                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         2322                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     59062545                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data    185197950                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    244260495                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     59062545                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data    185197950                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    244260495                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          840                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1723795                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1724644                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          840                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1723795                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1724644                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.652381                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.001024                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.001346                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.652381                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.001024                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.001346                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 107778.366788                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 104928.016997                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 105194.011628                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 107778.366788                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 104928.016997                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 105194.011628                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          544                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data         1765                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         2309                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          544                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data         1765                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         2309                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     58653288                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data    184610205                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    243263493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     58653288                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data    184610205                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    243263493                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.647619                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.001024                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.001339                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.647619                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.001024                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.001339                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 107818.544118                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 104595.016997                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 105354.479428                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 107818.544118                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 104595.016997                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 105354.479428                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       468971                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       468971                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       468971                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       468971                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1233117                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1233117                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1233117                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1233117                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           13                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           13                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           13                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           13                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       330644                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       330644                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          426                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          428                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     47629989                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     47629989                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       331070                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       331072                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.001287                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.001293                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 111807.485915                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 111285.021028                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          426                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          426                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     47488131                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     47488131                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.001287                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.001287                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 111474.485915                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 111474.485915                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst          292                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1391386                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1391678                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          548                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data         1339                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         1894                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     59062545                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data    137567961                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    196630506                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          840                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1392725                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1393572                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.652381                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000961                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.001359                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 107778.366788                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 102739.328603                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 103817.585005                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst            4                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          544                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         1339                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         1883                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     58653288                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    137122074                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    195775362                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.647619                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000961                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.001351                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 107818.544118                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 102406.328603                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 103969.921402                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2122.103704                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3426741                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            2318                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs         1478.317947                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     4.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     5.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   526.153560                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  1586.950145                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000977                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.001221                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.128455                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.387439                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.518092                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2318                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         2318                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.565918                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        54830238                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       54830238                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33314518134                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31446.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31446.numOps                      0                       # Number of Ops committed
system.cpu0.thread31446.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     30237608                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        30237609                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     30963922                       # number of overall hits
system.cpu1.dcache.overall_hits::total       30963923                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2596199                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2596205                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3856554                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3856560                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 110831580809                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 110831580809                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 110831580809                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 110831580809                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     32833807                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     32833814                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     34820476                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34820483                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.857143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.079071                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.079071                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.857143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.110755                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.110755                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 42689.940490                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42689.841830                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 28738.500954                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28738.456243                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          790                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    98.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1420638                       # number of writebacks
system.cpu1.dcache.writebacks::total          1420638                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1466501                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1466501                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1466501                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1466501                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1129698                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1129698                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1485349                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1485349                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  44056249982                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  44056249982                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  78228932426                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  78228932426                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.034407                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.034407                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.042657                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.042657                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 38998.254385                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38998.254385                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 52667.038134                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 52667.038134                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1420638                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     20225648                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20225649                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2211527                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2211532                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  96703507692                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  96703507692                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     22437175                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22437181                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.098565                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.098566                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 43727.030098                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43726.931237                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1393577                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1393577                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       817950                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       817950                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  32830494642                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  32830494642                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.036455                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036455                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 40137.532419                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40137.532419                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     10011960                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10011960                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       384672                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       384673                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  14128073117                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  14128073117                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     10396632                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10396633                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.037000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.037000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 36727.583804                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36727.488326                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data        72924                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        72924                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       311748                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       311748                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  11225755340                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11225755340                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.029985                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.029985                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 36009.069312                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36009.069312                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       726314                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       726314                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1260355                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1260355                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      1986669                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      1986669                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.634406                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.634406                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       355651                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       355651                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  34172682444                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  34172682444                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.179019                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.179019                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 96084.876590                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 96084.876590                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.894519                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           32481627                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1421150                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            22.855875                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257078664                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.009171                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.885347                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000018                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999776                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999794                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          352                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        279985014                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       279985014                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     12080775                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12080793                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     12080775                       # number of overall hits
system.cpu1.icache.overall_hits::total       12080793                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          404                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           407                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          404                       # number of overall misses
system.cpu1.icache.overall_misses::total          407                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     37994967                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     37994967                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     37994967                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     37994967                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           21                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     12081179                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12081200                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           21                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     12081179                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12081200                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.142857                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.142857                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 94046.948020                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 93353.727273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 94046.948020                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 93353.727273                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu1.icache.writebacks::total                1                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           60                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           60                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          344                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          344                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          344                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          344                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     33854445                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     33854445                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     33854445                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     33854445                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 98414.084302                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 98414.084302                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 98414.084302                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 98414.084302                       # average overall mshr miss latency
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     12080775                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12080793                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          404                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          407                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     37994967                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     37994967                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     12081179                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12081200                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 94046.948020                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 93353.727273                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           60                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          344                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     33854445                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     33854445                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 98414.084302                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 98414.084302                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          181.053034                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12081140                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              347                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         34815.965418                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   178.053035                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.347760                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.353619                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          345                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         96649947                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        96649947                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1173952                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1315060                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1152235                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        69670                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        69670                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        247546                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       247545                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1173953                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          695                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      4402280                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            4402975                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        22272                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    181874432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           181896704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1046656                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               66985984                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2537825                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000793                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.028146                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2535813     99.92%     99.92% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                2012      0.08%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2537825                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      1915774641                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           5.8                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         343656                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1442922966                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          4.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       372407                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         372408                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       372407                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        372408                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          343                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1048739                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1049091                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          343                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1048739                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1049091                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     33615018                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  75254214789                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  75287829807                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     33615018                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  75254214789                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  75287829807                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          344                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1421146                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1421499                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          344                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1421146                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1421499                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.997093                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.737953                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.738017                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.997093                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.737953                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.738017                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 98002.967930                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 71756.857320                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 71764.822887                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 98002.967930                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 71756.857320                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 71764.822887                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1046656                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1046656                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          343                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1048739                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1049082                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          343                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1048739                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1049082                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     33500799                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  74904985368                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  74938486167                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     33500799                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  74904985368                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  74938486167                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.997093                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.737953                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.738011                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.997093                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.737953                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.738011                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 97669.967930                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 71423.857955                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 71432.439187                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 97669.967930                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 71423.857955                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 71432.439187                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1046656                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       724987                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       724987                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       724987                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       724987                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       695650                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       695650                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       695650                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       695650                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        69669                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        69669                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        69670                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        69670                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000014                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000014                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000014                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        19193                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        19193                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       228352                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       228353                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  10533162627                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  10533162627                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       247545                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       247546                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.922467                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.922467                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 46126.868287                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 46126.666289                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       228352                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       228352                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  10457121744                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  10457121744                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.922467                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.922463                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 45793.869745                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 45793.869745                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       353214                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       353215                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          343                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       820387                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       820738                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     33615018                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  64721052162                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  64754667180                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          344                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1173601                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1173953                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.997093                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.699034                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.699123                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 98002.967930                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 78890.879746                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 78898.098029                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          343                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       820387                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       820730                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     33500799                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  64447863624                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  64481364423                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.997093                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.699034                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.699117                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 97669.967930                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 78557.880152                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 78565.867487                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4084.660578                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           2911803                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1050752                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.771161                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     6.353852                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.011560                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.026875                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     1.915402                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4076.352889                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.001551                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000003                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000007                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000468                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.995203                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.997232                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          353                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         2070                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1673                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        47639648                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       47639648                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33314518134                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31446.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31446.numOps                      0                       # Number of Ops committed
system.cpu1.thread31446.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     51507712                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        51507714                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     51507712                       # number of overall hits
system.cpu2.dcache.overall_hits::total       51507714                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      2551459                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2551460                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      2551459                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2551460                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  25731232677                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25731232677                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  25731232677                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25731232677                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     54059171                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     54059174                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     54059171                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     54059174                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.047198                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.047198                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.047198                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.047198                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 10084.909331                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 10084.905378                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 10084.909331                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 10084.905378                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1813297                       # number of writebacks
system.cpu2.dcache.writebacks::total          1813297                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       728156                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       728156                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       728156                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       728156                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1823303                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1823303                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1823303                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1823303                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  19960114572                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  19960114572                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  19960114572                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  19960114572                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.033728                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.033728                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.033728                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.033728                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 10947.228503                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10947.228503                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 10947.228503                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10947.228503                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1813297                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     41699981                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       41699983                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      2541873                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2541874                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  25685706582                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25685706582                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     44241854                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     44241857                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.333333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.057454                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.057454                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 10105.031440                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 10105.027465                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       728156                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       728156                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1813717                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1813717                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  19917780615                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  19917780615                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.040996                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.040995                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 10981.746664                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10981.746664                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      9807731                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       9807731                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data         9586                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         9586                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data     45526095                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     45526095                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      9817317                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      9817317                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000976                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000976                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  4749.227519                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  4749.227519                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data         9586                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         9586                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data     42333957                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     42333957                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000976                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000976                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4416.227519                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4416.227519                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.643937                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           53335374                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1813809                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            29.405177                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257079330                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001283                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.642655                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000003                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999302                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999305                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          440                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        434287201                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       434287201                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           22                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     21905791                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        21905813                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           22                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     21905791                       # number of overall hits
system.cpu2.icache.overall_hits::total       21905813                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          130                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           132                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          130                       # number of overall misses
system.cpu2.icache.overall_misses::total          132                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     13869117                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     13869117                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     13869117                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     13869117                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           24                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     21905921                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     21905945                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           24                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     21905921                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     21905945                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.083333                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.083333                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 106685.515385                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 105069.068182                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 106685.515385                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 105069.068182                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           27                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           27                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          103                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          103                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          103                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          103                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     11623032                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     11623032                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     11623032                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     11623032                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 112844.970874                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 112844.970874                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 112844.970874                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 112844.970874                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           22                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     21905791                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       21905813                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          130                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          132                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     13869117                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     13869117                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     21905921                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     21905945                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 106685.515385                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 105069.068182                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           27                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          103                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     11623032                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     11623032                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 112844.970874                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 112844.970874                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          104.724002                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           21905918                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              105                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         208627.790476                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   102.724002                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.200633                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.204539                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        175247665                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       175247665                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1813823                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       581403                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1357908                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         9495                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         9495                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq            91                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp           91                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1813823                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          210                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5459904                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5460114                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         6720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    232134720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           232141440                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       126015                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                8064960                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1949424                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000246                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.015673                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1948945     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 479      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1949424                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2418676902                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           7.3                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         102897                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1815156027                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          5.4                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1684160                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1684160                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1684160                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1684160                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          103                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       129648                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       129754                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          103                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       129648                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       129754                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     11553435                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  12151039131                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  12162592566                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     11553435                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  12151039131                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  12162592566                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          103                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1813808                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1813914                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          103                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1813808                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1813914                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.071478                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.071533                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.071478                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.071533                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 112169.271845                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 93723.305651                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 93735.781294                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 112169.271845                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 93723.305651                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 93735.781294                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       126015                       # number of writebacks
system.cpu2.l2cache.writebacks::total          126015                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          103                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       129648                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       129751                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          103                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       129648                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       129751                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     11519136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  12107866347                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  12119385483                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     11519136                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  12107866347                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  12119385483                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.071478                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.071531                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.071478                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.071531                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 111836.271845                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 93390.305651                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 93404.948578                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 111836.271845                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 93390.305651                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 93404.948578                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               126015                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       568916                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       568916                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       568916                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       568916                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1244380                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1244380                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1244380                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1244380                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         9495                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         9495                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         9495                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         9495                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data           87                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total           87                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data            4                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total            4                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data       537129                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total       537129                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data           91                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.043956                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.043956                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 134282.250000                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 134282.250000                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       535797                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total       535797                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.043956                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.043956                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 133949.250000                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 133949.250000                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1684073                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1684073                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       129644                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       129750                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     11553435                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  12150502002                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  12162055437                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1813717                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1813823                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.071480                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.071534                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 112169.271845                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 93722.054256                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 93734.531306                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       129644                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       129747                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     11519136                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  12107330550                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  12118849686                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.071480                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.071532                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 111836.271845                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 93389.054256                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 93403.698629                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4074.073130                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3636705                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          130111                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           27.950788                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     8.754565                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.027160                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.098955                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     1.446316                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4063.746134                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.002137                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000007                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000024                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000353                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.992126                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.994647                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          695                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1509                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          934                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          915                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        58317391                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       58317391                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33314518134                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31446.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31446.numOps                      0                       # Number of Ops committed
system.cpu2.thread31446.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            2                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     65542060                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        65542062                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            2                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     65542066                       # number of overall hits
system.cpu3.dcache.overall_hits::total       65542068                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        49958                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         49962                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        49958                       # number of overall misses
system.cpu3.dcache.overall_misses::total        49962                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data   5630775255                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5630775255                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data   5630775255                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5630775255                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     65592018                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     65592024                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     65592024                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     65592030                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.666667                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.000762                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000762                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.666667                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.000762                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000762                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 112710.181653                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 112701.157980                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 112710.181653                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 112701.157980                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        35227                       # number of writebacks
system.cpu3.dcache.writebacks::total            35227                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data        14221                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14221                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data        14221                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14221                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        35737                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        35737                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        35737                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        35737                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   3980948400                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3980948400                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   3980948400                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3980948400                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.000545                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000545                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.000545                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000545                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 111395.707530                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 111395.707530                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 111395.707530                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 111395.707530                       # average overall mshr miss latency
system.cpu3.dcache.replacements                 35227                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     56447046                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       56447048                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data        21289                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        21293                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   2448588627                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2448588627                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     56468335                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     56468341                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.666667                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.000377                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000377                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 115016.610785                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 114995.004321                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data        14220                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        14220                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         7069                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7069                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data    808359831                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    808359831                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 114352.784128                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 114352.784128                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      9095014                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       9095014                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        28669                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        28669                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   3182186628                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3182186628                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      9123683                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      9123683                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.003142                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003142                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 110997.475601                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 110997.475601                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        28668                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        28668                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   3172588569                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3172588569                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.003142                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003142                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 110666.546986                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 110666.546986                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data            6                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          508.845754                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           65577809                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            35739                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1834.908895                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257080329                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.645252                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   508.200501                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001260                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.992579                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.993839                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          196                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        524771979                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       524771979                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     39570491                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        39570509                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     39570491                       # number of overall hits
system.cpu3.icache.overall_hits::total       39570509                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          371                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           372                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          371                       # number of overall misses
system.cpu3.icache.overall_misses::total          372                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     37047249                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     37047249                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     37047249                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     37047249                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           19                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     39570862                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     39570881                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           19                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     39570862                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     39570881                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.052632                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.052632                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 99857.814016                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 99589.379032                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 99857.814016                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 99589.379032                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           95                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           95                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          276                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          276                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     29129175                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     29129175                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     29129175                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     29129175                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 105540.489130                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 105540.489130                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 105540.489130                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 105540.489130                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     39570491                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       39570509                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            1                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          371                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          372                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     37047249                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     37047249                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     39570862                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     39570881                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.052632                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 99857.814016                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 99589.379032                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           95                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          276                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     29129175                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     29129175                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 105540.489130                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 105540.489130                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          275.774918                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           39570786                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         142854.823105                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     1.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   274.774918                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.001953                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.536670                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.538623                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        316567325                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       316567325                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp           7350                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty        53146                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        12474                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq            2                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp            2                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         28666                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        28666                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq         7350                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          554                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       106709                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             107263                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        17728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      4541824                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total             4559552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        30393                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                1945152                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples         66411                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.007950                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.088811                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0               65883     99.20%     99.20% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 528      0.80%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total           66411                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy        47184102                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         275724                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy       35699931                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data         1679                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total           1679                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data         1679                       # number of overall hits
system.cpu3.l2cache.overall_hits::total          1679                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          276                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        34056                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        34337                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          276                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        34056                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        34337                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     28945359                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   3948130917                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   3977076276                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     28945359                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   3948130917                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   3977076276                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          276                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data        35735                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        36016                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          276                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data        35735                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        36016                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.953015                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.953382                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.953015                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.953382                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 104874.489130                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 115930.553118                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 115824.803448                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 104874.489130                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 115930.553118                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 115824.803448                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        30393                       # number of writebacks
system.cpu3.l2cache.writebacks::total           30393                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          276                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        34056                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        34332                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          276                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        34056                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        34332                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     28853451                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   3936790269                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   3965643720                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     28853451                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   3936790269                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   3965643720                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.953015                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.953243                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.953015                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.953243                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 104541.489130                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 115597.553118                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 115508.671793                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 104541.489130                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 115597.553118                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 115508.671793                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                30393                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks        28408                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        28408                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks        28408                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        28408                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks         6817                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total         6817                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks         6817                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total         6817                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data            2                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data          569                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total          569                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        28097                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        28097                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   3148602246                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   3148602246                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        28666                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        28666                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.980151                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.980151                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 112061.865893                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 112061.865893                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        28097                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        28097                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   3139245945                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   3139245945                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.980151                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.980151                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 111728.865893                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 111728.865893                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data         1110                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total         1110                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          276                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data         5959                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         6240                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     28945359                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data    799528671                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    828474030                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data         7069                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total         7350                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.842976                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.848980                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 104874.489130                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 134171.617889                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 132768.274038                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          276                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         5959                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         6235                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     28853451                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    797544324                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    826397775                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.842976                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.848299                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 104541.489130                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 133838.617889                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 132541.744186                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        3881.928048                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             71243                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           34489                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.065673                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    16.756292                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.136856                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.549343                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    32.227696                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  3832.257860                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.004091                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000033                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000134                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.007868                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.935610                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.947736                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         3373                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         1174377                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        1174377                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33314518134                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              958617                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        884448                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        572785                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            376236                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             256882                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            256881                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         958618                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         4636                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3142862                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       385044                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        98541                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 3631083                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       148352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    134001216                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     16338560                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      4109056                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                154597184                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            633386                       # Total snoops (count)
system.l3bus.snoopTraffic                    16457600                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1848929                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1848929    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1848929                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1204042040                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                3.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1541446                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           698735753                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            86618678                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            22916572                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.data       472417                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        31613                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data          154                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              504184                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.data       472417                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        31613                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data          154                       # number of overall hits
system.l3cache.overall_hits::total             504184                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          544                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data         1765                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          343                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       576322                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          103                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        98035                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          276                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        33902                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            711316                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          544                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data         1765                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          343                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       576322                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          103                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        98035                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          276                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        33902                       # number of overall misses
system.l3cache.overall_misses::total           711316                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     56474136                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data    177528627                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     32128173                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  64078524304                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     11107548                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  11144391452                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     27748224                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   3798043151                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  79325945615                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     56474136                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data    177528627                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     32128173                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  64078524304                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     11107548                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  11144391452                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     27748224                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   3798043151                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  79325945615                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          544                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data         1765                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          343                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1048739                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          103                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       129648                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          276                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        34056                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1215500                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          544                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data         1765                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          343                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1048739                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          103                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       129648                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          276                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        34056                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1215500                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.549538                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.756163                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.995478                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.585204                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.549538                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.756163                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.995478                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.585204                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 103812.750000                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 100582.791501                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 93668.142857                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 111185.282366                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 107840.271845                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 113677.680951                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 100537.043478                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 112030.061678                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 111519.979327                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 103812.750000                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 100582.791501                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 93668.142857                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 111185.282366                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 107840.271845                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 113677.680951                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 100537.043478                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 112030.061678                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 111519.979327                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         257150                       # number of writebacks
system.l3cache.writebacks::total               257150                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          544                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data         1765                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          343                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       576322                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          103                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        98035                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          276                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        33902                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       711290                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          544                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data         1765                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          343                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       576322                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          103                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        98035                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          276                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        33902                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       711290                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     52851096                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data    165773727                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     29843793                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  60240226444                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     10421568                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  10491478352                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     25910064                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   3572255831                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  74588760875                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     52851096                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data    165773727                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     29843793                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  60240226444                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     10421568                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  10491478352                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     25910064                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   3572255831                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  74588760875                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.549538                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.756163                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.995478                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.585183                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.549538                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.756163                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.995478                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.585183                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 97152.750000                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 93922.791501                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 87008.142857                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 104525.293922                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 101180.271845                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 107017.680951                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 93877.043478                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 105370.061678                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 104864.065114                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 97152.750000                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 93922.791501                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 87008.142857                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 104525.293922                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 101180.271845                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 107017.680951                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 93877.043478                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 105370.061678                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 104864.065114                       # average overall mshr miss latency
system.l3cache.replacements                    633386                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       627298                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       627298                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       627298                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       627298                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       572785                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       572785                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       572785                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       572785                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus1.data       142283                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data           87                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           142370                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          426                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        86069                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data            4                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        28010                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         114512                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     45779841                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   7553089681                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data       519813                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   3025338962                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  10624728297                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          426                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       228352                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data            4                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        28097                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       256882                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.376914                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.996904                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.445777                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 107464.415493                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 87756.215141                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 129953.250000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 108009.245341                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 92782.662926                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          426                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        86069                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        28010                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       114509                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     42942681                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   6979876801                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       493173                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   2838792362                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   9862105017                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.376914                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.996904                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.445765                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 100804.415493                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 81096.292521                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 123293.250000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 101349.245341                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 86125.151883                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       330134                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        31613                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data           67                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       361814                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          544                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data         1339                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          343                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       490253                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        98031                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          276                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data         5892                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       596804                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     56474136                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data    131748786                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     32128173                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  56525434623                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     11107548                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11143871639                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     27748224                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data    772704189                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  68701217318                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          544                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data         1339                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          343                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       820387                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       129644                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data         5959                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       958618                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.597587                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.756155                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.988757                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.622567                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 103812.750000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 98393.417476                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 93668.142857                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 115298.498169                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 107840.271845                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 113677.016852                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 100537.043478                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 131144.634929                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 115115.209211                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          544                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         1339                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          343                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       490253                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        98031                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          276                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         5892                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       596781                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     52851096                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    122831046                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     29843793                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  53260349643                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     10421568                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10490985179                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     25910064                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    733463469                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  64726655858                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.597587                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.756155                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.988757                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.622543                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 97152.750000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 91733.417476                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 87008.142857                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 108638.498169                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 101180.271845                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 107017.016852                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 93877.043478                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 124484.634929                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 108459.645763                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61132.036501                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1704268                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1200050                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.420164                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651364795506                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61132.036501                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.932801                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.932801                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        62479                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          390                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2510                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        23042                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        36537                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.953354                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             39849394                       # Number of tag accesses
system.l3cache.tags.data_accesses            39849394                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    257150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      1765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    576319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     98030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     33902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000509013494                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15968                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15968                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1467985                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             243206                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      711289                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     257150                       # Number of write requests accepted
system.mem_ctrls.readBursts                    711289                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   257150                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      54.84                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                711289                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               257150                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  280395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  163270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  114583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   74827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   51587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   18300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  14110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  15544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  16392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  16868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  17238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  17632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  18063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  18726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  19031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  19075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  19186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  18823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  17751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   1378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        15968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.543650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.482936                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    480.877810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        15965     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60416-61439            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15968                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.100827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.092358                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.564701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15314     95.90%     95.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              116      0.73%     96.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              310      1.94%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              136      0.85%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               51      0.32%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               20      0.13%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15968                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                45522496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16457600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1366.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    494.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33314420898                       # Total gap between requests
system.mem_ctrls.avgGap                      34400.12                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        34816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data       112960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        21952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     36884416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         6592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6273920                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        17664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      2169728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     16454272                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1045069.572121904348                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 3390712.858079340309                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 658931.733893038938                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 1107157078.558315753937                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 197871.628545139974                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 188323842.196893900633                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 530219.121150083840                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 65128582.047935299575                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 493906795.686392188072                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          544                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data         1765                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          343                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       576321                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          103                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        98035                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        33902                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       257150                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     32465504                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     99631646                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     16986367                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  38630901567                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      6561987                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   6817452247                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     15566977                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   2301232646                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1786596485679                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     59679.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     56448.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     49522.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     67030.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     63708.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     69541.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     56402.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     67878.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6947682.23                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           382900                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7727                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     6208                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  23585                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           23                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            4                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        34816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data       112960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        21952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     36884544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         6592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6274240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      2169728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      45524160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        34816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        21952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        81664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     16457600                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     16457600                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          544                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data         1765                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          343                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       576321                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          103                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        98035                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        33902                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         711315                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       257150                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        257150                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         7684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         9605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         5763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        11527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         1921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         1921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         7684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1045070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data      3390713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       658932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   1107160921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       197872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    188333448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       530219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     65128582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1366495703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         7684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         5763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         1921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1045070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       658932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       197872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       530219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2451303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    494006692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       494006692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    494006692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         7684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         9605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         5763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        11527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         1921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         1921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         7684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1045070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data      3390713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       658932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   1107160921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       197872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    188333448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       530219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     65128582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1860502396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               711282                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              257098                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        21658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        21286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        22190                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        21996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        21992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        22108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23695                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        21822                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        21739                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        23469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        23690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        22163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        23444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        22280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        21526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        21476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        21399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        22552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        22526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        22533                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        22025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        22013                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        20341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        22275                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        21951                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        21259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        21515                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        22339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7785                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7949                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7917                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7843                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8454                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         8791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8461                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8947                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9046                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8964                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         8492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         7921                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         7532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         7541                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         7802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         7933                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         7739                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         7493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         7457                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         7376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         6751                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         7378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         7880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         7340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         7711                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         7963                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             35479054197                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2369991624                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        47920798941                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                49880.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           67372.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              506602                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              78793                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.22                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           30.65                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       382976                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   161.824532                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   102.195136                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   221.349983                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       258939     67.61%     67.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        63639     16.62%     84.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        17263      4.51%     88.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8864      2.31%     91.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         7435      1.94%     92.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6672      1.74%     94.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5173      1.35%     96.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4295      1.12%     97.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        10696      2.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       382976                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              45522048                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           16454272                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1366.432308                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              493.906796                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.69                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1194435234.720008                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1587949014.220812                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2991877426.137588                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  966301804.607955                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11876842397.984146                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 28079836019.023571                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 172205010.432002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  46869446907.124893                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1406.877092                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     10770534                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3000550000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30303197600                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             596804                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       257150                       # Transaction distribution
system.membus.trans_dist::CleanEvict           376236                       # Transaction distribution
system.membus.trans_dist::ReadExReq            114511                       # Transaction distribution
system.membus.trans_dist::ReadExResp           114511                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         596804                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2056016                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2056016                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2056016                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     61981760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     61981760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                61981760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            711315                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  711315    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              711315                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           790300599                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1292961752                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       52487050                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     32712614                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1034756                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     22514830                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       22100040                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.157703                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        8244365                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           32                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2882493                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2732359                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       150134                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted       123303                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     52569518                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       969161                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     92911229                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.849713                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.283031                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     16173192     17.41%     17.41% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      7288892      7.85%     25.25% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5138255      5.53%     30.78% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     10274077     11.06%     41.84% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3231568      3.48%     45.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2303912      2.48%     47.80% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3371517      3.63%     51.43% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3508254      3.78%     55.20% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41621562     44.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     92911229                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     450592841                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          132110905                       # Number of memory references committed
system.switch_cpus0.commit.loads             91572282                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          44254696                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          94189031                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          395872178                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6916413                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2395403      0.53%      0.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    268689940     59.63%     60.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       988116      0.22%     60.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     60.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      1223702      0.27%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      3026374      0.67%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       203001      0.05%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     17023417      3.78%     65.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        59472      0.01%     65.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      7430017      1.65%     66.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       594261      0.13%     66.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     16807044      3.73%     70.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt        41189      0.01%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     56439069     12.53%     83.21% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     34002567      7.55%     90.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     35133213      7.80%     98.55% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      6536056      1.45%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    450592841                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41621562                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5923824                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     15470592                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         71428761                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      6134205                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        985077                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     21477867                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        66111                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     521222929                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       385340                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           98299016                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           42843222                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               617486                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               105101                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       972501                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             294958667                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           52487050                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     33076764                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             97918866                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        2101432                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          329                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         45556607                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          417                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     99942463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.341074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.951440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        11848602     11.86%     11.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4181322      4.18%     16.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6749109      6.75%     22.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4460230      4.46%     27.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        11988116     12.00%     39.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3285838      3.29%     42.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         8526458      8.53%     51.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         4022796      4.03%     55.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        44879992     44.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     99942463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.524642                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.948301                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           45556662                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  129                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           18516966                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       11343462                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         9341                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        18408                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       5037071                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        68259                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33314528457                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        985077                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8923737                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        6801396                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles          330                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         74463696                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      8768217                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     515151801                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        43426                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2468435                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1803111                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       2905542                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    521151634                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1356738075                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       720648274                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        157066833                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    455272552                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        65879041                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              5                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            5                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         23564709                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               554452000                       # The number of ROB reads
system.switch_cpus0.rob.writes             1013366911                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          450592841                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       11213248                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      8056038                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         9316                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      4544620                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        4544257                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.992013                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         786987                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       987213                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       986576                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          637                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           48                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       257015                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         9211                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     99964508                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.577535                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.967179                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     72093038     72.12%     72.12% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      4972820      4.97%     77.09% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      1695794      1.70%     78.79% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2097253      2.10%     80.89% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1443436      1.44%     82.33% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       762549      0.76%     83.09% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       320811      0.32%     83.42% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1100429      1.10%     84.52% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     15478378     15.48%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     99964508                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     98673795                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     157697549                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           36388552                       # Number of memory references committed
system.switch_cpus1.commit.loads             25991892                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          11182092                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          71170778                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          110794790                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       786891                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         7285      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     85337315     54.11%     54.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult         2903      0.00%     54.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     54.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      2949419      1.87%     55.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     55.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     55.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     55.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     55.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     55.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     55.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     55.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.99% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      3417314      2.17%     58.16% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     58.16% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      1771551      1.12%     59.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     59.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     11184500      7.09%     66.37% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       376832      0.24%     66.61% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      2506752      1.59%     68.20% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      2407415      1.53%     69.73% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     10938109      6.94%     76.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       409602      0.26%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead      9692504      6.15%     83.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      4189725      2.66%     85.73% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     16299388     10.34%     96.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      6206935      3.94%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    157697549                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     15478378                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         1752656                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     74959111                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         20894540                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      2385646                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          9756                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      4535934                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          107                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     158092765                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          535                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           26038850                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           10402482                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                32180                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 5463                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        35910                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts              99128741                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           11213248                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      6317820                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             99955949                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          19722                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         12081179                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          175                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    100001720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     1.583129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.979625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        73669363     73.67%     73.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3151384      3.15%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2          878134      0.88%     77.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         2962445      2.96%     80.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4          944103      0.94%     81.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1228647      1.23%     82.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6          845354      0.85%     83.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1049407      1.05%     84.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        15272883     15.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    100001720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.112084                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.990855                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           12081179                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            1614953                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          66391                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation          638                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         24193                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33314528457                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          9756                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         2797329                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       34422665                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         22184909                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     40587050                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     158023886                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       670657                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2814325                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      18179161                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      19905107                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    174294166                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          390231644                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       154447247                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        121010777                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    173931394                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          362707                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         12797276                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               242440694                       # The number of ROB reads
system.switch_cpus1.rob.writes              315946465                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         98673795                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          157697549                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       18825187                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     16947597                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       188942                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      8084145                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        8083834                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.996153                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         199332                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       548734                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       548608                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          126                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           14                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     21050840                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       188904                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     97312206                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.738320                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.281382                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     41827439     42.98%     42.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     14072722     14.46%     57.44% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      4314982      4.43%     61.88% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      4346575      4.47%     66.34% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      5469862      5.62%     71.97% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1800093      1.85%     73.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1842523      1.89%     75.71% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       309582      0.32%     76.03% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     23328428     23.97%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     97312206                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    174848941                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     266471960                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           52568028                       # Number of memory references committed
system.switch_cpus2.commit.loads             42750711                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17156112                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         149232310                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          160948116                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       196393                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass          798      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    129686577     48.67%     48.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      1378319      0.52%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      2357352      0.88%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      3552112      1.33%     51.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     51.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     51.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      1374751      0.52%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     29561747     11.09%     63.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      8515670      3.20%     66.21% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      1594933      0.60%     66.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     34504151     12.95%     79.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt      1377522      0.52%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      7481619      2.81%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      2751896      1.03%     84.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     35269092     13.24%     97.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      7065421      2.65%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    266471960                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     23328428                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         7555039                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     54413890                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         23418493                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     14448091                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        189326                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      8066952                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           38                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     290928696                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          176                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           44582119                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           11936185                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                54259                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       188851                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             193153465                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           18825187                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      8831774                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             99646639                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         378728                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         21905921                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           65                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    100024854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.950216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.425908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        48878501     48.87%     48.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4285429      4.28%     53.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4529539      4.53%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         3933714      3.93%     61.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         5174894      5.17%     66.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3704615      3.70%     70.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         1733394      1.73%     72.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1951886      1.95%     74.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        25832882     25.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    100024854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.188170                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.930693                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           21905921                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             340263                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2549664                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          422                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       2518744                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33314528457                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        189326                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        12389657                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       34468415                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         32863704                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     20113737                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     289662283                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        39442                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      14417185                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1973425                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents            58                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    304271823                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          757785461                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       239949875                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        300239531                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    280506890                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        23764772                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         59363747                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               361506578                       # The number of ROB reads
system.switch_cpus2.rob.writes              577758426                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        174848941                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          266471960                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       39509697                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     34630625                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1723344                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     27417725                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       27388019                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.891654                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         461444                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           36                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       170037                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       134464                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        35573                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          150                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     41684025                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      1638125                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     93835773                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.122607                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.196735                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     17687932     18.85%     18.85% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      8935360      9.52%     28.37% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     12689887     13.52%     41.90% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5799130      6.18%     48.08% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      9781249     10.42%     58.50% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3706828      3.95%     62.45% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1859685      1.98%     64.43% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       687326      0.73%     65.16% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     32688376     34.84%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     93835773                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    207269268                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     386848060                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           62532555                       # Number of memory references committed
system.switch_cpus3.commit.loads             53408872                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          31453162                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          10111533                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          380457189                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       316134                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      1669439      0.43%      0.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    301115072     77.84%     78.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult     18123749      4.68%     82.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv        31808      0.01%     82.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd       404438      0.10%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       386336      0.10%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc       583665      0.15%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd       697443      0.18%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt       370705      0.10%     83.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       176521      0.05%     83.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult       755881      0.20%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt          448      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     50878035     13.15%     96.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      5855305      1.51%     98.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead      2530837      0.65%     99.16% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      3268378      0.84%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    386848060                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     32688376                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5971164                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     18145081                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         68370997                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      5849665                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1655445                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     26251264                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        88011                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     458710041                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       555738                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           57252552                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            9512102                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                  137                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  442                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1211134                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             257673720                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           39509697                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     27983927                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             97040531                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3481334                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         39570862                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          159                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     99992355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.778754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.087791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        16108372     16.11%     16.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         1636246      1.64%     17.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        15768021     15.77%     33.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1770604      1.77%     35.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        12368767     12.37%     47.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         6334612      6.34%     53.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1579519      1.58%     55.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         6680184      6.68%     62.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        37746030     37.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     99992355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.394925                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.575614                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           39570865                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   17                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684571605789                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             784201                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        5424244                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1020                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        17813                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       1433437                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33314528457                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1655445                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         8800257                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles        7887463                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         70832630                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     10816557                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     447166125                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       184637                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2009903                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        581627                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       6490632                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    678800768                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          980324213                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       641885662                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups         13641539                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    590340547                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        88459979                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         16033336                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               489679482                       # The number of ROB reads
system.switch_cpus3.rob.writes              863236965                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        207269268                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          386848060                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
