$date
	Thu Nov 07 22:21:56 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Exper4_1 $end
$scope module e4_1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ d $end
$var reg 1 % out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
0"
0!
$end
#20000
1!
#40000
0%
1"
#60000
1#
#80000
1$
#100000
0#
#120000
0"
1#
#140000
1%
0#
0!
1"
#160000
0%
1!
#180000
