--------------------------------------------------------------------------------
-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.15xf
--  \   \         Application: netgen
--  /   /         Filename: cm0_wrapper_timesim.vhd
-- /___/   /\     Timestamp: Sat Nov 09 17:49:28 2019
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 3 -pcf cm0_wrapper.pcf -rpw 100 -tpw 0 -ar Structure -tm cm0_wrapper -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim cm0_wrapper.ncd cm0_wrapper_timesim.vhd 
-- Device	: 6slx100fgg676-3 (PRODUCTION 1.21 2012-04-23)
-- Input file	: cm0_wrapper.ncd
-- Output file	: C:\ERTS\ahb_bridge_implementation\netgen\par\cm0_wrapper_timesim.vhd
-- # of Entities	: 1
-- Design Name	: cm0_wrapper
-- Xilinx	: C:\Xilinx\14.1\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity cm0_wrapper is
  port (
    clkm : in STD_LOGIC := 'X'; 
    rstn : in STD_LOGIC := 'X'; 
    ahbmi_hready : in STD_LOGIC := 'X'; 
    ahbmi_hcache : in STD_LOGIC := 'X'; 
    ahbmi_testen : in STD_LOGIC := 'X'; 
    ahbmi_testrst : in STD_LOGIC := 'X'; 
    ahbmi_scanen : in STD_LOGIC := 'X'; 
    ahbmi_testoen : in STD_LOGIC := 'X'; 
    ahbmo_hbusreq : out STD_LOGIC; 
    ahbmo_hlock : out STD_LOGIC; 
    ahbmo_hwrite : out STD_LOGIC; 
    cm0_led : out STD_LOGIC; 
    ahbmi_hgrant : in STD_LOGIC_VECTOR ( 0 to 15 ); 
    ahbmi_hresp : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ahbmi_hrdata : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ahbmi_hirq : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ahbmo_htrans : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ahbmo_haddr : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ahbmo_hsize : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ahbmo_hburst : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ahbmo_hprot : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    ahbmo_hwdata : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ahbmo_hirq : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ahbmo_hconfig : out STD_LOGIC_VECTOR2 ( 7 downto 0 , 31 downto 0 ); 
    ahbmo_hindex : out STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end cm0_wrapper;

architecture Structure of cm0_wrapper is
  signal cortexm0_u_logic_Vr23z4_25554 : STD_LOGIC; 
  signal cortexm0_u_logic_H3d3z4_25555 : STD_LOGIC; 
  signal cortexm0_u_logic_Svk2z4_25556 : STD_LOGIC; 
  signal cortexm0_u_logic_T1d3z4_25557 : STD_LOGIC; 
  signal cortexm0_u_logic_Yaz2z4_25558 : STD_LOGIC; 
  signal cortexm0_u_logic_O7zvx42_25559 : STD_LOGIC; 
  signal cortexm0_u_logic_Vuo2z4_25560 : STD_LOGIC; 
  signal cortexm0_u_logic_Wj63z4_25561 : STD_LOGIC; 
  signal cortexm0_u_logic_O7zvx43_25562 : STD_LOGIC; 
  signal cortexm0_u_logic_Na53z4_25563 : STD_LOGIC; 
  signal cortexm0_u_logic_Uu83z4_25564 : STD_LOGIC; 
  signal cortexm0_u_logic_O7zvx44_25565 : STD_LOGIC; 
  signal cortexm0_u_logic_Fxu2z4_25566 : STD_LOGIC; 
  signal cortexm0_u_logic_Gto2z4_25567 : STD_LOGIC; 
  signal cortexm0_u_logic_O7zvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cai3z4_25569 : STD_LOGIC; 
  signal cortexm0_u_logic_Y21xx4 : STD_LOGIC; 
  signal N1247 : STD_LOGIC; 
  signal cortexm0_u_logic_Rro2z4_25572 : STD_LOGIC; 
  signal cortexm0_u_logic_J5i3z4_25573 : STD_LOGIC; 
  signal cortexm0_u_logic_Rhi2z4_25574 : STD_LOGIC; 
  signal cortexm0_u_logic_Gl52z4_Cc52z4_OR_1194_o : STD_LOGIC; 
  signal cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o : STD_LOGIC; 
  signal cortexm0_u_logic_Op52z4_Vb52z4_OR_1204_o : STD_LOGIC; 
  signal N1122 : STD_LOGIC; 
  signal cortexm0_u_logic_Lbn2z4_25579 : STD_LOGIC; 
  signal cortexm0_u_logic_S4pwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ywi2z4_25581 : STD_LOGIC; 
  signal cortexm0_u_logic_U7w2z4_25582 : STD_LOGIC; 
  signal cortexm0_u_logic_F0y2z4_25583 : STD_LOGIC; 
  signal cortexm0_u_logic_Uyv2z4_25584 : STD_LOGIC; 
  signal cortexm0_u_logic_Wbk2z4_25585 : STD_LOGIC; 
  signal cortexm0_u_logic_P2a3z4_25586 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqi2z4_25587 : STD_LOGIC; 
  signal cortexm0_u_logic_X9n2z4_25588 : STD_LOGIC; 
  signal cortexm0_u_logic_B1a3z4_25589 : STD_LOGIC; 
  signal cortexm0_u_logic_Plx2z4_25590 : STD_LOGIC; 
  signal cortexm0_u_logic_Pxyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Df3wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_H4p2z4_25593 : STD_LOGIC; 
  signal cortexm0_u_logic_H3wvx4_25594 : STD_LOGIC; 
  signal cortexm0_u_logic_Bv0wx4 : STD_LOGIC; 
  signal clkm_BUFGP : STD_LOGIC; 
  signal cortexm0_u_logic_Hy0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gzvvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_K1wvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_18_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_15_0 : STD_LOGIC; 
  signal cortexm0_u_logic_hreset_n_inv : STD_LOGIC; 
  signal N649 : STD_LOGIC; 
  signal cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_7_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Uvzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xd8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o : STD_LOGIC; 
  signal cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3240_o_25610 : STD_LOGIC; 
  signal cortexm0_u_logic_S4qvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qi62z4_Xi62z4_AND_5938_o : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_8_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_5_0 : STD_LOGIC; 
  signal N785 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvovx4_25616 : STD_LOGIC; 
  signal cortexm0_u_logic_J6i2z4_25617 : STD_LOGIC; 
  signal ahbbridge_statemachine_curstate_FSM_FFd1_25618 : STD_LOGIC; 
  signal N786_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o1_25621 : STD_LOGIC; 
  signal cortexm0_u_logic_Wxp2z4_25622 : STD_LOGIC; 
  signal cortexm0_u_logic_C3w2z4_25623 : STD_LOGIC; 
  signal N1008 : STD_LOGIC; 
  signal cortexm0_u_logic_Aok2z4_25625 : STD_LOGIC; 
  signal cortexm0_u_logic_Ffj2z4_25626 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o2_25627 : STD_LOGIC; 
  signal N772 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o3_25629 : STD_LOGIC; 
  signal cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o : STD_LOGIC; 
  signal cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o : STD_LOGIC; 
  signal cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_25633 : STD_LOGIC; 
  signal cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o : STD_LOGIC; 
  signal cortexm0_u_logic_Qjuwx4 : STD_LOGIC; 
  signal N1009 : STD_LOGIC; 
  signal cortexm0_u_logic_Tuvwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_E5owx4 : STD_LOGIC; 
  signal cortexm0_u_logic_O3pvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U2ewx4 : STD_LOGIC; 
  signal N464 : STD_LOGIC; 
  signal cortexm0_u_logic_O3pvx43_25642 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_25643 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644 : STD_LOGIC; 
  signal N881 : STD_LOGIC; 
  signal cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o1_25646 : STD_LOGIC; 
  signal N685 : STD_LOGIC; 
  signal N684_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o6_25649 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o5_25650 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z422 : STD_LOGIC; 
  signal cortexm0_u_logic_E78wx4 : STD_LOGIC; 
  signal N882 : STD_LOGIC; 
  signal cortexm0_u_logic_Jl93z4_25654 : STD_LOGIC; 
  signal cortexm0_u_logic_Sg83z4_25655 : STD_LOGIC; 
  signal cortexm0_u_logic_J773z4_25656 : STD_LOGIC; 
  signal cortexm0_u_logic_J5o2z4_25657 : STD_LOGIC; 
  signal cortexm0_u_logic_Fgm2z4_25658 : STD_LOGIC; 
  signal cortexm0_u_logic_Sjj2z4_25659 : STD_LOGIC; 
  signal cortexm0_u_logic_Nrvwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rni2z4_25661 : STD_LOGIC; 
  signal cortexm0_u_logic_Wzy2z4_25662 : STD_LOGIC; 
  signal cortexm0_u_logic_Skv2z4_25663 : STD_LOGIC; 
  signal cortexm0_u_logic_Jbu2z4_25664 : STD_LOGIC; 
  signal cortexm0_u_logic_N8o2z4_25665 : STD_LOGIC; 
  signal cortexm0_u_logic_Y6o2z4_25666 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Lt7wx411_25667 : STD_LOGIC; 
  signal cortexm0_u_logic_Pkwwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vy7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Lt7wx41 : STD_LOGIC; 
  signal cortexm0_u_logic_S08wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U18wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_B28wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_D5ywx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jiowx41 : STD_LOGIC; 
  signal cortexm0_u_logic_Jiowx42 : STD_LOGIC; 
  signal cortexm0_u_logic_Zbwwx4_Gcwwx4_AND_4269_o : STD_LOGIC; 
  signal cortexm0_u_logic_Oldwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ccg3z4_25679 : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx45_25680 : STD_LOGIC; 
  signal cortexm0_u_logic_Olg3z4_25681 : STD_LOGIC; 
  signal cortexm0_u_logic_SF1101 : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx44_25683 : STD_LOGIC; 
  signal cortexm0_u_logic_Nag3z4_25684 : STD_LOGIC; 
  signal cortexm0_u_logic_Dng3z4_25685 : STD_LOGIC; 
  signal cortexm0_u_logic_Avg3z4_25686 : STD_LOGIC; 
  signal cortexm0_u_logic_Hqg3z4_25687 : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx413_25688 : STD_LOGIC; 
  signal cortexm0_u_logic_C51xx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx412_25690 : STD_LOGIC; 
  signal cortexm0_u_logic_Pwg3z4_25691 : STD_LOGIC; 
  signal cortexm0_u_logic_Wrg3z4_25692 : STD_LOGIC; 
  signal cortexm0_u_logic_Vgg3z4_25693 : STD_LOGIC; 
  signal cortexm0_u_logic_Sk52z4_Bm52z4_OR_1197_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vp52z4_Gl52z4_OR_1208_o : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx43_25696 : STD_LOGIC; 
  signal cortexm0_u_logic_U9e3z4_25697 : STD_LOGIC; 
  signal cortexm0_u_logic_Tyd3z4_25698 : STD_LOGIC; 
  signal cortexm0_u_logic_Sk52z4_Gl52z4_OR_1196_o : STD_LOGIC; 
  signal cortexm0_u_logic_SF27911 : STD_LOGIC; 
  signal cortexm0_u_logic_Q6e3z4_25701 : STD_LOGIC; 
  signal cortexm0_u_logic_B5e3z4_25702 : STD_LOGIC; 
  signal cortexm0_u_logic_Wce3z4_25703 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx44 : STD_LOGIC; 
  signal cortexm0_u_logic_Gqw2z4_25705 : STD_LOGIC; 
  signal cortexm0_u_logic_Pfovx4 : STD_LOGIC; 
  signal ahbmi_hrdata_16_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Vapvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bsy2z4_25709 : STD_LOGIC; 
  signal cortexm0_u_logic_Scpvx4_25710 : STD_LOGIC; 
  signal cortexm0_u_logic_Jhy2z4_25711 : STD_LOGIC; 
  signal cortexm0_u_logic_K6y2z4_25712 : STD_LOGIC; 
  signal ahbmi_hrdata_0_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Qbpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx46_25715 : STD_LOGIC; 
  signal cortexm0_u_logic_Ibe3z4_25716 : STD_LOGIC; 
  signal N1308_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Op52z4_Gl52z4_OR_1206_o1 : STD_LOGIC; 
  signal N1307 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx48_25720 : STD_LOGIC; 
  signal cortexm0_u_logic_F8e3z4_25721 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx410 : STD_LOGIC; 
  signal cortexm0_u_logic_No93z4_25723 : STD_LOGIC; 
  signal cortexm0_u_logic_Hi83z4_25724 : STD_LOGIC; 
  signal cortexm0_u_logic_Y873z4_25725 : STD_LOGIC; 
  signal cortexm0_u_logic_Mzp2z4_25726 : STD_LOGIC; 
  signal cortexm0_u_logic_Fgm2z4_2_25727 : STD_LOGIC; 
  signal cortexm0_u_logic_Hmqwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hmv2z4_25729 : STD_LOGIC; 
  signal cortexm0_u_logic_Ycu2z4_25730 : STD_LOGIC; 
  signal cortexm0_u_logic_Q2q2z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_B1q2z4_25732 : STD_LOGIC; 
  signal cortexm0_u_logic_Fgm2z4_1_25733 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3919_o_25736 : STD_LOGIC; 
  signal cortexm0_u_logic_Tanwx4_Abnwx4_AND_3232_o_25737 : STD_LOGIC; 
  signal N470 : STD_LOGIC; 
  signal cortexm0_u_logic_G0w2z4_25739 : STD_LOGIC; 
  signal cortexm0_u_logic_Mtqvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hq1wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_O1rvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dwl2z4_25743 : STD_LOGIC; 
  signal cortexm0_u_logic_Tme3z4_25744 : STD_LOGIC; 
  signal cortexm0_u_logic_Slr2z4_25745 : STD_LOGIC; 
  signal cortexm0_u_logic_S1a2z4_Z1a2z4_AND_6450_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ra1wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_14_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_11_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1466_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Tki2z4_25751 : STD_LOGIC; 
  signal cortexm0_u_logic_O5t2z4_25752 : STD_LOGIC; 
  signal cortexm0_u_logic_J43wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Sgj2z4_25754 : STD_LOGIC; 
  signal cortexm0_u_logic_C34wx4_25755 : STD_LOGIC; 
  signal N712 : STD_LOGIC; 
  signal cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mqa2z4_Tqa2z4_AND_6541_o : STD_LOGIC; 
  signal cortexm0_u_logic_Fsyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Sta2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4115_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Jxs2z4_25763 : STD_LOGIC; 
  signal cortexm0_u_logic_Lhd3z4_25764 : STD_LOGIC; 
  signal cortexm0_u_logic_Egywx4_B5hvx4_AND_4493_o : STD_LOGIC; 
  signal cortexm0_u_logic_Aeywx4_L9hvx4_AND_4488_o : STD_LOGIC; 
  signal cortexm0_u_logic_Lns2z4_25767 : STD_LOGIC; 
  signal cortexm0_u_logic_Q6l2z4_25768 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o3_25769 : STD_LOGIC; 
  signal cortexm0_u_logic_M5tvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_N7c3z4_25771 : STD_LOGIC; 
  signal cortexm0_u_logic_Ts5wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lstwx42_25773 : STD_LOGIC; 
  signal cortexm0_u_logic_Wai2z4_25774 : STD_LOGIC; 
  signal cortexm0_u_logic_Ble3z4_25775 : STD_LOGIC; 
  signal cortexm0_u_logic_Uzhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4114_25777 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx415_25778 : STD_LOGIC; 
  signal cortexm0_u_logic_Oar2z4_25779 : STD_LOGIC; 
  signal cortexm0_u_logic_Nzhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx416_25781 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx417_25782 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4111_25783 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4110_25784 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxa3z4_25785 : STD_LOGIC; 
  signal cortexm0_u_logic_L5owx4 : STD_LOGIC; 
  signal cortexm0_u_logic_I7owx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4100_o : STD_LOGIC; 
  signal cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o5 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o2_25790 : STD_LOGIC; 
  signal cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4107_o : STD_LOGIC; 
  signal cortexm0_u_logic_Uic3z4_25792 : STD_LOGIC; 
  signal cortexm0_u_logic_F9owx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bzowx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mb1wx43_25795 : STD_LOGIC; 
  signal cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_25796 : STD_LOGIC; 
  signal cortexm0_u_logic_K22wx461 : STD_LOGIC; 
  signal cortexm0_u_logic_Mb1wx41_25798 : STD_LOGIC; 
  signal N422_0 : STD_LOGIC; 
  signal N421 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o : STD_LOGIC; 
  signal cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o4_25802 : STD_LOGIC; 
  signal cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o3_25804 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1083_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_B7owx4 : STD_LOGIC; 
  signal ahbmi_hrdata_6_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_J7ewx41 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_J7ewx411_25809 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_J7ewx412_25810 : STD_LOGIC; 
  signal cortexm0_u_logic_X61wx41_25811 : STD_LOGIC; 
  signal cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o : STD_LOGIC; 
  signal cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o_25813 : STD_LOGIC; 
  signal cortexm0_u_logic_Pmnwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o : STD_LOGIC; 
  signal cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o : STD_LOGIC; 
  signal N1447 : STD_LOGIC; 
  signal ahbmi_hrdata_29_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_G6owx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mka3z4_25820 : STD_LOGIC; 
  signal cortexm0_u_logic_Bspvx41_25821 : STD_LOGIC; 
  signal cortexm0_u_logic_H4uwx4_O4uwx4_AND_4015_o_25822 : STD_LOGIC; 
  signal cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o : STD_LOGIC; 
  signal cortexm0_u_logic_Uenwx4_V7rwx4_AND_3648_o : STD_LOGIC; 
  signal cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4070_o_25825 : STD_LOGIC; 
  signal cortexm0_u_logic_Wpywx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4118_25827 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx41 : STD_LOGIC; 
  signal cortexm0_u_logic_Gji2z4_25829 : STD_LOGIC; 
  signal cortexm0_u_logic_Adt2z4_25830 : STD_LOGIC; 
  signal cortexm0_u_logic_Q5vvx43 : STD_LOGIC; 
  signal cortexm0_u_logic_SF2143 : STD_LOGIC; 
  signal cortexm0_u_logic_Ark2z4_25833 : STD_LOGIC; 
  signal cortexm0_u_logic_Db7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Nsk2z4_25835 : STD_LOGIC; 
  signal cortexm0_u_logic_Fij2z4_25836 : STD_LOGIC; 
  signal cortexm0_u_logic_Jvwwx4_Qvwwx4_AND_4340_o : STD_LOGIC; 
  signal cortexm0_u_logic_Zkuwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_H2wwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ai9wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Y5ywx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bnx2z4_25842 : STD_LOGIC; 
  signal cortexm0_u_logic_W5p2z4_25843 : STD_LOGIC; 
  signal cortexm0_u_logic_Qs0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_19_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_16_0 : STD_LOGIC; 
  signal cortexm0_u_logic_U1uvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mjl2z4_25848 : STD_LOGIC; 
  signal cortexm0_u_logic_Ffs2z4_25849 : STD_LOGIC; 
  signal cortexm0_u_logic_Lz93z4_25850 : STD_LOGIC; 
  signal cortexm0_u_logic_K3l2z4_25851 : STD_LOGIC; 
  signal cortexm0_u_logic_Kop2z4_25852 : STD_LOGIC; 
  signal cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o4_25853 : STD_LOGIC; 
  signal ahbmi_hrdata_26_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Vssvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pxb3z4_25856 : STD_LOGIC; 
  signal cortexm0_u_logic_Tkdwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_A6tvx4 : STD_LOGIC; 
  signal N1173 : STD_LOGIC; 
  signal cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o3_25860 : STD_LOGIC; 
  signal cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3582_o : STD_LOGIC; 
  signal cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Sr53z4_25863 : STD_LOGIC; 
  signal cortexm0_u_logic_A933z4_25864 : STD_LOGIC; 
  signal cortexm0_u_logic_Ji43z4_25865 : STD_LOGIC; 
  signal cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o : STD_LOGIC; 
  signal cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o : STD_LOGIC; 
  signal cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o : STD_LOGIC; 
  signal cortexm0_u_logic_Lf0wx42_25869 : STD_LOGIC; 
  signal cortexm0_u_logic_Tch3z4_25870 : STD_LOGIC; 
  signal cortexm0_u_logic_M1j2z4_25871 : STD_LOGIC; 
  signal cortexm0_u_logic_Lf0wx43_25872 : STD_LOGIC; 
  signal cortexm0_u_logic_Rz13z4_25873 : STD_LOGIC; 
  signal cortexm0_u_logic_P9h3z4_25874 : STD_LOGIC; 
  signal cortexm0_u_logic_A8h3z4_25875 : STD_LOGIC; 
  signal cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1346_o : STD_LOGIC; 
  signal cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o : STD_LOGIC; 
  signal cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o : STD_LOGIC; 
  signal cortexm0_u_logic_Lf0wx44_25879 : STD_LOGIC; 
  signal cortexm0_u_logic_Ebh3z4_25880 : STD_LOGIC; 
  signal cortexm0_u_logic_Bf9wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_D9uwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lf0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Llq2z4_25884 : STD_LOGIC; 
  signal cortexm0_u_logic_Tzg3z4_25885 : STD_LOGIC; 
  signal cortexm0_u_logic_Duc2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ohh3z4_25888 : STD_LOGIC; 
  signal cortexm0_u_logic_V2qvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Re72z4_Ye72z4_AND_6068_o : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_26_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_29_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Skm2z4_25893 : STD_LOGIC; 
  signal cortexm0_u_logic_Ii63z4_25894 : STD_LOGIC; 
  signal cortexm0_u_logic_Rr73z4_25895 : STD_LOGIC; 
  signal cortexm0_u_logic_Imt2z4_25896 : STD_LOGIC; 
  signal cortexm0_u_logic_Svk2z4_1_25897 : STD_LOGIC; 
  signal cortexm0_u_logic_Yaz2z4_1_25898 : STD_LOGIC; 
  signal cortexm0_u_logic_Q8ywx42_25899 : STD_LOGIC; 
  signal cortexm0_u_logic_Unm2z4_25900 : STD_LOGIC; 
  signal cortexm0_u_logic_Rvu2z4_25901 : STD_LOGIC; 
  signal cortexm0_u_logic_Ejm2z4_25902 : STD_LOGIC; 
  signal cortexm0_u_logic_Gmm2z4_25903 : STD_LOGIC; 
  signal cortexm0_u_logic_Nn0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Yj43z4_25905 : STD_LOGIC; 
  signal cortexm0_u_logic_Nn0wx43_25906 : STD_LOGIC; 
  signal cortexm0_u_logic_Sk52z4_Vb52z4_OR_1198_o : STD_LOGIC; 
  signal cortexm0_u_logic_Nn0wx47_25908 : STD_LOGIC; 
  signal cortexm0_u_logic_Nn0wx41_25909 : STD_LOGIC; 
  signal cortexm0_u_logic_G123z4_25910 : STD_LOGIC; 
  signal cortexm0_u_logic_Nn0wx45_25911 : STD_LOGIC; 
  signal cortexm0_u_logic_Nn0wx42_25912 : STD_LOGIC; 
  signal cortexm0_u_logic_Nn0wx48_25913 : STD_LOGIC; 
  signal cortexm0_u_logic_Y5ywx41_25914 : STD_LOGIC; 
  signal cortexm0_u_logic_Qzq2z4_25915 : STD_LOGIC; 
  signal cortexm0_u_logic_Emi2z4_25916 : STD_LOGIC; 
  signal cortexm0_u_logic_Q8ywx4 : STD_LOGIC; 
  signal cortexm0_u_logic_T1d3z4_1_25918 : STD_LOGIC; 
  signal cortexm0_u_logic_H3d3z4_1_25919 : STD_LOGIC; 
  signal cortexm0_u_logic_T5tvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_E143z4_25921 : STD_LOGIC; 
  signal cortexm0_u_logic_Q8zvx42_25922 : STD_LOGIC; 
  signal cortexm0_u_logic_N8i3z4_25923 : STD_LOGIC; 
  signal cortexm0_u_logic_Q8zvx43_25924 : STD_LOGIC; 
  signal cortexm0_u_logic_Mi13z4_25925 : STD_LOGIC; 
  signal cortexm0_u_logic_L8t2z4_25926 : STD_LOGIC; 
  signal cortexm0_u_logic_R9nwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Npk2z4_25928 : STD_LOGIC; 
  signal cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o : STD_LOGIC; 
  signal cortexm0_u_logic_Jp3wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dp7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4312_o : STD_LOGIC; 
  signal cortexm0_u_logic_U5pwx42_25933 : STD_LOGIC; 
  signal cortexm0_u_logic_Ylc3z4_25934 : STD_LOGIC; 
  signal cortexm0_u_logic_X0c3z4_25935 : STD_LOGIC; 
  signal cortexm0_u_logic_Jkc3z4_25936 : STD_LOGIC; 
  signal cortexm0_u_logic_F4c3z4_25937 : STD_LOGIC; 
  signal cortexm0_u_logic_Ayzwx41_25938 : STD_LOGIC; 
  signal cortexm0_u_logic_Jjuwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx43_25940 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx4341 : STD_LOGIC; 
  signal cortexm0_u_logic_T93wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_H9i2z4_25943 : STD_LOGIC; 
  signal cortexm0_u_logic_H0kwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Oqb2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kkrvx44_25946 : STD_LOGIC; 
  signal cortexm0_u_logic_Ayzwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4641_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_U5pwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qzzwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_F40xx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hdzwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kbzwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U5pwx41_25954 : STD_LOGIC; 
  signal N1012 : STD_LOGIC; 
  signal cortexm0_u_logic_Wpsvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx47_0 : STD_LOGIC; 
  signal cortexm0_u_logic_W7hwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pcyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx45_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx44_25961 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx4 : STD_LOGIC; 
  signal N1011 : STD_LOGIC; 
  signal cortexm0_u_logic_Z5pvx41_25964 : STD_LOGIC; 
  signal cortexm0_u_logic_S4w2z4_25965 : STD_LOGIC; 
  signal cortexm0_u_logic_Z5pvx43_25966 : STD_LOGIC; 
  signal cortexm0_u_logic_Yvb2z4_Fwb2z4_AND_6651_o : STD_LOGIC; 
  signal cortexm0_u_logic_Y5cvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dkr2z4_25969 : STD_LOGIC; 
  signal cortexm0_u_logic_Pg1wx45_25970 : STD_LOGIC; 
  signal cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx43_25972 : STD_LOGIC; 
  signal cortexm0_u_logic_Qem2z4_25973 : STD_LOGIC; 
  signal cortexm0_u_logic_Hyy2z4_25974 : STD_LOGIC; 
  signal cortexm0_u_logic_Lqwvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx46_25976 : STD_LOGIC; 
  signal cortexm0_u_logic_U2x2z4_25977 : STD_LOGIC; 
  signal cortexm0_u_logic_Swy2z4_25978 : STD_LOGIC; 
  signal cortexm0_u_logic_Izwvx4_Sh9vx4_OR_695_o : STD_LOGIC; 
  signal cortexm0_u_logic_Xhxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dvy2z4_25981 : STD_LOGIC; 
  signal cortexm0_u_logic_W6iwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ok7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4236_o : STD_LOGIC; 
  signal cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4178_o : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o : STD_LOGIC; 
  signal cortexm0_u_logic_U8nvx41_25988 : STD_LOGIC; 
  signal cortexm0_u_logic_Bdm2z4_25989 : STD_LOGIC; 
  signal cortexm0_u_logic_Nbm2z4_25990 : STD_LOGIC; 
  signal cortexm0_u_logic_Bby2z4_25991 : STD_LOGIC; 
  signal cortexm0_u_logic_M9y2z4_25992 : STD_LOGIC; 
  signal cortexm0_u_logic_Qcy2z4_25993 : STD_LOGIC; 
  signal N1280 : STD_LOGIC; 
  signal cortexm0_u_logic_Xly2z4_25996 : STD_LOGIC; 
  signal cortexm0_u_logic_Lny2z4_25997 : STD_LOGIC; 
  signal cortexm0_u_logic_Zoy2z4_25998 : STD_LOGIC; 
  signal cortexm0_u_logic_Nqy2z4_25999 : STD_LOGIC; 
  signal cortexm0_u_logic_Hhd2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fzl2z4_26001 : STD_LOGIC; 
  signal cortexm0_u_logic_H1qwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xcuwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bjxwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dmvwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_B90xx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vfd3z4_26007 : STD_LOGIC; 
  signal cortexm0_u_logic_Bec3z4_26008 : STD_LOGIC; 
  signal cortexm0_u_logic_Qfc3z4_26009 : STD_LOGIC; 
  signal cortexm0_u_logic_Bjd3z4_26010 : STD_LOGIC; 
  signal cortexm0_u_logic_Hub3z4_26011 : STD_LOGIC; 
  signal cortexm0_u_logic_X7ewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_D7wwx4_K7wwx4_AND_4250_o : STD_LOGIC; 
  signal cortexm0_u_logic_Xuxwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lt7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Et7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cuxwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xs7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fq7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tq7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Nd3wx47_26021 : STD_LOGIC; 
  signal cortexm0_u_logic_Cc63z4_26022 : STD_LOGIC; 
  signal cortexm0_u_logic_Glj2z4_26023 : STD_LOGIC; 
  signal cortexm0_u_logic_Lpu2z4_26024 : STD_LOGIC; 
  signal cortexm0_u_logic_Op52z4_Gl52z4_OR_1206_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vp52z4_Bm52z4_OR_1203_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vp52z4_Vb52z4_OR_1202_o : STD_LOGIC; 
  signal cortexm0_u_logic_Nd3wx48_26028 : STD_LOGIC; 
  signal cortexm0_u_logic_Isi2z4_26029 : STD_LOGIC; 
  signal cortexm0_u_logic_Ehz2z4_26030 : STD_LOGIC; 
  signal cortexm0_u_logic_Zk52z4_Cc52z4_OR_1199_o : STD_LOGIC; 
  signal cortexm0_u_logic_Nd3wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Nd3wx46_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Nd3wx49_26034 : STD_LOGIC; 
  signal cortexm0_u_logic_Ll73z4_26035 : STD_LOGIC; 
  signal cortexm0_u_logic_Kt33z4_26036 : STD_LOGIC; 
  signal cortexm0_u_logic_Op52z4_Zk52z4_OR_1200_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mis2z4_26038 : STD_LOGIC; 
  signal cortexm0_u_logic_Qsa2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o11_26040 : STD_LOGIC; 
  signal N982 : STD_LOGIC; 
  signal cortexm0_u_logic_Pab3z4_26042 : STD_LOGIC; 
  signal cortexm0_u_logic_Pguvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kwa2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_W2uvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_V3wvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Toc2z4_Apc2z4_AND_6760_o : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_1_0 : STD_LOGIC; 
  signal N140 : STD_LOGIC; 
  signal cortexm0_u_logic_Q7j2z4_26050 : STD_LOGIC; 
  signal cortexm0_u_logic_N482z4_U482z4_AND_6172_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_25_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_22_0 : STD_LOGIC; 
  signal cortexm0_u_logic_O24wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zz0xx4_G01xx4_AND_4732_o : STD_LOGIC; 
  signal cortexm0_u_logic_E132z4_L132z4_AND_5466_o : STD_LOGIC; 
  signal cortexm0_u_logic_Rn1xx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Y9t2z4_26059 : STD_LOGIC; 
  signal cortexm0_u_logic_Qr42z4_26060 : STD_LOGIC; 
  signal cortexm0_u_logic_Oq42z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hc1wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o : STD_LOGIC; 
  signal cortexm0_u_logic_Rtpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o : STD_LOGIC; 
  signal cortexm0_u_logic_She3z4_26066 : STD_LOGIC; 
  signal cortexm0_u_logic_M9owx4 : STD_LOGIC; 
  signal N1449 : STD_LOGIC; 
  signal cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qfzvx43_26070 : STD_LOGIC; 
  signal cortexm0_u_logic_Uttwx4_Butwx4_AND_3980_o : STD_LOGIC; 
  signal cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3950_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o21 : STD_LOGIC; 
  signal ahbmi_hrdata_20_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Abovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rqywx4 : STD_LOGIC; 
  signal cortexm0_u_logic_C6mwx41_26077 : STD_LOGIC; 
  signal cortexm0_u_logic_C6mwx43_26078 : STD_LOGIC; 
  signal cortexm0_u_logic_C6mwx42_26079 : STD_LOGIC; 
  signal N353_0 : STD_LOGIC; 
  signal cortexm0_u_logic_U6wvx46_26081 : STD_LOGIC; 
  signal cortexm0_u_logic_Q3xvx4_26082 : STD_LOGIC; 
  signal cortexm0_u_logic_U6wvx43_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Uuewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Sznvx4_F3ovx4_OR_1390_o : STD_LOGIC; 
  signal cortexm0_u_logic_U6wvx414 : STD_LOGIC; 
  signal cortexm0_u_logic_Ushvx43_26087 : STD_LOGIC; 
  signal cortexm0_u_logic_Fscwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_A4t2z4_26089 : STD_LOGIC; 
  signal cortexm0_u_logic_Qdj2z4_26090 : STD_LOGIC; 
  signal cortexm0_u_logic_Gv6wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Op52z4_Bm52z4_OR_1205_o : STD_LOGIC; 
  signal cortexm0_u_logic_Yaz2z4_2_26093 : STD_LOGIC; 
  signal cortexm0_u_logic_T1d3z4_2_26094 : STD_LOGIC; 
  signal cortexm0_u_logic_Svk2z4_2_26095 : STD_LOGIC; 
  signal cortexm0_u_logic_U6wvx47_26096 : STD_LOGIC; 
  signal cortexm0_u_logic_Fjewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U6wvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_X3xvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_J3xvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U6wvx4_Zqwvx4_AND_861_o : STD_LOGIC; 
  signal cortexm0_u_logic_Oohwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bthvx422 : STD_LOGIC; 
  signal cortexm0_u_logic_W5rvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_E5owx43_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Hzywx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ozywx4 : STD_LOGIC; 
  signal cortexm0_u_logic_E5owx42_26108 : STD_LOGIC; 
  signal cortexm0_u_logic_D0wwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fed3z4_26111 : STD_LOGIC; 
  signal cortexm0_u_logic_Omk2z4_26112 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_29_0 : STD_LOGIC; 
  signal cortexm0_u_logic_G6pvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o : STD_LOGIC; 
  signal cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o : STD_LOGIC; 
  signal cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o : STD_LOGIC; 
  signal cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_31_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Lk9wx4_B19wx4_XOR_65_o : STD_LOGIC; 
  signal cortexm0_u_logic_W7z2z4_26121 : STD_LOGIC; 
  signal cortexm0_u_logic_Lk9wx42_26122 : STD_LOGIC; 
  signal cortexm0_u_logic_Ul9wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_P12wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_W19wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Wzawx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx419_26127 : STD_LOGIC; 
  signal cortexm0_u_logic_Hzj2z4_26128 : STD_LOGIC; 
  signal cortexm0_u_logic_Pmvvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rbmvx42 : STD_LOGIC; 
  signal cortexm0_u_logic_S5b3z4_26131 : STD_LOGIC; 
  signal cortexm0_u_logic_Djzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5468_o : STD_LOGIC; 
  signal cortexm0_u_logic_Wa32z4_Db32z4_AND_5503_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ll1wx41_26135 : STD_LOGIC; 
  signal cortexm0_u_logic_Uttwx4_Butwx4_AND_3980_o3_26136 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4wwx4_H3owx4_AND_4241_o : STD_LOGIC; 
  signal ahbmi_hrdata_3_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3969_o_26139 : STD_LOGIC; 
  signal cortexm0_u_logic_Imnwx4_26140 : STD_LOGIC; 
  signal N357 : STD_LOGIC; 
  signal cortexm0_u_logic_Ll1wx43_26142 : STD_LOGIC; 
  signal cortexm0_u_logic_Ll1wx42_26143 : STD_LOGIC; 
  signal cortexm0_u_logic_Ll1wx441 : STD_LOGIC; 
  signal cortexm0_u_logic_Lcowx4_Yw7wx4_OR_1004_o : STD_LOGIC; 
  signal cortexm0_u_logic_Tzxwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_M6ywx4 : STD_LOGIC; 
  signal cortexm0_u_logic_J0l2z4_26148 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_30_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_32_0 : STD_LOGIC; 
  signal N1102 : STD_LOGIC; 
  signal cortexm0_u_logic_Do1wx431 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4156 : STD_LOGIC; 
  signal cortexm0_u_logic_Va3wx4_26154 : STD_LOGIC; 
  signal cortexm0_u_logic_Yqzvx4_26155 : STD_LOGIC; 
  signal cortexm0_u_logic_Xfzvx42_26156 : STD_LOGIC; 
  signal cortexm0_u_logic_K5zvx46 : STD_LOGIC; 
  signal cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6654_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mtqvx43_26159 : STD_LOGIC; 
  signal cortexm0_u_logic_Ye4wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_R1w2z4_26161 : STD_LOGIC; 
  signal cortexm0_u_logic_I6w2z4_26162 : STD_LOGIC; 
  signal cortexm0_u_logic_Vxf3z4_26163 : STD_LOGIC; 
  signal cortexm0_u_logic_O2g3z4_26164 : STD_LOGIC; 
  signal cortexm0_u_logic_Ue9wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qb3wx41_26166 : STD_LOGIC; 
  signal cortexm0_u_logic_Jhe2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_U7uwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fexwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_F8wwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Feqwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pdi2z4_26172 : STD_LOGIC; 
  signal cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o2_26173 : STD_LOGIC; 
  signal cortexm0_u_logic_I0d2z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Us2wx4_B1ovx4_OR_1438_o : STD_LOGIC; 
  signal cortexm0_u_logic_V6swx4_Pcyvx4_AND_6855_o : STD_LOGIC; 
  signal cortexm0_u_logic_Qb3wx42_26177 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzf3z4_26178 : STD_LOGIC; 
  signal cortexm0_u_logic_D923z4_26179 : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4721_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Jhxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1166_o : STD_LOGIC; 
  signal N974 : STD_LOGIC; 
  signal cortexm0_u_logic_Z0g3z4_26185 : STD_LOGIC; 
  signal cortexm0_u_logic_E163z4_26186 : STD_LOGIC; 
  signal cortexm0_u_logic_Mi33z4_26187 : STD_LOGIC; 
  signal cortexm0_u_logic_Vr43z4_26188 : STD_LOGIC; 
  signal cortexm0_u_logic_Qb3wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_C68wx4_Z6gvx4_AND_1776_o : STD_LOGIC; 
  signal cortexm0_u_logic_Y7y2z4_26191 : STD_LOGIC; 
  signal cortexm0_u_logic_By4wx4_26192 : STD_LOGIC; 
  signal cortexm0_u_logic_I3y2z4_26193 : STD_LOGIC; 
  signal cortexm0_u_logic_W4y2z4_26194 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal cortexm0_u_logic_Anq2z4_26196 : STD_LOGIC; 
  signal cortexm0_u_logic_D9uwx43_26197 : STD_LOGIC; 
  signal cortexm0_u_logic_U9h2z4_Erc2z4_OR_1421_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ka83z4_26199 : STD_LOGIC; 
  signal cortexm0_u_logic_Bah2z4_Erc2z4_OR_1422_o : STD_LOGIC; 
  signal cortexm0_u_logic_B5u2z4_26201 : STD_LOGIC; 
  signal cortexm0_u_logic_D9uwx44_26202 : STD_LOGIC; 
  signal cortexm0_u_logic_Z0uvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Facvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_J7q2z4_26205 : STD_LOGIC; 
  signal cortexm0_u_logic_Y8q2z4_26206 : STD_LOGIC; 
  signal cortexm0_u_logic_P82wx44_26207 : STD_LOGIC; 
  signal cortexm0_u_logic_Jr1wx41_26208 : STD_LOGIC; 
  signal cortexm0_u_logic_G6d3z4_26209 : STD_LOGIC; 
  signal cortexm0_u_logic_Agbwx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Bpzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Nen2z4_26212 : STD_LOGIC; 
  signal cortexm0_u_logic_Dwa2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Uaj2z4_26214 : STD_LOGIC; 
  signal cortexm0_u_logic_Tdp2z4_26215 : STD_LOGIC; 
  signal cortexm0_u_logic_Trq2z4_26216 : STD_LOGIC; 
  signal cortexm0_u_logic_Cam2z4_26217 : STD_LOGIC; 
  signal cortexm0_u_logic_Jr1wx42_26218 : STD_LOGIC; 
  signal cortexm0_u_logic_Zz8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jr1wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_3_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Jr1wx43_26222 : STD_LOGIC; 
  signal cortexm0_u_logic_Srgwx4_Zrvvx4_AND_3775_o : STD_LOGIC; 
  signal cortexm0_u_logic_Srgwx4 : STD_LOGIC; 
  signal N1310 : STD_LOGIC; 
  signal cortexm0_u_logic_D4g3z4_26226 : STD_LOGIC; 
  signal cortexm0_u_logic_Wuq2z4_26227 : STD_LOGIC; 
  signal cortexm0_u_logic_Vgs2z4_26228 : STD_LOGIC; 
  signal cortexm0_u_logic_Kizwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_V6zwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lul2z4_26231 : STD_LOGIC; 
  signal cortexm0_u_logic_Jsc3z4_26232 : STD_LOGIC; 
  signal cortexm0_u_logic_Rym2z4_26233 : STD_LOGIC; 
  signal cortexm0_u_logic_Tqc3z4_26234 : STD_LOGIC; 
  signal cortexm0_u_logic_H8l2z4_26235 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4l2z4_26236 : STD_LOGIC; 
  signal cortexm0_u_logic_Jjuwx42_26237 : STD_LOGIC; 
  signal cortexm0_u_logic_Jjuwx41_26238 : STD_LOGIC; 
  signal cortexm0_u_logic_N10xx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jzzwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Sa23z4_26241 : STD_LOGIC; 
  signal cortexm0_u_logic_Iu1wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_10_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ox1wx431 : STD_LOGIC; 
  signal N443 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o_26247 : STD_LOGIC; 
  signal cortexm0_u_logic_Dq73z4_26248 : STD_LOGIC; 
  signal cortexm0_u_logic_Ukt2z4_26249 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruj2z4_26250 : STD_LOGIC; 
  signal cortexm0_u_logic_Ug63z4_26251 : STD_LOGIC; 
  signal cortexm0_u_logic_I2t2z4_26252 : STD_LOGIC; 
  signal cortexm0_u_logic_Lk9wx41_26253 : STD_LOGIC; 
  signal cortexm0_u_logic_H1cwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_V7ywx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Txj2z4_26256 : STD_LOGIC; 
  signal cortexm0_u_logic_Duu2z4_26257 : STD_LOGIC; 
  signal cortexm0_u_logic_Dtj2z4_26258 : STD_LOGIC; 
  signal cortexm0_u_logic_Fwj2z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pg1wx43_26260 : STD_LOGIC; 
  signal cortexm0_u_logic_M413z4_26261 : STD_LOGIC; 
  signal cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3222_o_26262 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwdwx4 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4182_o_26266 : STD_LOGIC; 
  signal cortexm0_u_logic_E4wwx4_L4wwx4_AND_4239_o_26267 : STD_LOGIC; 
  signal cortexm0_u_logic_Wzpvx41_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pg1wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ejawx4_B19wx4_XOR_77_o : STD_LOGIC; 
  signal cortexm0_u_logic_F32wx4 : STD_LOGIC; 
  signal N1177 : STD_LOGIC; 
  signal cortexm0_u_logic_U5q2z4_26273 : STD_LOGIC; 
  signal cortexm0_u_logic_O723z4_26274 : STD_LOGIC; 
  signal cortexm0_u_logic_C61wx4111 : STD_LOGIC; 
  signal cortexm0_u_logic_Tqs2z4_26276 : STD_LOGIC; 
  signal cortexm0_u_logic_Azs2z4_26277 : STD_LOGIC; 
  signal cortexm0_u_logic_Mxa2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Z5pvx44_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Z5pvx42_26280 : STD_LOGIC; 
  signal cortexm0_u_logic_Z5pvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U5x2z4_26282 : STD_LOGIC; 
  signal cortexm0_u_logic_Hy0wx41_26283 : STD_LOGIC; 
  signal cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6778_o : STD_LOGIC; 
  signal cortexm0_u_logic_S2p2z4_26285 : STD_LOGIC; 
  signal cortexm0_u_logic_Lw53z4_26286 : STD_LOGIC; 
  signal cortexm0_u_logic_Cn43z4_26287 : STD_LOGIC; 
  signal cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o3_26288 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_23_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Nozvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_26_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Jex2z4_26292 : STD_LOGIC; 
  signal cortexm0_u_logic_Szr2z4_26293 : STD_LOGIC; 
  signal cortexm0_u_logic_Z6ovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_9_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_6_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Qg93z4_26297 : STD_LOGIC; 
  signal cortexm0_u_logic_Q6u2z4_26298 : STD_LOGIC; 
  signal cortexm0_u_logic_Ixh3z4_26299 : STD_LOGIC; 
  signal cortexm0_u_logic_Vp52z4_Zk52z4_OR_1201_o : STD_LOGIC; 
  signal cortexm0_u_logic_Zfv2z4_26301 : STD_LOGIC; 
  signal cortexm0_u_logic_Q273z4_26302 : STD_LOGIC; 
  signal cortexm0_u_logic_Pa33z4_26303 : STD_LOGIC; 
  signal cortexm0_u_logic_Tvh3z4_26304 : STD_LOGIC; 
  signal cortexm0_u_logic_Cawwx41_26305 : STD_LOGIC; 
  signal cortexm0_u_logic_Wzy2z4_2_26306 : STD_LOGIC; 
  signal cortexm0_u_logic_Fgm2z4_3_26307 : STD_LOGIC; 
  signal cortexm0_u_logic_F2ivx4 : STD_LOGIC; 
  signal HWDATA_2_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Yz4wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_D9ovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gua2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cawwx42_26313 : STD_LOGIC; 
  signal N78 : STD_LOGIC; 
  signal cortexm0_u_logic_Vaw2z4_26315 : STD_LOGIC; 
  signal cortexm0_u_logic_I4gvx4_B8c2z4_AND_6700_o : STD_LOGIC; 
  signal cortexm0_u_logic_Hlsvx4 : STD_LOGIC; 
  signal N1170 : STD_LOGIC; 
  signal cortexm0_u_logic_Cxc3z4_26319 : STD_LOGIC; 
  signal cortexm0_u_logic_Dq83z4_26320 : STD_LOGIC; 
  signal cortexm0_u_logic_Ug73z4_26321 : STD_LOGIC; 
  signal cortexm0_u_logic_U2s2z4_26322 : STD_LOGIC; 
  signal cortexm0_u_logic_Uls2z4_26323 : STD_LOGIC; 
  signal cortexm0_u_logic_Txa2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Wva2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fxa2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pybwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Duv2z4_26329 : STD_LOGIC; 
  signal cortexm0_u_logic_Uku2z4_26330 : STD_LOGIC; 
  signal cortexm0_u_logic_W5s2z4_26331 : STD_LOGIC; 
  signal cortexm0_u_logic_I4s2z4_26332 : STD_LOGIC; 
  signal N1000 : STD_LOGIC; 
  signal N116 : STD_LOGIC; 
  signal cortexm0_u_logic_Dw7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Svxwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Wxxwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zyhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zyhvx41_26339 : STD_LOGIC; 
  signal N180_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Bdwwx43_26341 : STD_LOGIC; 
  signal cortexm0_u_logic_Kw63z4_26342 : STD_LOGIC; 
  signal cortexm0_u_logic_Ka93z4_26343 : STD_LOGIC; 
  signal cortexm0_u_logic_T583z4_26344 : STD_LOGIC; 
  signal cortexm0_u_logic_Wzy2z4_1_26345 : STD_LOGIC; 
  signal cortexm0_u_logic_Bdwwx44_26346 : STD_LOGIC; 
  signal cortexm0_u_logic_G4r2z4_26347 : STD_LOGIC; 
  signal cortexm0_u_logic_T9v2z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Y5zvx41_26349 : STD_LOGIC; 
  signal cortexm0_u_logic_Gci2z4_26350 : STD_LOGIC; 
  signal cortexm0_u_logic_Ymawx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cjhvx41_26352 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_17_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4xvx44_26354 : STD_LOGIC; 
  signal cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o : STD_LOGIC; 
  signal cortexm0_u_logic_Z4xvx43_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Viy2z4_26357 : STD_LOGIC; 
  signal cortexm0_u_logic_J2yvx4_Q2yvx4_AND_959_o : STD_LOGIC; 
  signal cortexm0_u_logic_Rfpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zcn2z4_26360 : STD_LOGIC; 
  signal cortexm0_u_logic_Irxvx4_Prxvx4_XOR_47_o : STD_LOGIC; 
  signal cortexm0_u_logic_Uqxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vuxvx4_Rsxvx4_XOR_48_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ejpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Brxvx4_Y5svx4_XOR_46_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vnxvx4_Coxvx4_AND_926_o : STD_LOGIC; 
  signal cortexm0_u_logic_Lpt2z4_26367 : STD_LOGIC; 
  signal cortexm0_u_logic_Eruwx43_26368 : STD_LOGIC; 
  signal cortexm0_u_logic_Eruwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ptc2z4_U9h2z4_OR_1425_o : STD_LOGIC; 
  signal cortexm0_u_logic_Fio2z4_26371 : STD_LOGIC; 
  signal cortexm0_u_logic_Ptc2z4_Bah2z4_OR_1423_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ujo2z4_26373 : STD_LOGIC; 
  signal cortexm0_u_logic_Eruwx44_26374 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o2_26375 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o9 : STD_LOGIC; 
  signal N530 : STD_LOGIC; 
  signal cortexm0_u_logic_Zad3z4_26378 : STD_LOGIC; 
  signal cortexm0_u_logic_Cps2z4_26379 : STD_LOGIC; 
  signal cortexm0_u_logic_K9ovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Douvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o13 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o20_26383 : STD_LOGIC; 
  signal cortexm0_u_logic_Sow2z4_26384 : STD_LOGIC; 
  signal ahbmi_hrdata_31_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_15_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Wnnvx4_Pnnvx4_XOR_40_o : STD_LOGIC; 
  signal cortexm0_u_logic_Tyx2z4_26388 : STD_LOGIC; 
  signal cortexm0_u_logic_J4x2z4_26389 : STD_LOGIC; 
  signal cortexm0_u_logic_Qp3wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kvfwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o : STD_LOGIC; 
  signal N1183 : STD_LOGIC; 
  signal cortexm0_u_logic_Rpe3z4_26394 : STD_LOGIC; 
  signal cortexm0_u_logic_Hue3z4_26395 : STD_LOGIC; 
  signal cortexm0_u_logic_Ok7wx43_26396 : STD_LOGIC; 
  signal cortexm0_u_logic_W893z4_26397 : STD_LOGIC; 
  signal cortexm0_u_logic_Wu63z4_26398 : STD_LOGIC; 
  signal cortexm0_u_logic_Bxxwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ok7wx45_26400 : STD_LOGIC; 
  signal N832 : STD_LOGIC; 
  signal N833 : STD_LOGIC; 
  signal cortexm0_u_logic_Ok7wx432 : STD_LOGIC; 
  signal cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2648_o : STD_LOGIC; 
  signal cortexm0_u_logic_Exawx4_Lxawx4_AND_2036_o_26405 : STD_LOGIC; 
  signal cortexm0_u_logic_Muawx4 : STD_LOGIC; 
  signal cortexm0_u_logic_X8zvx4 : STD_LOGIC; 
  signal N182 : STD_LOGIC; 
  signal cortexm0_u_logic_E1bvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fuawx4_26410 : STD_LOGIC; 
  signal cortexm0_u_logic_T3ovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zva3z4_26413 : STD_LOGIC; 
  signal cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3560_o : STD_LOGIC; 
  signal cortexm0_u_logic_Edovx4 : STD_LOGIC; 
  signal N625 : STD_LOGIC; 
  signal cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4679_o1 : STD_LOGIC; 
  signal cortexm0_u_logic_Qk0xx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jk0xx4_26419 : STD_LOGIC; 
  signal cortexm0_u_logic_Thm2z4_26420 : STD_LOGIC; 
  signal cortexm0_u_logic_C6mwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qk1wx41_26422 : STD_LOGIC; 
  signal cortexm0_u_logic_Dfowx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mnvwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qk1wx42_26425 : STD_LOGIC; 
  signal cortexm0_u_logic_Aud3z4_26426 : STD_LOGIC; 
  signal cortexm0_u_logic_Pvd3z4_26427 : STD_LOGIC; 
  signal cortexm0_u_logic_Qk1wx43_26428 : STD_LOGIC; 
  signal cortexm0_u_logic_Exd3z4_26429 : STD_LOGIC; 
  signal cortexm0_u_logic_Qk1wx44_26430 : STD_LOGIC; 
  signal cortexm0_u_logic_Qk1wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rkd3z4_26432 : STD_LOGIC; 
  signal cortexm0_u_logic_Asbvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jrnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o : STD_LOGIC; 
  signal cortexm0_u_logic_Bpdwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zjq2z4_26437 : STD_LOGIC; 
  signal cortexm0_u_logic_L7p2z4_26438 : STD_LOGIC; 
  signal cortexm0_u_logic_Ql0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Wo0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_20_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_17_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ekcvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zfh3z4_26444 : STD_LOGIC; 
  signal cortexm0_u_logic_Mq7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jsa2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gehvx41_26447 : STD_LOGIC; 
  signal cortexm0_u_logic_Foe3z4_26448 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_20_0 : STD_LOGIC; 
  signal cortexm0_u_logic_C5n2z4_26450 : STD_LOGIC; 
  signal cortexm0_u_logic_R6n2z4_26451 : STD_LOGIC; 
  signal cortexm0_u_logic_SF2841 : STD_LOGIC; 
  signal cortexm0_u_logic_Ohd2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Icxwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_G4qwx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3508_o : STD_LOGIC; 
  signal cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3508_o1_26457 : STD_LOGIC; 
  signal cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3508_o2_26458 : STD_LOGIC; 
  signal cortexm0_u_logic_Iypwx4_Pypwx4_AND_3513_o : STD_LOGIC; 
  signal cortexm0_u_logic_Asdwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_J0n2z4_26461 : STD_LOGIC; 
  signal cortexm0_u_logic_Ug43z4_26462 : STD_LOGIC; 
  signal cortexm0_u_logic_Cy13z4_26463 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa0wx43_26464 : STD_LOGIC; 
  signal cortexm0_u_logic_Md93z4_26465 : STD_LOGIC; 
  signal cortexm0_u_logic_V883z4_26466 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa0wx46_26468 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa0wx47_26469 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa0wx45_26470 : STD_LOGIC; 
  signal cortexm0_u_logic_L733z4_26471 : STD_LOGIC; 
  signal cortexm0_u_logic_Mz63z4_26472 : STD_LOGIC; 
  signal cortexm0_u_logic_Pw03z4_26473 : STD_LOGIC; 
  signal cortexm0_u_logic_M3u2z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_N3n2z4_26475 : STD_LOGIC; 
  signal cortexm0_u_logic_Vcv2z4_26476 : STD_LOGIC; 
  signal cortexm0_u_logic_Y1n2z4_26477 : STD_LOGIC; 
  signal cortexm0_u_logic_Vzz2z4_26478 : STD_LOGIC; 
  signal cortexm0_u_logic_Fjewx41_26479 : STD_LOGIC; 
  signal cortexm0_u_logic_K9z2z4_26480 : STD_LOGIC; 
  signal cortexm0_u_logic_I6z2z4_26481 : STD_LOGIC; 
  signal cortexm0_u_logic_K1z2z4_26482 : STD_LOGIC; 
  signal cortexm0_u_logic_Cyq2z4_26483 : STD_LOGIC; 
  signal cortexm0_u_logic_Fjewx42_26484 : STD_LOGIC; 
  signal cortexm0_u_logic_Auk2z4_26485 : STD_LOGIC; 
  signal cortexm0_u_logic_C3z2z4_26486 : STD_LOGIC; 
  signal cortexm0_u_logic_Ol6wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Sznvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_S87wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cfzvx4 : STD_LOGIC; 
  signal N419 : STD_LOGIC; 
  signal cortexm0_u_logic_Qfzvx42_26492 : STD_LOGIC; 
  signal cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493 : STD_LOGIC; 
  signal cortexm0_u_logic_B9g3z4_26494 : STD_LOGIC; 
  signal cortexm0_u_logic_Ug0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fj0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_21_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_18_0 : STD_LOGIC; 
  signal N468 : STD_LOGIC; 
  signal N178 : STD_LOGIC; 
  signal cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4308_o : STD_LOGIC; 
  signal cortexm0_u_logic_Cbvwx4 : STD_LOGIC; 
  signal N466 : STD_LOGIC; 
  signal N801 : STD_LOGIC; 
  signal N805_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pfz2z4_26506 : STD_LOGIC; 
  signal cortexm0_u_logic_Sa13z4_26507 : STD_LOGIC; 
  signal cortexm0_u_logic_N3ywx4 : STD_LOGIC; 
  signal cortexm0_u_logic_F872z4_M872z4_AND_6042_o2_26509 : STD_LOGIC; 
  signal cortexm0_u_logic_T253z4_26510 : STD_LOGIC; 
  signal cortexm0_u_logic_F872z4_M872z4_AND_6042_o3_26511 : STD_LOGIC; 
  signal cortexm0_u_logic_Bk23z4_26512 : STD_LOGIC; 
  signal cortexm0_u_logic_F872z4_M872z4_AND_6042_o : STD_LOGIC; 
  signal cortexm0_u_logic_V1l2z4_26514 : STD_LOGIC; 
  signal cortexm0_u_logic_F872z4_M872z4_AND_6042_o4_26515 : STD_LOGIC; 
  signal cortexm0_u_logic_X2j2z4_26516 : STD_LOGIC; 
  signal cortexm0_u_logic_Cgyvx411 : STD_LOGIC; 
  signal cortexm0_u_logic_N142z4_U142z4_AND_5607_o : STD_LOGIC; 
  signal cortexm0_u_logic_Cgyvx42_26519 : STD_LOGIC; 
  signal cortexm0_u_logic_C192z4_J192z4_AND_6303_o : STD_LOGIC; 
  signal cortexm0_u_logic_U09wx4_B19wx4_XOR_63_o : STD_LOGIC; 
  signal cortexm0_u_logic_Cgyvx43_26522 : STD_LOGIC; 
  signal cortexm0_u_logic_Olzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cgyvx45_26524 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_2_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Cgyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ky5wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rngwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Y1v2z4_26529 : STD_LOGIC; 
  signal cortexm0_u_logic_Nz83z4_26530 : STD_LOGIC; 
  signal cortexm0_u_logic_Z3k2z4_26531 : STD_LOGIC; 
  signal cortexm0_u_logic_Po63z4_26532 : STD_LOGIC; 
  signal cortexm0_u_logic_Bah2z4_Nsc2z4_OR_1429_o : STD_LOGIC; 
  signal cortexm0_u_logic_U9h2z4_Nsc2z4_OR_1427_o : STD_LOGIC; 
  signal cortexm0_u_logic_Feqwx43_26535 : STD_LOGIC; 
  signal cortexm0_u_logic_K2k2z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_V0k2z4_26537 : STD_LOGIC; 
  signal cortexm0_u_logic_Pst2z4_26538 : STD_LOGIC; 
  signal cortexm0_u_logic_Yx73z4_26539 : STD_LOGIC; 
  signal N152 : STD_LOGIC; 
  signal ahbmi_hrdata_13_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ogo2z4_26542 : STD_LOGIC; 
  signal cortexm0_u_logic_Ieh3z4_26543 : STD_LOGIC; 
  signal N506 : STD_LOGIC; 
  signal cortexm0_u_logic_A9p2z4_26545 : STD_LOGIC; 
  signal cortexm0_u_logic_Ecp2z4_26546 : STD_LOGIC; 
  signal cortexm0_u_logic_Pap2z4_26547 : STD_LOGIC; 
  signal cortexm0_u_logic_Bjxwx44_26548 : STD_LOGIC; 
  signal N112 : STD_LOGIC; 
  signal cortexm0_u_logic_Hnwwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zb83z4_26551 : STD_LOGIC; 
  signal cortexm0_u_logic_Ffqvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ark2z4_1_26553 : STD_LOGIC; 
  signal cortexm0_u_logic_Ffj2z4_1_26554 : STD_LOGIC; 
  signal cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o6_26555 : STD_LOGIC; 
  signal cortexm0_u_logic_Sk52z4_Zk52z4_OR_1193_o : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o9_26557 : STD_LOGIC; 
  signal cortexm0_u_logic_U5r2z4_26558 : STD_LOGIC; 
  signal cortexm0_u_logic_J433z4_26559 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o3_26560 : STD_LOGIC; 
  signal cortexm0_u_logic_Cjuwx41_26561 : STD_LOGIC; 
  signal cortexm0_u_logic_Pcd3z4_26562 : STD_LOGIC; 
  signal cortexm0_u_logic_Vac3z4_26563 : STD_LOGIC; 
  signal cortexm0_u_logic_Mcc3z4_26564 : STD_LOGIC; 
  signal cortexm0_u_logic_Vb9wx4 : STD_LOGIC; 
  signal N662 : STD_LOGIC; 
  signal N663 : STD_LOGIC; 
  signal cortexm0_u_logic_Ywzwx4_Fxzwx4_AND_4622_o : STD_LOGIC; 
  signal cortexm0_u_logic_Cjuwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_K0wwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cjuwx42_26571 : STD_LOGIC; 
  signal cortexm0_u_logic_Cjuwx43_26572 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx41_26573 : STD_LOGIC; 
  signal cortexm0_u_logic_Mkrwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lbiwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jky2z4_26576 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx43_26577 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5468_o1_26578 : STD_LOGIC; 
  signal cortexm0_u_logic_B613z4_26579 : STD_LOGIC; 
  signal cortexm0_u_logic_Rhu2z4_26580 : STD_LOGIC; 
  signal cortexm0_u_logic_Ql33z4_26581 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx49_26582 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx47_26583 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx48_26584 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx44_26585 : STD_LOGIC; 
  signal cortexm0_u_logic_Pty2z4_26586 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5468_o4_26587 : STD_LOGIC; 
  signal cortexm0_u_logic_Hc23z4_26588 : STD_LOGIC; 
  signal cortexm0_u_logic_Oas2z4_26589 : STD_LOGIC; 
  signal cortexm0_u_logic_Rds2z4_26590 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5468_o3_26591 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5468_o12_26592 : STD_LOGIC; 
  signal cortexm0_u_logic_I463z4_26593 : STD_LOGIC; 
  signal cortexm0_u_logic_Zu43z4_26594 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5468_o7_0 : STD_LOGIC; 
  signal N610 : STD_LOGIC; 
  signal cortexm0_u_logic_Xyk2z4_26597 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_23_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4687_o : STD_LOGIC; 
  signal cortexm0_u_logic_Tv2wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zj3wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_R13wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dtpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ihcvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fj0wx44_26605 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z41_26606 : STD_LOGIC; 
  signal cortexm0_u_logic_Hlzvx42_26607 : STD_LOGIC; 
  signal cortexm0_u_logic_D7k2z4_26608 : STD_LOGIC; 
  signal cortexm0_u_logic_O5k2z4_26609 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z42_26610 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z48_26611 : STD_LOGIC; 
  signal cortexm0_u_logic_Qs0wx46_26612 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z44_26613 : STD_LOGIC; 
  signal N1547 : STD_LOGIC; 
  signal cortexm0_u_logic_Ohwvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ceswx4_Jeswx4_AND_3778_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Dsqvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_P7wvx4_Zfswx4_AND_3789_o : STD_LOGIC; 
  signal cortexm0_u_logic_Gvrwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Owq2z4_26620 : STD_LOGIC; 
  signal cortexm0_u_logic_Jeewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3728_o_26622 : STD_LOGIC; 
  signal cortexm0_u_logic_Layvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qllwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Nnc3z4_26625 : STD_LOGIC; 
  signal cortexm0_u_logic_Ipn2z4_26626 : STD_LOGIC; 
  signal cortexm0_u_logic_Mydwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o : STD_LOGIC; 
  signal cortexm0_u_logic_C9a3z4_26629 : STD_LOGIC; 
  signal cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o1_26630 : STD_LOGIC; 
  signal N1181 : STD_LOGIC; 
  signal cortexm0_u_logic_K0u2z4_26632 : STD_LOGIC; 
  signal cortexm0_u_logic_Bdwwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_E1r2z4_26634 : STD_LOGIC; 
  signal cortexm0_u_logic_S2r2z4_26635 : STD_LOGIC; 
  signal cortexm0_u_logic_Fdzvx4 : STD_LOGIC; 
  signal N927 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_30_0 : STD_LOGIC; 
  signal N926 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4120_26640 : STD_LOGIC; 
  signal cortexm0_u_logic_E9rwx4_Ipdwx4_AND_3652_o : STD_LOGIC; 
  signal cortexm0_u_logic_Tib3z4_26642 : STD_LOGIC; 
  signal cortexm0_u_logic_Kkb3z4_26643 : STD_LOGIC; 
  signal cortexm0_u_logic_Dhb3z4_26644 : STD_LOGIC; 
  signal cortexm0_u_logic_Japwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qs0wx42_26646 : STD_LOGIC; 
  signal cortexm0_u_logic_Wu53z4_26647 : STD_LOGIC; 
  signal cortexm0_u_logic_Nl43z4_26648 : STD_LOGIC; 
  signal cortexm0_u_logic_Qs0wx43_26649 : STD_LOGIC; 
  signal cortexm0_u_logic_V223z4_26650 : STD_LOGIC; 
  signal cortexm0_u_logic_Tvn2z4_26651 : STD_LOGIC; 
  signal cortexm0_u_logic_Qs0wx44_26652 : STD_LOGIC; 
  signal cortexm0_u_logic_Qs0wx45_26653 : STD_LOGIC; 
  signal cortexm0_u_logic_Ixn2z4_26654 : STD_LOGIC; 
  signal cortexm0_u_logic_A272z4_H272z4_AND_6016_o111_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Qs0wx41_26656 : STD_LOGIC; 
  signal cortexm0_u_logic_Letwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_X5uwx4_E6uwx4_AND_4020_o : STD_LOGIC; 
  signal cortexm0_u_logic_Gftwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Saqwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cawwx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ducvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cqo2z4_26663 : STD_LOGIC; 
  signal cortexm0_u_logic_L562z4_S562z4_AND_5885_o4_26664 : STD_LOGIC; 
  signal cortexm0_u_logic_Fhx2z4_26665 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_13_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_10_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Tdg2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pjqwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gpbvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwp2z4_26671 : STD_LOGIC; 
  signal cortexm0_u_logic_Toc2z4_Apc2z4_AND_6760_o3_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Hn03z4_26673 : STD_LOGIC; 
  signal cortexm0_u_logic_S8k2z4_26674 : STD_LOGIC; 
  signal cortexm0_u_logic_Bspvx461 : STD_LOGIC; 
  signal N427 : STD_LOGIC; 
  signal N428 : STD_LOGIC; 
  signal cortexm0_u_logic_Djzvx43_26678 : STD_LOGIC; 
  signal cortexm0_u_logic_Gf53z4_26679 : STD_LOGIC; 
  signal cortexm0_u_logic_Ow23z4_26680 : STD_LOGIC; 
  signal cortexm0_u_logic_Nqz2z4_26681 : STD_LOGIC; 
  signal cortexm0_u_logic_Djzvx42_0 : STD_LOGIC; 
  signal N1300_0 : STD_LOGIC; 
  signal cortexm0_u_logic_H3awx4_O3awx4_AND_1953_o : STD_LOGIC; 
  signal cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2233_o : STD_LOGIC; 
  signal cortexm0_u_logic_Y29wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fjswx43_26687 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_19_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Dmvwx43_26689 : STD_LOGIC; 
  signal cortexm0_u_logic_Sog3z4_26690 : STD_LOGIC; 
  signal cortexm0_u_logic_Dmvwx44_26691 : STD_LOGIC; 
  signal cortexm0_u_logic_Gfg3z4_26692 : STD_LOGIC; 
  signal cortexm0_u_logic_Mecvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Noo2z4_26694 : STD_LOGIC; 
  signal cortexm0_u_logic_Yoz2z4_26695 : STD_LOGIC; 
  signal cortexm0_u_logic_L562z4_S562z4_AND_5885_o2_26696 : STD_LOGIC; 
  signal cortexm0_u_logic_Bk13z4_26697 : STD_LOGIC; 
  signal cortexm0_u_logic_Sl03z4_26698 : STD_LOGIC; 
  signal cortexm0_u_logic_L562z4_S562z4_AND_5885_o3_26699 : STD_LOGIC; 
  signal cortexm0_u_logic_Kt23z4_26700 : STD_LOGIC; 
  signal cortexm0_u_logic_T243z4_26701 : STD_LOGIC; 
  signal cortexm0_u_logic_Cc53z4_26702 : STD_LOGIC; 
  signal cortexm0_u_logic_Ymo2z4_26703 : STD_LOGIC; 
  signal cortexm0_u_logic_L562z4_S562z4_AND_5885_o : STD_LOGIC; 
  signal N1475 : STD_LOGIC; 
  signal cortexm0_u_logic_X1ywx4_E2ywx4_AND_4458_o : STD_LOGIC; 
  signal cortexm0_u_logic_Duuwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ylbwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fmqvx43_26709 : STD_LOGIC; 
  signal cortexm0_u_logic_Qaxvx4_Xaxvx4_AND_901_o : STD_LOGIC; 
  signal cortexm0_u_logic_Fmqvx42_26711 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o12_26712 : STD_LOGIC; 
  signal cortexm0_u_logic_P6xvx4_W6xvx4_AND_891_o : STD_LOGIC; 
  signal cortexm0_u_logic_Yzi2z4_26714 : STD_LOGIC; 
  signal cortexm0_u_logic_Wyxvx4_Aopvx4_OR_208_o : STD_LOGIC; 
  signal cortexm0_u_logic_Kss2z4_26716 : STD_LOGIC; 
  signal cortexm0_u_logic_S703z4_26717 : STD_LOGIC; 
  signal cortexm0_u_logic_Cc73z4_26718 : STD_LOGIC; 
  signal cortexm0_u_logic_Gcr2z4_26719 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfr2z4_26720 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_16_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ewbvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ovc3z4_26723 : STD_LOGIC; 
  signal cortexm0_u_logic_Efp2z4_26724 : STD_LOGIC; 
  signal cortexm0_u_logic_Ze1wx49_26725 : STD_LOGIC; 
  signal cortexm0_u_logic_Zgr2z4_26726 : STD_LOGIC; 
  signal cortexm0_u_logic_T263z4_26727 : STD_LOGIC; 
  signal cortexm0_u_logic_St0wx41_26728 : STD_LOGIC; 
  signal cortexm0_u_logic_Fi93z4_26729 : STD_LOGIC; 
  signal cortexm0_u_logic_Eun2z4_26730 : STD_LOGIC; 
  signal cortexm0_u_logic_St0wx42_26731 : STD_LOGIC; 
  signal cortexm0_u_logic_Ohv2z4_26732 : STD_LOGIC; 
  signal ahbmi_hrdata_5_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_St0wx44_26734 : STD_LOGIC; 
  signal cortexm0_u_logic_Psn2z4_26735 : STD_LOGIC; 
  signal cortexm0_u_logic_Ec33z4_26736 : STD_LOGIC; 
  signal cortexm0_u_logic_St0wx48_26737 : STD_LOGIC; 
  signal cortexm0_u_logic_Nd3wx4211 : STD_LOGIC; 
  signal cortexm0_u_logic_Nd3wx4214 : STD_LOGIC; 
  signal cortexm0_u_logic_Px5wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Iufwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvgwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx418_26743 : STD_LOGIC; 
  signal cortexm0_u_logic_Ugewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx417_0 : STD_LOGIC; 
  signal N1002 : STD_LOGIC; 
  signal N1003 : STD_LOGIC; 
  signal cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o : STD_LOGIC; 
  signal cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o5_26749 : STD_LOGIC; 
  signal cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o3_26750 : STD_LOGIC; 
  signal cortexm0_u_logic_Hrcvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hak2z4_26752 : STD_LOGIC; 
  signal cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o4_26753 : STD_LOGIC; 
  signal cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o3_26754 : STD_LOGIC; 
  signal cortexm0_u_logic_Mv2wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xviwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o4_26757 : STD_LOGIC; 
  signal cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o5_26758 : STD_LOGIC; 
  signal N1557 : STD_LOGIC; 
  signal cortexm0_u_logic_G9w2z4_26760 : STD_LOGIC; 
  signal cortexm0_u_logic_Uup2z4_26761 : STD_LOGIC; 
  signal cortexm0_u_logic_Sbxvx47_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfpvx45_26763 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfpvx41_26764 : STD_LOGIC; 
  signal cortexm0_u_logic_Ukpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dziwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfpvx42_26767 : STD_LOGIC; 
  signal N1164 : STD_LOGIC; 
  signal N1165 : STD_LOGIC; 
  signal cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o1_26770 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o4_26771 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o12_26772 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o27_26773 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o8_26774 : STD_LOGIC; 
  signal N797_0 : STD_LOGIC; 
  signal N795 : STD_LOGIC; 
  signal N796 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o101 : STD_LOGIC; 
  signal cortexm0_u_logic_C3qvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Wzpvx43_26780 : STD_LOGIC; 
  signal cortexm0_u_logic_Wzpvx42_26781 : STD_LOGIC; 
  signal cortexm0_u_logic_D6qwx4_K6qwx4_AND_3533_o_26782 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o16_26783 : STD_LOGIC; 
  signal cortexm0_u_logic_Wn1wx43_26784 : STD_LOGIC; 
  signal cortexm0_u_logic_Pdbwx44_26785 : STD_LOGIC; 
  signal cortexm0_u_logic_I443z4_26786 : STD_LOGIC; 
  signal N1461 : STD_LOGIC; 
  signal cortexm0_u_logic_Jw73z4_26788 : STD_LOGIC; 
  signal cortexm0_u_logic_Art2z4_26789 : STD_LOGIC; 
  signal cortexm0_u_logic_Xyh3z4_26790 : STD_LOGIC; 
  signal cortexm0_u_logic_Wo0wx41_26791 : STD_LOGIC; 
  signal cortexm0_u_logic_Wo0wx43_26792 : STD_LOGIC; 
  signal cortexm0_u_logic_Ht53z4_26793 : STD_LOGIC; 
  signal cortexm0_u_logic_Wo0wx45_26794 : STD_LOGIC; 
  signal cortexm0_u_logic_M0i3z4_26795 : STD_LOGIC; 
  signal cortexm0_u_logic_Hxx2z4_26796 : STD_LOGIC; 
  signal cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o2_26797 : STD_LOGIC; 
  signal cortexm0_u_logic_Fcj2z4_26798 : STD_LOGIC; 
  signal N1321 : STD_LOGIC; 
  signal cortexm0_u_logic_Zu23z4_26800 : STD_LOGIC; 
  signal cortexm0_u_logic_Djh3z4_26801 : STD_LOGIC; 
  signal cortexm0_u_logic_Rd53z4_26802 : STD_LOGIC; 
  signal cortexm0_u_logic_J0v2z4_26803 : STD_LOGIC; 
  signal N1507_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Vq0xx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx41_26806 : STD_LOGIC; 
  signal cortexm0_u_logic_Bqcwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Msyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qmkwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx42_26810 : STD_LOGIC; 
  signal cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1099_o : STD_LOGIC; 
  signal cortexm0_u_logic_Jf6wx4 : STD_LOGIC; 
  signal N1495_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pyxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx413_26815 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx410_26816 : STD_LOGIC; 
  signal cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6660_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ki8vx4_Mj8vx4_OR_684_o : STD_LOGIC; 
  signal cortexm0_u_logic_Su6wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kngwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_N4yvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Epxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx49_26823 : STD_LOGIC; 
  signal cortexm0_u_logic_Ll63z4_26824 : STD_LOGIC; 
  signal cortexm0_u_logic_Jw83z4_26825 : STD_LOGIC; 
  signal cortexm0_u_logic_Uu73z4_26826 : STD_LOGIC; 
  signal cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o2_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o3_26828 : STD_LOGIC; 
  signal cortexm0_u_logic_Zmewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_W9fwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jlo2z4_26832 : STD_LOGIC; 
  signal cortexm0_u_logic_Uyu2z4_26833 : STD_LOGIC; 
  signal cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o : STD_LOGIC; 
  signal cortexm0_u_logic_Clewx4_R5dwx4_AND_5859_o : STD_LOGIC; 
  signal cortexm0_u_logic_Hw52z4_Huqvx4_AND_5855_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Yu52z4_Fv52z4_OR_1212_o_26837 : STD_LOGIC; 
  signal cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o : STD_LOGIC; 
  signal cortexm0_u_logic_Bpsvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx42_26840 : STD_LOGIC; 
  signal cortexm0_u_logic_Ulgwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Yj6wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fk6wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_C1svx4_N3svx4_XOR_89_o : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx43_26845 : STD_LOGIC; 
  signal cortexm0_u_logic_Y6t2z4_26846 : STD_LOGIC; 
  signal cortexm0_u_logic_A8yvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx45_26848 : STD_LOGIC; 
  signal cortexm0_u_logic_Uv6wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gcqvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx49_26851 : STD_LOGIC; 
  signal cortexm0_u_logic_Bswvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U3ywx4_B4ywx4_AND_4464_o : STD_LOGIC; 
  signal cortexm0_u_logic_Hr7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Y1ivx4_26855 : STD_LOGIC; 
  signal cortexm0_u_logic_R1ivx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ipb3z4_26857 : STD_LOGIC; 
  signal cortexm0_u_logic_Sx3wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Izpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ze1wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o : STD_LOGIC; 
  signal cortexm0_u_logic_G8n2z4_26862 : STD_LOGIC; 
  signal cortexm0_u_logic_Locvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lgi3z4_26864 : STD_LOGIC; 
  signal cortexm0_u_logic_Nozvx44_26865 : STD_LOGIC; 
  signal cortexm0_u_logic_Qi62z4_Xi62z4_AND_5938_o2_26866 : STD_LOGIC; 
  signal cortexm0_u_logic_Ikz2z4_26867 : STD_LOGIC; 
  signal cortexm0_u_logic_Qi62z4_Xi62z4_AND_5938_o5_26868 : STD_LOGIC; 
  signal cortexm0_u_logic_Cll2z4_26869 : STD_LOGIC; 
  signal N1288 : STD_LOGIC; 
  signal cortexm0_u_logic_Bywwx4 : STD_LOGIC; 
  signal N818 : STD_LOGIC; 
  signal cortexm0_u_logic_U593z4_26873 : STD_LOGIC; 
  signal cortexm0_u_logic_I793z4_26874 : STD_LOGIC; 
  signal cortexm0_u_logic_Fhc3z4_26875 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx41 : STD_LOGIC; 
  signal cortexm0_u_logic_Gsuwx4_Nsuwx4_AND_4083_o : STD_LOGIC; 
  signal cortexm0_u_logic_Qxuwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hlzvx44_26879 : STD_LOGIC; 
  signal cortexm0_u_logic_Fn13z4_26880 : STD_LOGIC; 
  signal cortexm0_u_logic_Hlzvx41_26881 : STD_LOGIC; 
  signal cortexm0_u_logic_Hlzvx43_26882 : STD_LOGIC; 
  signal cortexm0_u_logic_Hlzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4152_26884 : STD_LOGIC; 
  signal cortexm0_u_logic_Gdawx4_B19wx4_XOR_73_o : STD_LOGIC; 
  signal cortexm0_u_logic_Twz2z4_26886 : STD_LOGIC; 
  signal cortexm0_u_logic_Bn53z4_26887 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o2_26888 : STD_LOGIC; 
  signal cortexm0_u_logic_Av13z4_26889 : STD_LOGIC; 
  signal cortexm0_u_logic_Usl2z4_26890 : STD_LOGIC; 
  signal cortexm0_u_logic_Bmb3z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Wq5wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o19_26893 : STD_LOGIC; 
  signal cortexm0_u_logic_Jruvx4 : STD_LOGIC; 
  signal N613 : STD_LOGIC; 
  signal cortexm0_u_logic_Vvx2z4_26896 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_28_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pazwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Wg0xx4_T1i2z4_14_AND_4672_o1_26899 : STD_LOGIC; 
  signal cortexm0_u_logic_Zxvwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ithvx41_26901 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_18_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kkrvx42_26903 : STD_LOGIC; 
  signal cortexm0_u_logic_Nyvwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gyvwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Viuwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o : STD_LOGIC; 
  signal cortexm0_u_logic_Kyi2z4_26908 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzqvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kkrvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kkrvx45_26911 : STD_LOGIC; 
  signal cortexm0_u_logic_Jucwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gqwwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Wyt2z4_26914 : STD_LOGIC; 
  signal cortexm0_u_logic_Gip2z4_26915 : STD_LOGIC; 
  signal cortexm0_u_logic_F8v2z4_26916 : STD_LOGIC; 
  signal cortexm0_u_logic_F483z4_26917 : STD_LOGIC; 
  signal N1393 : STD_LOGIC; 
  signal cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o : STD_LOGIC; 
  signal N1395 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx42_26921 : STD_LOGIC; 
  signal cortexm0_u_logic_Ct6wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ktbvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jw93z4_26924 : STD_LOGIC; 
  signal cortexm0_u_logic_Xx93z4_26925 : STD_LOGIC; 
  signal cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o4_26926 : STD_LOGIC; 
  signal cortexm0_u_logic_Mdzvx41_26927 : STD_LOGIC; 
  signal cortexm0_u_logic_Zei2z4_26928 : STD_LOGIC; 
  signal cortexm0_u_logic_Mdzvx42_26929 : STD_LOGIC; 
  signal cortexm0_u_logic_Kih2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx45_0 : STD_LOGIC; 
  signal cortexm0_u_logic_K79vx4_Y99vx4_OR_756_o : STD_LOGIC; 
  signal N1527 : STD_LOGIC; 
  signal cortexm0_u_logic_Wshwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ndhwx421 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx416_26936 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx47_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx48_0 : STD_LOGIC; 
  signal cortexm0_u_logic_W0ivx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_24_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kaf3z4_26942 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_22_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ckw2z4_26944 : STD_LOGIC; 
  signal ahbmi_hrdata_28_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_12_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Euzvx44_26947 : STD_LOGIC; 
  signal cortexm0_u_logic_H133z4_26948 : STD_LOGIC; 
  signal cortexm0_u_logic_Zj53z4_26949 : STD_LOGIC; 
  signal cortexm0_u_logic_Nkvwx4_Ukvwx4_AND_4187_o : STD_LOGIC; 
  signal cortexm0_u_logic_Euzvx45_26951 : STD_LOGIC; 
  signal cortexm0_u_logic_Rtz2z4_26952 : STD_LOGIC; 
  signal cortexm0_u_logic_Svqwx4 : STD_LOGIC; 
  signal N902 : STD_LOGIC; 
  signal cortexm0_u_logic_Euzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rblwx42_26956 : STD_LOGIC; 
  signal cortexm0_u_logic_Rblwx43_26957 : STD_LOGIC; 
  signal cortexm0_u_logic_Rblwx45_26958 : STD_LOGIC; 
  signal cortexm0_u_logic_Rxl2z4_26959 : STD_LOGIC; 
  signal cortexm0_u_logic_Sgp2z4_26960 : STD_LOGIC; 
  signal cortexm0_u_logic_Ok7wx41_26961 : STD_LOGIC; 
  signal cortexm0_u_logic_Ok7wx42 : STD_LOGIC; 
  signal N164 : STD_LOGIC; 
  signal ahbmi_hrdata_11_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Jpa3z4_26965 : STD_LOGIC; 
  signal cortexm0_u_logic_L8m2z4_26966 : STD_LOGIC; 
  signal cortexm0_u_logic_Plcvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o4_26968 : STD_LOGIC; 
  signal cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o3_26969 : STD_LOGIC; 
  signal N716 : STD_LOGIC; 
  signal cortexm0_u_logic_Yp7wx4 : STD_LOGIC; 
  signal N884 : STD_LOGIC; 
  signal cortexm0_u_logic_Iazwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ngzwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pazwx42_26975 : STD_LOGIC; 
  signal cortexm0_u_logic_Pazwx41_26976 : STD_LOGIC; 
  signal N1312 : STD_LOGIC; 
  signal N1311 : STD_LOGIC; 
  signal N1313 : STD_LOGIC; 
  signal cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o1_26980 : STD_LOGIC; 
  signal cortexm0_u_logic_Mczwx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_T5zwx4_0 : STD_LOGIC; 
  signal N1273 : STD_LOGIC; 
  signal cortexm0_u_logic_Ll83z4_26984 : STD_LOGIC; 
  signal cortexm0_u_logic_Rr93z4_26985 : STD_LOGIC; 
  signal cortexm0_u_logic_Lpv2z4_26986 : STD_LOGIC; 
  signal cortexm0_u_logic_Cgu2z4_26987 : STD_LOGIC; 
  signal cortexm0_u_logic_Vdr2z4_26988 : STD_LOGIC; 
  signal cortexm0_u_logic_Z7i2z4_26989 : STD_LOGIC; 
  signal N405_0 : STD_LOGIC; 
  signal cortexm0_u_logic_C4pvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o3_26992 : STD_LOGIC; 
  signal cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o1 : STD_LOGIC; 
  signal N873 : STD_LOGIC; 
  signal N872 : STD_LOGIC; 
  signal cortexm0_u_logic_X07wx4_26996 : STD_LOGIC; 
  signal cortexm0_u_logic_Q07wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Igi2z4_26998 : STD_LOGIC; 
  signal cortexm0_u_logic_Xt6wx42_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Xt6wx41_27000 : STD_LOGIC; 
  signal cortexm0_u_logic_Z78wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Y5zvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4155 : STD_LOGIC; 
  signal N657 : STD_LOGIC; 
  signal N656 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4163 : STD_LOGIC; 
  signal cortexm0_u_logic_Qjhvx41_27007 : STD_LOGIC; 
  signal cortexm0_u_logic_Dkx2z4_27008 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_15_0 : STD_LOGIC; 
  signal N1059 : STD_LOGIC; 
  signal cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011 : STD_LOGIC; 
  signal cortexm0_u_logic_Qjhvx42_27012 : STD_LOGIC; 
  signal cortexm0_u_logic_Hszvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Nbx2z4_27014 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4124_27016 : STD_LOGIC; 
  signal cortexm0_u_logic_Q7ewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qdtwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mcgvx4_Weowx4_AND_3988_o : STD_LOGIC; 
  signal cortexm0_u_logic_Uz9wx41_27020 : STD_LOGIC; 
  signal cortexm0_u_logic_Lrx2z4_27021 : STD_LOGIC; 
  signal cortexm0_u_logic_Nhzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_24_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_27_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kwo2z4_27025 : STD_LOGIC; 
  signal cortexm0_u_logic_Uj93z4_27026 : STD_LOGIC; 
  signal cortexm0_u_logic_Yw0wx44_27027 : STD_LOGIC; 
  signal cortexm0_u_logic_Djv2z4_27028 : STD_LOGIC; 
  signal cortexm0_u_logic_D1p2z4_27029 : STD_LOGIC; 
  signal cortexm0_u_logic_Yw0wx45_27030 : STD_LOGIC; 
  signal cortexm0_u_logic_Df83z4_27031 : STD_LOGIC; 
  signal cortexm0_u_logic_Td33z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Yw0wx46_27033 : STD_LOGIC; 
  signal cortexm0_u_logic_Tz03z4_27034 : STD_LOGIC; 
  signal cortexm0_u_logic_Zxo2z4_27035 : STD_LOGIC; 
  signal cortexm0_u_logic_U573z4_27036 : STD_LOGIC; 
  signal cortexm0_u_logic_Yw0wx47_27037 : STD_LOGIC; 
  signal cortexm0_u_logic_U9u2z4_27038 : STD_LOGIC; 
  signal cortexm0_u_logic_Ozo2z4_27039 : STD_LOGIC; 
  signal cortexm0_u_logic_Yw0wx4 : STD_LOGIC; 
  signal N1298 : STD_LOGIC; 
  signal cortexm0_u_logic_SF2052 : STD_LOGIC; 
  signal cortexm0_u_logic_Svs2z4_27043 : STD_LOGIC; 
  signal cortexm0_u_logic_Iuuvx4 : STD_LOGIC; 
  signal N856 : STD_LOGIC; 
  signal cortexm0_u_logic_Bus2z4_27046 : STD_LOGIC; 
  signal cortexm0_u_logic_Rfpvx41_27047 : STD_LOGIC; 
  signal cortexm0_u_logic_Fyzvx41_27048 : STD_LOGIC; 
  signal cortexm0_u_logic_Fyzvx42_27049 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_6_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ydcwx4_B19wx4_XOR_85_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o : STD_LOGIC; 
  signal cortexm0_u_logic_X7tvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_23_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o : STD_LOGIC; 
  signal cortexm0_u_logic_Uei3z4_27056 : STD_LOGIC; 
  signal cortexm0_u_logic_Jca3z4_27057 : STD_LOGIC; 
  signal cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o : STD_LOGIC; 
  signal cortexm0_u_logic_Tna3z4_27059 : STD_LOGIC; 
  signal N1579 : STD_LOGIC; 
  signal cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6611_o : STD_LOGIC; 
  signal cortexm0_u_logic_Fzxwx41_27062 : STD_LOGIC; 
  signal cortexm0_u_logic_H783z4_27063 : STD_LOGIC; 
  signal cortexm0_u_logic_Y1u2z4_27064 : STD_LOGIC; 
  signal cortexm0_u_logic_V3m2z4_27065 : STD_LOGIC; 
  signal cortexm0_u_logic_Yx63z4_27066 : STD_LOGIC; 
  signal cortexm0_u_logic_Fzxwx42_27067 : STD_LOGIC; 
  signal cortexm0_u_logic_Yb93z4_27068 : STD_LOGIC; 
  signal cortexm0_u_logic_Hbv2z4_27069 : STD_LOGIC; 
  signal cortexm0_u_logic_H2m2z4_27070 : STD_LOGIC; 
  signal cortexm0_u_logic_T0m2z4_27071 : STD_LOGIC; 
  signal cortexm0_u_logic_Fzxwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ticvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jvqvx4 : STD_LOGIC; 
  signal N850 : STD_LOGIC; 
  signal cortexm0_u_logic_Gzvvx41_27076 : STD_LOGIC; 
  signal cortexm0_u_logic_Idk2z4_27077 : STD_LOGIC; 
  signal cortexm0_u_logic_Sxpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Phh2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zwcvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_K0qvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rhnvx42_27082 : STD_LOGIC; 
  signal cortexm0_u_logic_Gzvvx43_27083 : STD_LOGIC; 
  signal cortexm0_u_logic_Vmj2z4_27084 : STD_LOGIC; 
  signal cortexm0_u_logic_Zpj2z4_27085 : STD_LOGIC; 
  signal cortexm0_u_logic_Tvt2z4_27086 : STD_LOGIC; 
  signal cortexm0_u_logic_C183z4_27087 : STD_LOGIC; 
  signal cortexm0_u_logic_Mnvwx43_27088 : STD_LOGIC; 
  signal cortexm0_u_logic_C5v2z4_27089 : STD_LOGIC; 
  signal cortexm0_u_logic_R293z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Tr63z4_27091 : STD_LOGIC; 
  signal cortexm0_u_logic_F9j2z4_27092 : STD_LOGIC; 
  signal cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o5_27093 : STD_LOGIC; 
  signal cortexm0_u_logic_Ekovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gv92z4_Nv92z4_AND_6424_o : STD_LOGIC; 
  signal cortexm0_u_logic_Jxovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_11_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_8_0 : STD_LOGIC; 
  signal N826 : STD_LOGIC; 
  signal cortexm0_u_logic_Zt7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xowwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qowwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o3_27106 : STD_LOGIC; 
  signal cortexm0_u_logic_Axm2z4_27107 : STD_LOGIC; 
  signal cortexm0_u_logic_Gcb3z4_27108 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa03z4_27109 : STD_LOGIC; 
  signal cortexm0_u_logic_Okn2z4_27110 : STD_LOGIC; 
  signal cortexm0_u_logic_X0lwx4_Cwawx4_AND_6831_o : STD_LOGIC; 
  signal cortexm0_u_logic_Kxkwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_G2lwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kxkwx42_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kxkwx45_27115 : STD_LOGIC; 
  signal cortexm0_u_logic_C9yvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Sbxvx46_27117 : STD_LOGIC; 
  signal N1555 : STD_LOGIC; 
  signal cortexm0_u_logic_O76wx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx48_27120 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx47_27121 : STD_LOGIC; 
  signal cortexm0_u_logic_Ltswx4_Qsewx4_AND_3837_o : STD_LOGIC; 
  signal cortexm0_u_logic_Wd23z4_27123 : STD_LOGIC; 
  signal N816 : STD_LOGIC; 
  signal cortexm0_u_logic_Q1ywx4 : STD_LOGIC; 
  signal N718 : STD_LOGIC; 
  signal cortexm0_u_logic_W19wx45_27127 : STD_LOGIC; 
  signal cortexm0_u_logic_W19wx43_27128 : STD_LOGIC; 
  signal cortexm0_u_logic_Izpvx46 : STD_LOGIC; 
  signal cortexm0_u_logic_An73z4_27130 : STD_LOGIC; 
  signal cortexm0_u_logic_Aru2z4_27131 : STD_LOGIC; 
  signal cortexm0_u_logic_Kjk2z4_27132 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx451 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx42 : STD_LOGIC; 
  signal cortexm0_u_logic_Rek2z4_27135 : STD_LOGIC; 
  signal cortexm0_u_logic_Izpvx44 : STD_LOGIC; 
  signal N1231 : STD_LOGIC; 
  signal cortexm0_u_logic_Izpvx41 : STD_LOGIC; 
  signal cortexm0_u_logic_Izpvx410 : STD_LOGIC; 
  signal cortexm0_u_logic_Izpvx45_27140 : STD_LOGIC; 
  signal N986 : STD_LOGIC; 
  signal cortexm0_u_logic_Dks2z4_27142 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx48 : STD_LOGIC; 
  signal cortexm0_u_logic_Nz73z4_27144 : STD_LOGIC; 
  signal cortexm0_u_logic_M743z4_27145 : STD_LOGIC; 
  signal cortexm0_u_logic_N3v2z4_27146 : STD_LOGIC; 
  signal cortexm0_u_logic_Tel2z4_27147 : STD_LOGIC; 
  signal cortexm0_u_logic_Pbl2z4_27148 : STD_LOGIC; 
  signal N1267 : STD_LOGIC; 
  signal cortexm0_u_logic_Grl2z4_27150 : STD_LOGIC; 
  signal cortexm0_u_logic_Po73z4_27151 : STD_LOGIC; 
  signal cortexm0_u_logic_Gf63z4_27152 : STD_LOGIC; 
  signal cortexm0_u_logic_Spl2z4_27153 : STD_LOGIC; 
  signal cortexm0_u_logic_Vg53z4_27154 : STD_LOGIC; 
  signal cortexm0_u_logic_Xhl2z4_27155 : STD_LOGIC; 
  signal cortexm0_u_logic_Psu2z4_27156 : STD_LOGIC; 
  signal cortexm0_u_logic_Gjt2z4_27157 : STD_LOGIC; 
  signal cortexm0_u_logic_Eol2z4_27158 : STD_LOGIC; 
  signal cortexm0_u_logic_Qml2z4_27159 : STD_LOGIC; 
  signal cortexm0_u_logic_Zu33z4_27160 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx49_27161 : STD_LOGIC; 
  signal cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6667_o : STD_LOGIC; 
  signal cortexm0_u_logic_Qllwx41_27163 : STD_LOGIC; 
  signal cortexm0_u_logic_Qllwx43_27164 : STD_LOGIC; 
  signal cortexm0_u_logic_M3ovx4_Us2wx4_OR_1296_o : STD_LOGIC; 
  signal cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o1_27166 : STD_LOGIC; 
  signal ahbmi_hrdata_22_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Rsa3z4_27168 : STD_LOGIC; 
  signal cortexm0_u_logic_X3pwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o5_27170 : STD_LOGIC; 
  signal cortexm0_u_logic_H6tvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U5a3z4_27172 : STD_LOGIC; 
  signal cortexm0_u_logic_Rbi3z4_27173 : STD_LOGIC; 
  signal cortexm0_u_logic_R0t2z4_27174 : STD_LOGIC; 
  signal cortexm0_u_logic_G7x2z4_27175 : STD_LOGIC; 
  signal cortexm0_u_logic_Qfzvx41_27176 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_28_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Lyhvx44_27178 : STD_LOGIC; 
  signal cortexm0_u_logic_Clewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfpvx43_27180 : STD_LOGIC; 
  signal cortexm0_u_logic_Lyhvx41_27181 : STD_LOGIC; 
  signal cortexm0_u_logic_Xy8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zjwvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_L5wvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Lyhvx46_27185 : STD_LOGIC; 
  signal cortexm0_u_logic_Tc7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gh6wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lqwvx4_Y99vx4_OR_865_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_J16wx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Lyhvx49_27190 : STD_LOGIC; 
  signal cortexm0_u_logic_Wt2wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Njxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ey9wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lr9wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lstwx41 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx45_27196 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx44_27197 : STD_LOGIC; 
  signal cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o9 : STD_LOGIC; 
  signal cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6582_o : STD_LOGIC; 
  signal N446 : STD_LOGIC; 
  signal cortexm0_u_logic_Jux2z4_27201 : STD_LOGIC; 
  signal cortexm0_u_logic_Ixxwx41_27202 : STD_LOGIC; 
  signal cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o1_27203 : STD_LOGIC; 
  signal cortexm0_u_logic_Ftf3z4_27204 : STD_LOGIC; 
  signal cortexm0_u_logic_Ixxwx42_27205 : STD_LOGIC; 
  signal cortexm0_u_logic_Eif3z4_27206 : STD_LOGIC; 
  signal cortexm0_u_logic_M4j2z4_27207 : STD_LOGIC; 
  signal cortexm0_u_logic_Ilf3z4_27208 : STD_LOGIC; 
  signal cortexm0_u_logic_Pgf3z4_27209 : STD_LOGIC; 
  signal cortexm0_u_logic_Qrf3z4_27210 : STD_LOGIC; 
  signal cortexm0_u_logic_Uuf3z4_27211 : STD_LOGIC; 
  signal cortexm0_u_logic_Yafwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Yafwx42_27213 : STD_LOGIC; 
  signal cortexm0_u_logic_Yafwx41_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Dziwx4_Lcpvx4_OR_863_o : STD_LOGIC; 
  signal cortexm0_u_logic_Aqp2z4_27216 : STD_LOGIC; 
  signal cortexm0_u_logic_Qrp2z4_27217 : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal cortexm0_u_logic_Vzywx4 : STD_LOGIC; 
  signal N375 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_4_0 : STD_LOGIC; 
  signal N166 : STD_LOGIC; 
  signal cortexm0_u_logic_Oxbvx4 : STD_LOGIC; 
  signal N134 : STD_LOGIC; 
  signal cortexm0_u_logic_Cax2z4_27225 : STD_LOGIC; 
  signal cortexm0_u_logic_Zta2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jm5xx4_Qm5xx4_AND_5363_o : STD_LOGIC; 
  signal N695 : STD_LOGIC; 
  signal N892 : STD_LOGIC; 
  signal N955 : STD_LOGIC; 
  signal cortexm0_u_logic_H6zwx4_0 : STD_LOGIC; 
  signal N890_0 : STD_LOGIC; 
  signal N633 : STD_LOGIC; 
  signal cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234 : STD_LOGIC; 
  signal cortexm0_u_logic_A6zwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bsawx4_Isawx4_AND_2023_o31 : STD_LOGIC; 
  signal cortexm0_u_logic_K952z4_R952z4_AND_5776_o : STD_LOGIC; 
  signal cortexm0_u_logic_Tuawx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Nozvx41_27239 : STD_LOGIC; 
  signal cortexm0_u_logic_Wo03z4_27240 : STD_LOGIC; 
  signal cortexm0_u_logic_Nozvx43_27241 : STD_LOGIC; 
  signal cortexm0_u_logic_Uo13z4_27242 : STD_LOGIC; 
  signal cortexm0_u_logic_Igl2z4_27243 : STD_LOGIC; 
  signal N1241 : STD_LOGIC; 
  signal N448 : STD_LOGIC; 
  signal cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o2_27246 : STD_LOGIC; 
  signal N1100 : STD_LOGIC; 
  signal cortexm0_u_logic_Zpx2z4_27248 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_24_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Zwwwx4_Gxwwx4_AND_4346_o : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx4118 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx42_27252 : STD_LOGIC; 
  signal cortexm0_u_logic_Vihvx41_27253 : STD_LOGIC; 
  signal cortexm0_u_logic_Nox2z4_27254 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_21_0 : STD_LOGIC; 
  signal N1055 : STD_LOGIC; 
  signal cortexm0_u_logic_Vihvx42_27257 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_23_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx44_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Xwawx4112 : STD_LOGIC; 
  signal cortexm0_u_logic_B4dwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx431_27262 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx427_27263 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx430_27264 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx422_27265 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx420_27266 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx415_27267 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx46_27268 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx414_27269 : STD_LOGIC; 
  signal cortexm0_u_logic_Chxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_X16wx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4721_o2_27272 : STD_LOGIC; 
  signal N1503_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx416_27274 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx415_27275 : STD_LOGIC; 
  signal cortexm0_u_logic_Vcuvx41_27276 : STD_LOGIC; 
  signal cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277 : STD_LOGIC; 
  signal cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o51 : STD_LOGIC; 
  signal N424 : STD_LOGIC; 
  signal N425 : STD_LOGIC; 
  signal cortexm0_u_logic_St0wx49_27281 : STD_LOGIC; 
  signal cortexm0_u_logic_Ey03z4_27282 : STD_LOGIC; 
  signal cortexm0_u_logic_F8u2z4_27283 : STD_LOGIC; 
  signal cortexm0_u_logic_Arn2z4_27284 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx410_27285 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx48_27286 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx49_27287 : STD_LOGIC; 
  signal cortexm0_u_logic_Twb2z4_M66wx4_AND_6656_o : STD_LOGIC; 
  signal cortexm0_u_logic_Rvb2z4_M66wx4_AND_6649_o : STD_LOGIC; 
  signal cortexm0_u_logic_Qppvx4 : STD_LOGIC; 
  signal N473 : STD_LOGIC; 
  signal cortexm0_u_logic_Ratwx4_Yatwx4_AND_3909_o_27292 : STD_LOGIC; 
  signal cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293 : STD_LOGIC; 
  signal cortexm0_u_logic_Ft73z4_27294 : STD_LOGIC; 
  signal cortexm0_u_logic_Bge3z4_27295 : STD_LOGIC; 
  signal cortexm0_u_logic_Lee3z4_27296 : STD_LOGIC; 
  signal cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o1 : STD_LOGIC; 
  signal cortexm0_u_logic_S00xx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tb0xx4 : STD_LOGIC; 
  signal cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o1_27300 : STD_LOGIC; 
  signal cortexm0_u_logic_Owovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_12_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_9_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Oiw2z4_27304 : STD_LOGIC; 
  signal ahbmi_hrdata_27_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Gtp2z4_27306 : STD_LOGIC; 
  signal N1005 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx44121 : STD_LOGIC; 
  signal N114 : STD_LOGIC; 
  signal N430 : STD_LOGIC; 
  signal cortexm0_u_logic_Qowwx41_27311 : STD_LOGIC; 
  signal cortexm0_u_logic_R283z4_27312 : STD_LOGIC; 
  signal cortexm0_u_logic_Ixt2z4_27313 : STD_LOGIC; 
  signal cortexm0_u_logic_Ksm2z4_27314 : STD_LOGIC; 
  signal cortexm0_u_logic_It63z4_27315 : STD_LOGIC; 
  signal N431 : STD_LOGIC; 
  signal cortexm0_u_logic_Qowwx42_27317 : STD_LOGIC; 
  signal cortexm0_u_logic_G493z4_27318 : STD_LOGIC; 
  signal cortexm0_u_logic_R6v2z4_27319 : STD_LOGIC; 
  signal cortexm0_u_logic_Wqm2z4_27320 : STD_LOGIC; 
  signal cortexm0_u_logic_Ipm2z4_27321 : STD_LOGIC; 
  signal cortexm0_u_logic_Xowwx41_27322 : STD_LOGIC; 
  signal cortexm0_u_logic_Xowwx42_27323 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx48_27324 : STD_LOGIC; 
  signal cortexm0_u_logic_C2yvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_S9kwx4_Z9kwx4_AND_2880_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx47_27327 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx42_27328 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx44_27329 : STD_LOGIC; 
  signal cortexm0_u_logic_V76wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U6awx4_B19wx4_XOR_69_o : STD_LOGIC; 
  signal cortexm0_u_logic_Xcuwx43_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Abgwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ipkwx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_22_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Loyvx4_27336 : STD_LOGIC; 
  signal cortexm0_u_logic_U4z2z4_27337 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx44_27338 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx43_27339 : STD_LOGIC; 
  signal cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2591_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Xsx2z4_27341 : STD_LOGIC; 
  signal cortexm0_u_logic_Vezvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_25_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Zwxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_205_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Jvxvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx46_27348 : STD_LOGIC; 
  signal cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o1_27349 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvz2z4_27350 : STD_LOGIC; 
  signal cortexm0_u_logic_Ilp2z4_27351 : STD_LOGIC; 
  signal cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o2_27352 : STD_LOGIC; 
  signal cortexm0_u_logic_V233z4_27353 : STD_LOGIC; 
  signal cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o4_27354 : STD_LOGIC; 
  signal cortexm0_u_logic_Mt13z4_27355 : STD_LOGIC; 
  signal cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o6_27356 : STD_LOGIC; 
  signal cortexm0_u_logic_Ec43z4_27357 : STD_LOGIC; 
  signal cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o3_27358 : STD_LOGIC; 
  signal cortexm0_u_logic_Otyvx44_27359 : STD_LOGIC; 
  signal cortexm0_u_logic_Zr03z4_27360 : STD_LOGIC; 
  signal cortexm0_u_logic_Nl53z4_27361 : STD_LOGIC; 
  signal cortexm0_u_logic_F2o2z4_27362 : STD_LOGIC; 
  signal cortexm0_u_logic_Aea3z4_27363 : STD_LOGIC; 
  signal cortexm0_u_logic_Ztc3z4_27364 : STD_LOGIC; 
  signal cortexm0_u_logic_Gxk2z4_27365 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o3_27366 : STD_LOGIC; 
  signal ahbmi_hrdata_24_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4263_o : STD_LOGIC; 
  signal cortexm0_u_logic_Jbowx4_Qbowx4_AND_3348_o : STD_LOGIC; 
  signal cortexm0_u_logic_K22wx41_0 : STD_LOGIC; 
  signal N751 : STD_LOGIC; 
  signal N752_0 : STD_LOGIC; 
  signal cortexm0_u_logic_hprot_o_2_H362z4_AND_5881_o1_27376 : STD_LOGIC; 
  signal cortexm0_u_logic_Cb62z4_Jb62z4_AND_5908_o : STD_LOGIC; 
  signal cortexm0_u_logic_Wpcvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_X77wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Us2wx4_Nggvx4_OR_1313_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vve3z4_27381 : STD_LOGIC; 
  signal cortexm0_u_logic_Y9l2z4_27382 : STD_LOGIC; 
  signal N494 : STD_LOGIC; 
  signal cortexm0_u_logic_Viuwx44_27384 : STD_LOGIC; 
  signal N495 : STD_LOGIC; 
  signal cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o2_27386 : STD_LOGIC; 
  signal N458 : STD_LOGIC; 
  signal N459 : STD_LOGIC; 
  signal cortexm0_u_logic_Tkzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rtpvx43_27390 : STD_LOGIC; 
  signal cortexm0_u_logic_Rtpvx44_27391 : STD_LOGIC; 
  signal cortexm0_u_logic_Rtpvx47_27392 : STD_LOGIC; 
  signal cortexm0_u_logic_Rtpvx45_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Rtpvx42_27394 : STD_LOGIC; 
  signal cortexm0_u_logic_T7d3z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Oxuvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_SF2842 : STD_LOGIC; 
  signal cortexm0_u_logic_Oytvx41_27398 : STD_LOGIC; 
  signal cortexm0_u_logic_M5f3z4_27399 : STD_LOGIC; 
  signal cortexm0_u_logic_Aze3z4_27400 : STD_LOGIC; 
  signal cortexm0_u_logic_Ddi3z4_27401 : STD_LOGIC; 
  signal cortexm0_u_logic_Z2h3z4_27402 : STD_LOGIC; 
  signal cortexm0_u_logic_Oytvx42_27403 : STD_LOGIC; 
  signal cortexm0_u_logic_K7g3z4_27404 : STD_LOGIC; 
  signal cortexm0_u_logic_Iua3z4_27405 : STD_LOGIC; 
  signal cortexm0_u_logic_Z8b3z4_27406 : STD_LOGIC; 
  signal cortexm0_u_logic_Gza3z4_27407 : STD_LOGIC; 
  signal N898 : STD_LOGIC; 
  signal cortexm0_u_logic_Oytvx43_27409 : STD_LOGIC; 
  signal cortexm0_u_logic_C4b3z4_27410 : STD_LOGIC; 
  signal cortexm0_u_logic_O0o2z4_27411 : STD_LOGIC; 
  signal cortexm0_u_logic_S3i3z4_27412 : STD_LOGIC; 
  signal cortexm0_u_logic_Oytvx44_27413 : STD_LOGIC; 
  signal cortexm0_u_logic_Ara3z4_27414 : STD_LOGIC; 
  signal cortexm0_u_logic_Xeo2z4_27415 : STD_LOGIC; 
  signal cortexm0_u_logic_W0b3z4_27416 : STD_LOGIC; 
  signal cortexm0_u_logic_M2b3z4_27417 : STD_LOGIC; 
  signal cortexm0_u_logic_Ushvx45_27418 : STD_LOGIC; 
  signal cortexm0_u_logic_Ushvx42_27419 : STD_LOGIC; 
  signal cortexm0_u_logic_Oytvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_22_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Cma3z4_27422 : STD_LOGIC; 
  signal cortexm0_u_logic_Zaxwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_C192z4_J192z4_AND_6303_o3_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Duc2z41_27425 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_7_0 : STD_LOGIC; 
  signal N361 : STD_LOGIC; 
  signal cortexm0_u_logic_Rqzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_O4nwx4_V4nwx4_AND_3219_o1_27429 : STD_LOGIC; 
  signal cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o2_27430 : STD_LOGIC; 
  signal cortexm0_u_logic_O42wx4_V42wx4_AND_1278_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vpovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U11wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_17_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_14_0 : STD_LOGIC; 
  signal cortexm0_u_logic_O4nwx4_V4nwx4_AND_3219_o2_27436 : STD_LOGIC; 
  signal cortexm0_u_logic_O4nwx4_V4nwx4_AND_3219_o3_27437 : STD_LOGIC; 
  signal cortexm0_u_logic_O4nwx4_V4nwx4_AND_3219_o41 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx411_27439 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx412_27440 : STD_LOGIC; 
  signal cortexm0_u_logic_Zj3wx4_M93wx4_OR_1376_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4148 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx412_27443 : STD_LOGIC; 
  signal cortexm0_u_logic_Oedwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4114_27445 : STD_LOGIC; 
  signal cortexm0_u_logic_B8uwx4_I8uwx4_AND_4027_o : STD_LOGIC; 
  signal cortexm0_u_logic_Xpvwx4_Eqvwx4_AND_4207_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4134_27448 : STD_LOGIC; 
  signal cortexm0_u_logic_M9awx4_B19wx4_XOR_70_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4133_27450 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4132_27451 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4130_27452 : STD_LOGIC; 
  signal cortexm0_u_logic_J4awx4_O3awx4_AND_1955_o : STD_LOGIC; 
  signal cortexm0_u_logic_N90wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_E5awx4_B19wx4_XOR_68_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4116_27456 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4117_27457 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4126_27458 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4125_27459 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4111_27460 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx417_27461 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4115_27462 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4141_27463 : STD_LOGIC; 
  signal cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4057_o : STD_LOGIC; 
  signal cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4225_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4289_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4140_27467 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4128_27468 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4129_27469 : STD_LOGIC; 
  signal N949 : STD_LOGIC; 
  signal cortexm0_u_logic_O2bwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_L9zvx431 : STD_LOGIC; 
  signal N860 : STD_LOGIC; 
  signal N706 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4145_27475 : STD_LOGIC; 
  signal cortexm0_u_logic_Z62wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_S71wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_J00wx42_27478 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_5_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Sl8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ya8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tb8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4159_27483 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4162_27484 : STD_LOGIC; 
  signal N1144 : STD_LOGIC; 
  signal N908 : STD_LOGIC; 
  signal cortexm0_u_logic_Zhyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_W21wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_St0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4139 : STD_LOGIC; 
  signal cortexm0_u_logic_R99wx4_B19wx4_XOR_64_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4135_27492 : STD_LOGIC; 
  signal cortexm0_u_logic_P82wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ns9wx4_B19wx4_XOR_66_o : STD_LOGIC; 
  signal cortexm0_u_logic_Oaawx4_B19wx4_XOR_71_o : STD_LOGIC; 
  signal cortexm0_u_logic_Pdbwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4144_27497 : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce0wx4 : STD_LOGIC; 
  signal N532 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_15_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_16_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4151 : STD_LOGIC; 
  signal cortexm0_u_logic_L0mwx4_S0mwx4_AND_3074_o3_27505 : STD_LOGIC; 
  signal cortexm0_u_logic_Wqjwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ecawx4_B19wx4_XOR_72_o : STD_LOGIC; 
  signal cortexm0_u_logic_Xdb3z4_27508 : STD_LOGIC; 
  signal cortexm0_u_logic_J9d3z4_27509 : STD_LOGIC; 
  signal cortexm0_u_logic_Qztvx4 : STD_LOGIC; 
  signal N1290 : STD_LOGIC; 
  signal cortexm0_u_logic_Yg23z4_27512 : STD_LOGIC; 
  signal cortexm0_u_logic_E913z4_27513 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyr2z4_27514 : STD_LOGIC; 
  signal cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o1_27515 : STD_LOGIC; 
  signal cortexm0_u_logic_B943z4_27516 : STD_LOGIC; 
  signal cortexm0_u_logic_Jq13z4_27517 : STD_LOGIC; 
  signal N1191 : STD_LOGIC; 
  signal cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o3_27519 : STD_LOGIC; 
  signal cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o4_27520 : STD_LOGIC; 
  signal cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o5_27521 : STD_LOGIC; 
  signal cortexm0_u_logic_Ki53z4_27522 : STD_LOGIC; 
  signal cortexm0_u_logic_Umi3z4_27523 : STD_LOGIC; 
  signal cortexm0_u_logic_Sz23z4_27524 : STD_LOGIC; 
  signal cortexm0_u_logic_Qji3z4_27525 : STD_LOGIC; 
  signal N168 : STD_LOGIC; 
  signal ahbmi_hrdata_1_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Fli3z4_27528 : STD_LOGIC; 
  signal cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o8_27529 : STD_LOGIC; 
  signal cortexm0_u_logic_Vbuwx4_Ccuwx4_AND_4040_o : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o5_27532 : STD_LOGIC; 
  signal cortexm0_u_logic_I7r2z4_27533 : STD_LOGIC; 
  signal N694 : STD_LOGIC; 
  signal cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o3_27535 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o7_27536 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o10_27537 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o11_27538 : STD_LOGIC; 
  signal cortexm0_u_logic_Nt03z4_27539 : STD_LOGIC; 
  signal N946 : STD_LOGIC; 
  signal N947 : STD_LOGIC; 
  signal cortexm0_u_logic_Xwawx41_27542 : STD_LOGIC; 
  signal cortexm0_u_logic_Xwawx42_27543 : STD_LOGIC; 
  signal cortexm0_u_logic_Xwawx43_27544 : STD_LOGIC; 
  signal N1215 : STD_LOGIC; 
  signal cortexm0_u_logic_Zhyvx43_27546 : STD_LOGIC; 
  signal cortexm0_u_logic_Ek03z4_27547 : STD_LOGIC; 
  signal cortexm0_u_logic_Hq23z4_27548 : STD_LOGIC; 
  signal cortexm0_u_logic_Qz33z4_27549 : STD_LOGIC; 
  signal cortexm0_u_logic_Zhyvx42_27550 : STD_LOGIC; 
  signal cortexm0_u_logic_C5ovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_W3f3z4_27552 : STD_LOGIC; 
  signal cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o : STD_LOGIC; 
  signal cortexm0_u_logic_Kxe3z4_27556 : STD_LOGIC; 
  signal cortexm0_u_logic_Wzawx41_27557 : STD_LOGIC; 
  signal cortexm0_u_logic_Wzawx42_27558 : STD_LOGIC; 
  signal cortexm0_u_logic_Uz9wx4_B19wx4_XOR_67_o : STD_LOGIC; 
  signal cortexm0_u_logic_Xwawx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Q8zvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dih2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_D2ovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o2412 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx41_27565 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx46_27566 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx44_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx45_27568 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx49_27569 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal N878 : STD_LOGIC; 
  signal N879 : STD_LOGIC; 
  signal N653_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx41_27574 : STD_LOGIC; 
  signal cortexm0_u_logic_Yybvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx42_27576 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx43_27577 : STD_LOGIC; 
  signal cortexm0_u_logic_B73wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx413 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx410_27580 : STD_LOGIC; 
  signal cortexm0_u_logic_Ihewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx412_27582 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx46_27583 : STD_LOGIC; 
  signal cortexm0_u_logic_Mcewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o211 : STD_LOGIC; 
  signal cortexm0_u_logic_Unewx43 : STD_LOGIC; 
  signal N108 : STD_LOGIC; 
  signal cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_1_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Lcpvx4_Izwvx4_OR_936_o : STD_LOGIC; 
  signal cortexm0_u_logic_Z4xvx42_27593 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_2_0 : STD_LOGIC; 
  signal cortexm0_u_logic_A272z4_H272z4_AND_6016_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vtyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vtyvx43_27598 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_3_0 : STD_LOGIC; 
  signal N1270 : STD_LOGIC; 
  signal cortexm0_u_logic_Rr83z4_27604 : STD_LOGIC; 
  signal cortexm0_u_logic_Ii73z4_27605 : STD_LOGIC; 
  signal cortexm0_u_logic_Asr2z4_27606 : STD_LOGIC; 
  signal cortexm0_u_logic_Rvv2z4_27607 : STD_LOGIC; 
  signal cortexm0_u_logic_Imu2z4_27608 : STD_LOGIC; 
  signal cortexm0_u_logic_Cvr2z4_27609 : STD_LOGIC; 
  signal cortexm0_u_logic_Otr2z4_27610 : STD_LOGIC; 
  signal cortexm0_u_logic_Uvzvx41_27612 : STD_LOGIC; 
  signal cortexm0_u_logic_Lq03z4_27613 : STD_LOGIC; 
  signal cortexm0_u_logic_Yr13z4_27614 : STD_LOGIC; 
  signal cortexm0_u_logic_Uvzvx43_27615 : STD_LOGIC; 
  signal cortexm0_u_logic_Qa43z4_27616 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvm2z4_27617 : STD_LOGIC; 
  signal cortexm0_u_logic_Ytm2z4_27618 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_7_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o : STD_LOGIC; 
  signal cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4712_o : STD_LOGIC; 
  signal cortexm0_u_logic_V4ovx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Vr32z4_Cs32z4_AND_5570_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx413_27628 : STD_LOGIC; 
  signal cortexm0_u_logic_K6yvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_D6yvx4 : STD_LOGIC; 
  signal N1155 : STD_LOGIC; 
  signal cortexm0_u_logic_Zkk2z4_27632 : STD_LOGIC; 
  signal cortexm0_u_logic_Rd63z4_27633 : STD_LOGIC; 
  signal N1156 : STD_LOGIC; 
  signal cortexm0_u_logic_Rht2z4_27635 : STD_LOGIC; 
  signal cortexm0_u_logic_Ggk2z4_27636 : STD_LOGIC; 
  signal cortexm0_u_logic_Vhk2z4_27637 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal cortexm0_u_logic_Vytvx4 : STD_LOGIC; 
  signal N132 : STD_LOGIC; 
  signal cortexm0_u_logic_G1s2z4_27641 : STD_LOGIC; 
  signal cortexm0_u_logic_O362z4_K772z4_AND_6038_o : STD_LOGIC; 
  signal cortexm0_u_logic_U5qvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_htrans_o_1_2 : STD_LOGIC; 
  signal N913_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Qfzvx441 : STD_LOGIC; 
  signal cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o : STD_LOGIC; 
  signal cortexm0_u_logic_S3cwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Uttwx4_Butwx4_AND_3980_o1_27650 : STD_LOGIC; 
  signal cortexm0_u_logic_H6ewx44_27651 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx41443 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4wwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jgxwx4_Qgxwx4_AND_4398_o : STD_LOGIC; 
  signal cortexm0_u_logic_Qi03z4_27655 : STD_LOGIC; 
  signal cortexm0_u_logic_To23z4_27656 : STD_LOGIC; 
  signal cortexm0_u_logic_Cy33z4_27657 : STD_LOGIC; 
  signal cortexm0_u_logic_N142z4_U142z4_AND_5607_o2_27658 : STD_LOGIC; 
  signal cortexm0_u_logic_Upyvx4_27659 : STD_LOGIC; 
  signal cortexm0_u_logic_Pet2z4_27660 : STD_LOGIC; 
  signal cortexm0_u_logic_Vzywx42_27661 : STD_LOGIC; 
  signal cortexm0_u_logic_Fczwx4 : STD_LOGIC; 
  signal N702 : STD_LOGIC; 
  signal cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o1_27664 : STD_LOGIC; 
  signal N699 : STD_LOGIC; 
  signal N697 : STD_LOGIC; 
  signal N450_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Zyovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_C9rvx41_27669 : STD_LOGIC; 
  signal N355 : STD_LOGIC; 
  signal N789 : STD_LOGIC; 
  signal cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1323_o_27672 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o : STD_LOGIC; 
  signal N68 : STD_LOGIC; 
  signal cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o : STD_LOGIC; 
  signal cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o : STD_LOGIC; 
  signal cortexm0_u_logic_G02wx4_inv : STD_LOGIC; 
  signal cortexm0_u_logic_Xc2wx4_27678 : STD_LOGIC; 
  signal cortexm0_u_logic_Ob2wx4_27679 : STD_LOGIC; 
  signal cortexm0_u_logic_Vb2wx4_27680 : STD_LOGIC; 
  signal cortexm0_u_logic_Pu1wx4_inv_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o5_27682 : STD_LOGIC; 
  signal N773 : STD_LOGIC; 
  signal cortexm0_u_logic_Jb3wx4_hready_i_AND_1382_o : STD_LOGIC; 
  signal cortexm0_u_logic_Yxzvx4 : STD_LOGIC; 
  signal N924 : STD_LOGIC; 
  signal N923 : STD_LOGIC; 
  signal cortexm0_u_logic_SF11715 : STD_LOGIC; 
  signal N320 : STD_LOGIC; 
  signal cortexm0_u_logic_Kepwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4123 : STD_LOGIC; 
  signal cortexm0_u_logic_Byw2z4_27692 : STD_LOGIC; 
  signal ahbmi_hrdata_21_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o3_27694 : STD_LOGIC; 
  signal cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o6_27695 : STD_LOGIC; 
  signal N82 : STD_LOGIC; 
  signal cortexm0_u_logic_D3uvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o4_27698 : STD_LOGIC; 
  signal cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o2_27699 : STD_LOGIC; 
  signal N970 : STD_LOGIC; 
  signal cortexm0_u_logic_Wfuwx4 : STD_LOGIC; 
  signal ahbmi_hrdata_23_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Wqd3z4_27703 : STD_LOGIC; 
  signal cortexm0_u_logic_Itw2z4_27704 : STD_LOGIC; 
  signal ahbmi_hrdata_18_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_2_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_SF28831 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o1_27708 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o2_27709 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o3_27710 : STD_LOGIC; 
  signal cortexm0_u_logic_Lqpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx411_27713 : STD_LOGIC; 
  signal cortexm0_u_logic_Kig3z4_27714 : STD_LOGIC; 
  signal cortexm0_u_logic_Zjg3z4_27715 : STD_LOGIC; 
  signal cortexm0_u_logic_R8x2z4_27716 : STD_LOGIC; 
  signal cortexm0_u_logic_Duuwx421 : STD_LOGIC; 
  signal cortexm0_u_logic_Lrc2z4_Bah2z4_OR_1424_o : STD_LOGIC; 
  signal N514_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Bcqwx4_Icqwx4_AND_3544_o : STD_LOGIC; 
  signal N378 : STD_LOGIC; 
  signal cortexm0_u_logic_V4d3z4_27722 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx451 : STD_LOGIC; 
  signal cortexm0_u_logic_Lsd3z4_27724 : STD_LOGIC; 
  signal cortexm0_u_logic_I0e3z4_27725 : STD_LOGIC; 
  signal cortexm0_u_logic_R40wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_R40wx45_27727 : STD_LOGIC; 
  signal cortexm0_u_logic_R40wx412 : STD_LOGIC; 
  signal cortexm0_u_logic_R40wx42_27729 : STD_LOGIC; 
  signal cortexm0_u_logic_X6m2z4_27730 : STD_LOGIC; 
  signal cortexm0_u_logic_X533z4_27731 : STD_LOGIC; 
  signal N858 : STD_LOGIC; 
  signal cortexm0_u_logic_Gf43z4_27733 : STD_LOGIC; 
  signal cortexm0_u_logic_R40wx44_27734 : STD_LOGIC; 
  signal cortexm0_u_logic_R40wx43_27735 : STD_LOGIC; 
  signal cortexm0_u_logic_R40wx41_27736 : STD_LOGIC; 
  signal N497 : STD_LOGIC; 
  signal cortexm0_u_logic_Ow13z4_27738 : STD_LOGIC; 
  signal cortexm0_u_logic_Bv03z4_27739 : STD_LOGIC; 
  signal cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o2_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Xwawx4_Qobwx4_AND_2120_o : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_28_0 : STD_LOGIC; 
  signal N384 : STD_LOGIC; 
  signal N1107 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_3_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_11_0 : STD_LOGIC; 
  signal N369 : STD_LOGIC; 
  signal N498 : STD_LOGIC; 
  signal N870 : STD_LOGIC; 
  signal cortexm0_u_logic_Fn23z4_27751 : STD_LOGIC; 
  signal cortexm0_u_logic_K952z4_R952z4_AND_5776_o2_27752 : STD_LOGIC; 
  signal cortexm0_u_logic_K952z4_R952z4_AND_5776_o3_27753 : STD_LOGIC; 
  signal cortexm0_u_logic_Ch03z4_27754 : STD_LOGIC; 
  signal cortexm0_u_logic_Wd13z4_27755 : STD_LOGIC; 
  signal cortexm0_u_logic_Mcz2z4_27756 : STD_LOGIC; 
  signal cortexm0_u_logic_X553z4_27757 : STD_LOGIC; 
  signal N995_0 : STD_LOGIC; 
  signal cortexm0_u_logic_S6ovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_X543z4_27760 : STD_LOGIC; 
  signal N592 : STD_LOGIC; 
  signal N441 : STD_LOGIC; 
  signal cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4597_o : STD_LOGIC; 
  signal cortexm0_u_logic_Yizwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ihzwx4 : STD_LOGIC; 
  signal N98 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx415_27767 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx416_27768 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4142 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx413_27770 : STD_LOGIC; 
  signal cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4404_o_27771 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4110_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx418_27773 : STD_LOGIC; 
  signal cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4641_o_4_Q : STD_LOGIC; 
  signal N916 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o3_27776 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o4_27777 : STD_LOGIC; 
  signal cortexm0_u_logic_T5g3z4_27778 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o6_27779 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o8_27780 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o10_27781 : STD_LOGIC; 
  signal N588 : STD_LOGIC; 
  signal cortexm0_u_logic_S0twx4_Z0twx4_AND_3871_o : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx4 : STD_LOGIC; 
  signal N763 : STD_LOGIC; 
  signal cortexm0_u_logic_E0uvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_J7b3z4_27787 : STD_LOGIC; 
  signal cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o6_27788 : STD_LOGIC; 
  signal ahbmi_hrdata_30_IBUF_0 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_844_o_27791 : STD_LOGIC; 
  signal N1485 : STD_LOGIC; 
  signal cortexm0_u_logic_Gakwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_I3mvx41_27794 : STD_LOGIC; 
  signal cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_837_o : STD_LOGIC; 
  signal cortexm0_u_logic_N482z4_U482z4_AND_6172_o1_27796 : STD_LOGIC; 
  signal cortexm0_u_logic_N482z4_U482z4_AND_6172_o2_27797 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx432_27798 : STD_LOGIC; 
  signal N1589_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Bnfwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_B3mvx44_27801 : STD_LOGIC; 
  signal cortexm0_u_logic_Zrvvx4_L4xvx4_AND_886_o : STD_LOGIC; 
  signal cortexm0_u_logic_Gd3wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Y5zvx42_27804 : STD_LOGIC; 
  signal cortexm0_u_logic_Fc7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pdbwx47_27806 : STD_LOGIC; 
  signal cortexm0_u_logic_Vgq2z4_27807 : STD_LOGIC; 
  signal cortexm0_u_logic_Gfq2z4_27808 : STD_LOGIC; 
  signal cortexm0_u_logic_Wnh3z4_27809 : STD_LOGIC; 
  signal N739_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o3_27811 : STD_LOGIC; 
  signal cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o2_27812 : STD_LOGIC; 
  signal ahbmi_hrdata_7_IBUF_0 : STD_LOGIC; 
  signal N264 : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5743_o6_27815 : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5743_o5 : STD_LOGIC; 
  signal cortexm0_u_logic_Mof3z4_27817 : STD_LOGIC; 
  signal cortexm0_u_logic_Aff3z4_27818 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx420_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Orj2z4_27820 : STD_LOGIC; 
  signal N1014 : STD_LOGIC; 
  signal N343 : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5743_o8_27823 : STD_LOGIC; 
  signal cortexm0_u_logic_Xmf3z4_27824 : STD_LOGIC; 
  signal cortexm0_u_logic_K6yvx46_27825 : STD_LOGIC; 
  signal cortexm0_u_logic_Sjwvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5743_o9_27827 : STD_LOGIC; 
  signal cortexm0_u_logic_Ldf3z4_27828 : STD_LOGIC; 
  signal cortexm0_u_logic_Wbf3z4_27829 : STD_LOGIC; 
  signal cortexm0_u_logic_I2mwx41 : STD_LOGIC; 
  signal cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3812_o : STD_LOGIC; 
  signal cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o3_27832 : STD_LOGIC; 
  signal cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o4_27833 : STD_LOGIC; 
  signal cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o2_27834 : STD_LOGIC; 
  signal cortexm0_u_logic_D4a3z4_27835 : STD_LOGIC; 
  signal cortexm0_u_logic_Owgvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cztvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5743_o10 : STD_LOGIC; 
  signal cortexm0_u_logic_Fpi2z4_27839 : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5743_o : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5743_o1_0 : STD_LOGIC; 
  signal cortexm0_u_logic_T7cwx4_B19wx4_XOR_84_o : STD_LOGIC; 
  signal N714_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx423_27844 : STD_LOGIC; 
  signal cortexm0_u_logic_Hh3wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Iufwx4_Qfsvx4_OR_631_o : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N144 : STD_LOGIC; 
  signal cortexm0_u_logic_O8qwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xzavx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xzavx42_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o7_27852 : STD_LOGIC; 
  signal cortexm0_u_logic_Kf23z4_27853 : STD_LOGIC; 
  signal N1305 : STD_LOGIC; 
  signal cortexm0_u_logic_L763z4_27855 : STD_LOGIC; 
  signal N110_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Tse3z4_27857 : STD_LOGIC; 
  signal cortexm0_u_logic_M66wx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Lxwvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx414_0 : STD_LOGIC; 
  signal N452 : STD_LOGIC; 
  signal N678 : STD_LOGIC; 
  signal N679 : STD_LOGIC; 
  signal N1207 : STD_LOGIC; 
  signal N1208_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3863_o : STD_LOGIC; 
  signal cortexm0_u_logic_Nokwx4_Ukpvx4_AND_2925_o : STD_LOGIC; 
  signal cortexm0_u_logic_H2xvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ohpvx4 : STD_LOGIC; 
  signal ahbmi_hrdata_25_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o : STD_LOGIC; 
  signal N612 : STD_LOGIC; 
  signal N615_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Fjswx4 : STD_LOGIC; 
  signal N778 : STD_LOGIC; 
  signal N779 : STD_LOGIC; 
  signal cortexm0_u_logic_Zluvx43_27877 : STD_LOGIC; 
  signal N780 : STD_LOGIC; 
  signal N791_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx421_27880 : STD_LOGIC; 
  signal cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_911_o : STD_LOGIC; 
  signal N1210 : STD_LOGIC; 
  signal N1211_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o16_27885 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o212 : STD_LOGIC; 
  signal N1493_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kt43z4_27888 : STD_LOGIC; 
  signal cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o1_27889 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o11_0 : STD_LOGIC; 
  signal N478 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal cortexm0_u_logic_F6zvx42_27893 : STD_LOGIC; 
  signal N407_0 : STD_LOGIC; 
  signal cortexm0_u_logic_An83z4_27895 : STD_LOGIC; 
  signal cortexm0_u_logic_K7s2z4_27896 : STD_LOGIC; 
  signal cortexm0_u_logic_Arv2z4_27897 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5468_o11_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Gdo2z4_27899 : STD_LOGIC; 
  signal N122_0 : STD_LOGIC; 
  signal N230 : STD_LOGIC; 
  signal cortexm0_u_logic_T1y2z4_27903 : STD_LOGIC; 
  signal cortexm0_u_logic_Jcw2z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_He6wx4_C9yvx4_AND_1656_o : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx48_27906 : STD_LOGIC; 
  signal cortexm0_u_logic_V6swx4_0 : STD_LOGIC; 
  signal N34_0 : STD_LOGIC; 
  signal cortexm0_u_logic_H2f3z4_27909 : STD_LOGIC; 
  signal cortexm0_u_logic_T8f3z4_27910 : STD_LOGIC; 
  signal cortexm0_u_logic_Ro1wx4_27912 : STD_LOGIC; 
  signal cortexm0_u_logic_K1wvx43_27913 : STD_LOGIC; 
  signal cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o7 : STD_LOGIC; 
  signal N382 : STD_LOGIC; 
  signal cortexm0_u_logic_Jwf3z4_27916 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_I1c2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx45_27919 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx416_0 : STD_LOGIC; 
  signal cortexm0_u_logic_H4gwx4 : STD_LOGIC; 
  signal N1113 : STD_LOGIC; 
  signal cortexm0_u_logic_Sxpvx41_27923 : STD_LOGIC; 
  signal cortexm0_u_logic_P9fwx4_0 : STD_LOGIC; 
  signal N1189 : STD_LOGIC; 
  signal cortexm0_u_logic_Ro43z4_27926 : STD_LOGIC; 
  signal cortexm0_u_logic_W21wx41_27927 : STD_LOGIC; 
  signal cortexm0_u_logic_W21wx42_27928 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx432_27929 : STD_LOGIC; 
  signal cortexm0_u_logic_O3hwx4 : STD_LOGIC; 
  signal N1533_0 : STD_LOGIC; 
  signal N390 : STD_LOGIC; 
  signal N393_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Enw2z4_27934 : STD_LOGIC; 
  signal ahbmi_hrdata_14_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_M0jwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hyewx4 : STD_LOGIC; 
  signal N1541_0 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o3_27939 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx424_27940 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx423_27941 : STD_LOGIC; 
  signal cortexm0_u_logic_Tfxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Wn1wx42_27943 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx430_27944 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx429_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Dthwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Z2dwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o52 : STD_LOGIC; 
  signal ahbmi_hready_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hresp_1_IBUF_0 : STD_LOGIC; 
  signal ahbbridge_statemachine_curstate_FSM_FFd2_27952 : STD_LOGIC; 
  signal N1264 : STD_LOGIC; 
  signal cortexm0_u_logic_B173z4_27954 : STD_LOGIC; 
  signal cortexm0_u_logic_B2uvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce0wx48_27956 : STD_LOGIC; 
  signal N1511_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Jd8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_E5awx4 : STD_LOGIC; 
  signal N1282 : STD_LOGIC; 
  signal N1239 : STD_LOGIC; 
  signal cortexm0_u_logic_Ft83z4_27962 : STD_LOGIC; 
  signal cortexm0_u_logic_Vr33z4_27963 : STD_LOGIC; 
  signal cortexm0_u_logic_Qfsvx4_Mc9vx4_OR_920_o : STD_LOGIC; 
  signal cortexm0_u_logic_Danvx41_27965 : STD_LOGIC; 
  signal cortexm0_u_logic_Kanvx41_0 : STD_LOGIC; 
  signal N1559 : STD_LOGIC; 
  signal cortexm0_u_logic_Xp3wx4 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal cortexm0_u_logic_F473z4_27970 : STD_LOGIC; 
  signal cortexm0_u_logic_Od83z4_27971 : STD_LOGIC; 
  signal N586 : STD_LOGIC; 
  signal N1517 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx4121 : STD_LOGIC; 
  signal cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o : STD_LOGIC; 
  signal N782 : STD_LOGIC; 
  signal cortexm0_u_logic_Rxzvx4 : STD_LOGIC; 
  signal N783_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Rfpvx42_27983 : STD_LOGIC; 
  signal N788 : STD_LOGIC; 
  signal N793_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx420_27990 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzbwx42_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Rd73z4_27992 : STD_LOGIC; 
  signal cortexm0_u_logic_Z8s2z4_27993 : STD_LOGIC; 
  signal cortexm0_u_logic_F4q2z4_27994 : STD_LOGIC; 
  signal cortexm0_u_logic_D603z4_27995 : STD_LOGIC; 
  signal cortexm0_u_logic_Dcs2z4_27996 : STD_LOGIC; 
  signal N837_0 : STD_LOGIC; 
  signal cortexm0_u_logic_C61wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfawx4_B19wx4_XOR_74_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mgawx4_B19wx4_XOR_75_o : STD_LOGIC; 
  signal N929 : STD_LOGIC; 
  signal N930 : STD_LOGIC; 
  signal cortexm0_u_logic_Siqvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rdyvx4_0 : STD_LOGIC; 
  signal N455 : STD_LOGIC; 
  signal N456 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_25_0 : STD_LOGIC; 
  signal HWRITE : STD_LOGIC; 
  signal cortexm0_u_logic_L0mwx4_S0mwx4_AND_3074_o2_28009 : STD_LOGIC; 
  signal HREADY : STD_LOGIC; 
  signal cortexm0_u_logic_P37wx42_0 : STD_LOGIC; 
  signal cortexm0_u_logic_A272z4_H272z4_AND_6016_o2_28012 : STD_LOGIC; 
  signal cortexm0_u_logic_A272z4_H272z4_AND_6016_o3_28013 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx427_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Bthvx42_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Gmd3z4_28016 : STD_LOGIC; 
  signal N1213 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx431 : STD_LOGIC; 
  signal cortexm0_u_logic_Us2wx4_Whgvx4_OR_1317_o : STD_LOGIC; 
  signal N775 : STD_LOGIC; 
  signal cortexm0_u_logic_Dpc3z4_28022 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o2111 : STD_LOGIC; 
  signal cortexm0_u_logic_Nv6wx4_0 : STD_LOGIC; 
  signal N776 : STD_LOGIC; 
  signal cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o3_28026 : STD_LOGIC; 
  signal cortexm0_u_logic_Ilpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xhqvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_J5vvx4_0 : STD_LOGIC; 
  signal N803 : STD_LOGIC; 
  signal ahbmo_htrans_1_OBUF_28031 : STD_LOGIC; 
  signal ahbmi_hgrant_0_IBUF_0 : STD_LOGIC; 
  signal N804 : STD_LOGIC; 
  signal N885_0 : STD_LOGIC; 
  signal N453 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx417_28036 : STD_LOGIC; 
  signal cortexm0_u_logic_Hp2wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_K5zvx461_28038 : STD_LOGIC; 
  signal N486 : STD_LOGIC; 
  signal cortexm0_u_logic_Ofyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Feyvx4_0 : STD_LOGIC; 
  signal N106 : STD_LOGIC; 
  signal cortexm0_u_logic_Cawwx43_28043 : STD_LOGIC; 
  signal cortexm0_u_logic_L7a3z4_28044 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx412_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Mx0wx4_28048 : STD_LOGIC; 
  signal N1575_0 : STD_LOGIC; 
  signal N623 : STD_LOGIC; 
  signal N534 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal N46_0 : STD_LOGIC; 
  signal N1569_0 : STD_LOGIC; 
  signal N146 : STD_LOGIC; 
  signal N396 : STD_LOGIC; 
  signal cortexm0_u_logic_Tbuvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Rfpvx45_28058 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx412_28059 : STD_LOGIC; 
  signal HADDR_0_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx417_28061 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx419_28062 : STD_LOGIC; 
  signal HWDATA_4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_I1h3z4_28064 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx4311 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx44_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Teyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vfyvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_L0mwx4_S0mwx4_AND_3074_o : STD_LOGIC; 
  signal cortexm0_u_logic_Hq1wx4_Pxyvx4_OR_924_o : STD_LOGIC; 
  signal N522_0 : STD_LOGIC; 
  signal N439_0 : STD_LOGIC; 
  signal cortexm0_u_logic_J2yvx4_Q2yvx4_AND_959_o1_28075 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx411_28076 : STD_LOGIC; 
  signal cortexm0_u_logic_Knz2z4_28077 : STD_LOGIC; 
  signal cortexm0_u_logic_Z853z4_28078 : STD_LOGIC; 
  signal cortexm0_u_logic_Wlz2z4_28079 : STD_LOGIC; 
  signal cortexm0_u_logic_L753z4_28080 : STD_LOGIC; 
  signal cortexm0_u_logic_Yg13z4_28081 : STD_LOGIC; 
  signal cortexm0_u_logic_Kf13z4_28082 : STD_LOGIC; 
  signal cortexm0_u_logic_W5yvx4_Mcgvx4_OR_678_o : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx424_28084 : STD_LOGIC; 
  signal N1491 : STD_LOGIC; 
  signal cortexm0_u_logic_Nywvx4 : STD_LOGIC; 
  signal HWDATA_6_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Hfyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Meyvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Rblwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jmrwx4_Epxvx4_OR_880_o : STD_LOGIC; 
  signal cortexm0_u_logic_Frrwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rblwx41_28094 : STD_LOGIC; 
  signal cortexm0_u_logic_B9nvx41_28095 : STD_LOGIC; 
  signal cortexm0_u_logic_I9nvx41_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx418_28097 : STD_LOGIC; 
  signal N1583 : STD_LOGIC; 
  signal cortexm0_u_logic_D6yvx43_28101 : STD_LOGIC; 
  signal N1591 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx418_28103 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx425_28104 : STD_LOGIC; 
  signal cortexm0_u_logic_S4xvx4_Zrvvx4_OR_1372_o : STD_LOGIC; 
  signal cortexm0_u_logic_Bdqvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Oigwx4 : STD_LOGIC; 
  signal N399 : STD_LOGIC; 
  signal cortexm0_u_logic_Ycx2z4_28109 : STD_LOGIC; 
  signal N597_0 : STD_LOGIC; 
  signal N570_0 : STD_LOGIC; 
  signal cortexm0_u_logic_SF510 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx417_28113 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx416_28114 : STD_LOGIC; 
  signal cortexm0_u_logic_Ggswx42_0 : STD_LOGIC; 
  signal HWDATA_1_0 : STD_LOGIC; 
  signal cortexm0_u_logic_B2i3z4_28118 : STD_LOGIC; 
  signal cortexm0_u_logic_Rix2z4_28119 : STD_LOGIC; 
  signal N609_0 : STD_LOGIC; 
  signal cortexm0_u_logic_P37wx41_28121 : STD_LOGIC; 
  signal ahbmi_hrdata_19_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx49_28123 : STD_LOGIC; 
  signal cortexm0_u_logic_Xti2z4_28124 : STD_LOGIC; 
  signal cortexm0_u_logic_Nd3wx44_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Df3wx46_28126 : STD_LOGIC; 
  signal cortexm0_u_logic_Xyn2z4_28127 : STD_LOGIC; 
  signal N862 : STD_LOGIC; 
  signal N688_0 : STD_LOGIC; 
  signal N524_0 : STD_LOGIC; 
  signal N409 : STD_LOGIC; 
  signal N411_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o2_28134 : STD_LOGIC; 
  signal cortexm0_u_logic_Nfb3z4_28135 : STD_LOGIC; 
  signal cortexm0_u_logic_S0twx4_Z0twx4_AND_3871_o2_28136 : STD_LOGIC; 
  signal cortexm0_u_logic_Ecowx4 : STD_LOGIC; 
  signal cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o2_28138 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o9_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Wia3z4_28140 : STD_LOGIC; 
  signal cortexm0_u_logic_M2ivx4_28142 : STD_LOGIC; 
  signal N906 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx417_28144 : STD_LOGIC; 
  signal cortexm0_u_logic_Pxyvx4_M3ovx4_OR_624_o : STD_LOGIC; 
  signal cortexm0_u_logic_Gzvvx42_28146 : STD_LOGIC; 
  signal cortexm0_u_logic_Ju5wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx48_28148 : STD_LOGIC; 
  signal cortexm0_u_logic_K6yvx48_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o1_0 : STD_LOGIC; 
  signal PWR_12_o_HRDATA_31_equal_1_o : STD_LOGIC; 
  signal PWR_12_o_HRDATA_31_equal_1_o_31_Q : STD_LOGIC; 
  signal PWR_12_o_HRDATA_31_equal_1_o_31_1_28153 : STD_LOGIC; 
  signal PWR_12_o_HRDATA_31_equal_1_o_31_2_28154 : STD_LOGIC; 
  signal PWR_12_o_HRDATA_31_equal_1_o_31_3_28155 : STD_LOGIC; 
  signal PWR_12_o_HRDATA_31_equal_1_o_31_4_28156 : STD_LOGIC; 
  signal N566_0 : STD_LOGIC; 
  signal N96 : STD_LOGIC; 
  signal cortexm0_u_logic_Afyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ddyvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx426_28161 : STD_LOGIC; 
  signal N76_0 : STD_LOGIC; 
  signal N635 : STD_LOGIC; 
  signal N636 : STD_LOGIC; 
  signal N158 : STD_LOGIC; 
  signal HSIZE_0_0 : STD_LOGIC; 
  signal cortexm0_u_logic_F57wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx420_28169 : STD_LOGIC; 
  signal N1549 : STD_LOGIC; 
  signal cortexm0_u_logic_SF2301_28171 : STD_LOGIC; 
  signal cortexm0_u_logic_C193z4_28172 : STD_LOGIC; 
  signal N603 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx412_28174 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_1_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_2_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_3_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Pri3z4_cy_4_Q_28178 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_5_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_6_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_7_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Pri3z4_cy_8_Q_28183 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_8_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_9_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_10_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_11_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Pri3z4_cy_12_Q_28188 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_12_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_13_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_14_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_15_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Pri3z4_cy_16_Q_28193 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_16_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_17_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_18_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_19_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Pri3z4_cy_20_Q_28198 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_20_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_21_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_22_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_23_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Pri3z4_cy_24_Q_28203 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_24_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_25_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_26_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_27_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Pri3z4_cy_28_Q_28208 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_28_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_29_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_30_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_31_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Pri3z4_cy_32_Q_28213 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_32_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16585_cy_32_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_33_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16534_cy_3_Q_28217 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16534_cy_7_Q_28218 : STD_LOGIC; 
  signal cortexm0_u_logic_Ufx2z4_28219 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16534_cy_11_Q_28220 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_12_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_13_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16534_cy_15_Q_28223 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16534_cy_19_Q_28224 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_19_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_20_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_21_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16534_cy_23_Q_28228 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16534_cy_27_Q_28229 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_27_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_29_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_0_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_1_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_2_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Roh2z4_cy_3_Q_28235 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_5_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_6_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Roh2z4_cy_7_Q_28239 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_8_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_9_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_10_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Roh2z4_cy_11_Q_28243 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_12_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_13_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_14_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Roh2z4_cy_15_Q_28247 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Roh2z4_cy_19_Q_28248 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Roh2z4_cy_23_Q_28249 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_26_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Roh2z4_cy_27_Q_28251 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_27_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Hnbwx4_B19wx4_XOR_81_o : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16585_cy_4_Q_28254 : STD_LOGIC; 
  signal N854 : STD_LOGIC; 
  signal cortexm0_u_logic_Xucwx4_B19wx4_XOR_86_o : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16585_cy_8_Q_28257 : STD_LOGIC; 
  signal cortexm0_u_logic_I0cvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzbwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16585_cy_12_Q_28260 : STD_LOGIC; 
  signal cortexm0_u_logic_N4cvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ciawx4_B19wx4_XOR_76_o : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16585_cy_16_Q_28263 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16585_cy_20_Q_28264 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16585_cy_24_Q_28265 : STD_LOGIC; 
  signal cortexm0_u_logic_Rih2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16585_cy_28_Q_28267 : STD_LOGIC; 
  signal cortexm0_u_logic_Yih2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Whh2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_0_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_1_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_2_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Msub_Iwh2z4_cy_3_Q_28274 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_3_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_5_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_6_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Msub_Iwh2z4_cy_7_Q_28279 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_7_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_8_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_9_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_10_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Msub_Iwh2z4_cy_11_Q_28284 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_11_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_12_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_13_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_14_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Msub_Iwh2z4_cy_15_Q_28289 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_15_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_16_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_17_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_18_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Msub_Iwh2z4_cy_19_Q_28294 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_19_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_20_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_21_0 : STD_LOGIC; 
  signal clkm_BUFGP_IBUFG_0 : STD_LOGIC; 
  signal LEDLIT_28301 : STD_LOGIC; 
  signal ahbmi_hrdata_4_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_8_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_9_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_10_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_17_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o6_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx414_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Hpd3z4_28331 : STD_LOGIC; 
  signal cortexm0_u_logic_X1e3z4_28332 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx417_0 : STD_LOGIC; 
  signal cortexm0_u_logic_M3e3z4_28334 : STD_LOGIC; 
  signal cortexm0_u_logic_Snd3z4_28335 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o14_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o15_0 : STD_LOGIC; 
  signal N1028_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxgwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o25_0 : STD_LOGIC; 
  signal N933 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o12_28342 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o1_28343 : STD_LOGIC; 
  signal N370 : STD_LOGIC; 
  signal N1111_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Wjjwx4_Dkjwx4_AND_2815_o_28346 : STD_LOGIC; 
  signal N1024_0 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N366 : STD_LOGIC; 
  signal N367 : STD_LOGIC; 
  signal N691_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx414_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ajfwx42411 : STD_LOGIC; 
  signal N669_0 : STD_LOGIC; 
  signal N1050_0 : STD_LOGIC; 
  signal N910 : STD_LOGIC; 
  signal cortexm0_u_logic_Csz2z4_28357 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx411_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx415_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Qwr2z4_28360 : STD_LOGIC; 
  signal cortexm0_u_logic_P12wx47_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Qz43z4_28362 : STD_LOGIC; 
  signal cortexm0_u_logic_SF2821_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Eut2z4_28364 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx414_28365 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx416_28366 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx411_28367 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx411_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx413_28369 : STD_LOGIC; 
  signal N510_0 : STD_LOGIC; 
  signal N462_0 : STD_LOGIC; 
  signal N932 : STD_LOGIC; 
  signal N1415 : STD_LOGIC; 
  signal N1412 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o13_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzqvx42_28376 : STD_LOGIC; 
  signal N1413 : STD_LOGIC; 
  signal cortexm0_u_logic_Fxv2z4_28378 : STD_LOGIC; 
  signal cortexm0_u_logic_Ccq2z4_28379 : STD_LOGIC; 
  signal cortexm0_u_logic_Z62wx43_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Wj73z4_28381 : STD_LOGIC; 
  signal cortexm0_u_logic_E0d3z4_28382 : STD_LOGIC; 
  signal cortexm0_u_logic_Naq2z4_28383 : STD_LOGIC; 
  signal N250_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx422_0 : STD_LOGIC; 
  signal N1017_0 : STD_LOGIC; 
  signal cortexm0_u_logic_B6j2z4_28387 : STD_LOGIC; 
  signal cortexm0_u_logic_Bqf3z4_28388 : STD_LOGIC; 
  signal N471_0 : STD_LOGIC; 
  signal N373 : STD_LOGIC; 
  signal cortexm0_u_logic_Cgt2z4_28391 : STD_LOGIC; 
  signal cortexm0_u_logic_Koj2z4_28392 : STD_LOGIC; 
  signal cortexm0_u_logic_H903z4_28393 : STD_LOGIC; 
  signal cortexm0_u_logic_Gt93z4_28394 : STD_LOGIC; 
  signal cortexm0_u_logic_Ebbwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Aeg2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cgf2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ze1wx45_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Howvx4_B73wx4_AND_2720_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx44_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx47_0 : STD_LOGIC; 
  signal N1397 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal cortexm0_u_logic_Otyvx42_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ajn2z4_28405 : STD_LOGIC; 
  signal cortexm0_u_logic_Psv2z4_28406 : STD_LOGIC; 
  signal cortexm0_u_logic_Mhn2z4_28407 : STD_LOGIC; 
  signal cortexm0_u_logic_Ylbwx43_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Gf73z4_28409 : STD_LOGIC; 
  signal cortexm0_u_logic_Vu93z4_28410 : STD_LOGIC; 
  signal cortexm0_u_logic_Yfn2z4_28411 : STD_LOGIC; 
  signal cortexm0_u_logic_SF1181 : STD_LOGIC; 
  signal cortexm0_u_logic_SF1182 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx44_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ucqvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xwawx46_0 : STD_LOGIC; 
  signal N1020_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o5_28418 : STD_LOGIC; 
  signal N845 : STD_LOGIC; 
  signal cortexm0_u_logic_Asrwx4_Hsrwx4_AND_3710_o : STD_LOGIC; 
  signal N638 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx413_28422 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx416_28423 : STD_LOGIC; 
  signal cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o5_28424 : STD_LOGIC; 
  signal cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o2_28425 : STD_LOGIC; 
  signal cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o1_28426 : STD_LOGIC; 
  signal N1125_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o2_28428 : STD_LOGIC; 
  signal cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o : STD_LOGIC; 
  signal N1128_0 : STD_LOGIC; 
  signal cortexm0_u_logic_O3pvx42_28431 : STD_LOGIC; 
  signal N915 : STD_LOGIC; 
  signal N1403 : STD_LOGIC; 
  signal N1400 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o5_0 : STD_LOGIC; 
  signal N1401 : STD_LOGIC; 
  signal N919 : STD_LOGIC; 
  signal N918 : STD_LOGIC; 
  signal N1409 : STD_LOGIC; 
  signal N1406 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o7_0 : STD_LOGIC; 
  signal N1407 : STD_LOGIC; 
  signal cortexm0_u_logic_Joi3z4_28443 : STD_LOGIC; 
  signal N476_0 : STD_LOGIC; 
  signal N843_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce0wx41_0 : STD_LOGIC; 
  signal N799_0 : STD_LOGIC; 
  signal N800_0 : STD_LOGIC; 
  signal N659 : STD_LOGIC; 
  signal cortexm0_u_logic_Qfa3z4_28450 : STD_LOGIC; 
  signal cortexm0_u_logic_D1ivx4_28451 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal cortexm0_u_logic_Ueovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_F1x2z4_28454 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal cortexm0_u_logic_Gha3z4_28456 : STD_LOGIC; 
  signal N252 : STD_LOGIC; 
  signal cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o9_28458 : STD_LOGIC; 
  signal cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o7_28459 : STD_LOGIC; 
  signal cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o4_28460 : STD_LOGIC; 
  signal N643 : STD_LOGIC; 
  signal N520 : STD_LOGIC; 
  signal cortexm0_u_logic_C9rvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx418_28464 : STD_LOGIC; 
  signal N138 : STD_LOGIC; 
  signal cortexm0_u_logic_P0ivx4 : STD_LOGIC; 
  signal cortexm0_u_logic_V3o2z4_28467 : STD_LOGIC; 
  signal N461 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal cortexm0_u_logic_I0ivx4 : STD_LOGIC; 
  signal N262 : STD_LOGIC; 
  signal N604 : STD_LOGIC; 
  signal cortexm0_u_logic_Ahw2z4_28473 : STD_LOGIC; 
  signal N665 : STD_LOGIC; 
  signal N100 : STD_LOGIC; 
  signal cortexm0_u_logic_Fey2z4_28476 : STD_LOGIC; 
  signal N475 : STD_LOGIC; 
  signal cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o : STD_LOGIC; 
  signal N1064 : STD_LOGIC; 
  signal N1065 : STD_LOGIC; 
  signal N1057 : STD_LOGIC; 
  signal cortexm0_u_logic_I21wx4_28482 : STD_LOGIC; 
  signal cortexm0_u_logic_E4pwx4_L4pwx4_OR_824_o_28483 : STD_LOGIC; 
  signal cortexm0_u_logic_K22wx43_28484 : STD_LOGIC; 
  signal cortexm0_u_logic_K22wx42_28485 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal N876 : STD_LOGIC; 
  signal N875 : STD_LOGIC; 
  signal cortexm0_u_logic_Taa3z4_28489 : STD_LOGIC; 
  signal N1104 : STD_LOGIC; 
  signal cortexm0_u_logic_Mfw2z4_28491 : STD_LOGIC; 
  signal cortexm0_u_logic_Ym93z4_28492 : STD_LOGIC; 
  signal N128 : STD_LOGIC; 
  signal cortexm0_u_logic_Fbfwx4_28494 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal cortexm0_u_logic_Q3iwx4 : STD_LOGIC; 
  signal N760 : STD_LOGIC; 
  signal N1053 : STD_LOGIC; 
  signal cortexm0_u_logic_Ba0wx4_28499 : STD_LOGIC; 
  signal N607 : STD_LOGIC; 
  signal N1067 : STD_LOGIC; 
  signal cortexm0_u_logic_X61wx43_28502 : STD_LOGIC; 
  signal cortexm0_u_logic_Qlw2z4_28503 : STD_LOGIC; 
  signal cortexm0_u_logic_Mww2z4_28504 : STD_LOGIC; 
  signal cortexm0_u_logic_Ufy2z4_28505 : STD_LOGIC; 
  signal N1027 : STD_LOGIC; 
  signal cortexm0_u_logic_Ydw2z4_28507 : STD_LOGIC; 
  signal N668 : STD_LOGIC; 
  signal N1061 : STD_LOGIC; 
  signal cortexm0_u_logic_Urw2z4_28510 : STD_LOGIC; 
  signal cortexm0_u_logic_Qzw2z4_28511 : STD_LOGIC; 
  signal N394 : STD_LOGIC; 
  signal cortexm0_u_logic_Xuw2z4_28513 : STD_LOGIC; 
  signal N993 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o7 : STD_LOGIC; 
  signal N1237 : STD_LOGIC; 
  signal cortexm0_u_logic_Mi23z4_28517 : STD_LOGIC; 
  signal cortexm0_u_logic_Arh3z4_28518 : STD_LOGIC; 
  signal cortexm0_u_logic_Euh3z4_28519 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal cortexm0_u_logic_Hyz2z4_28521 : STD_LOGIC; 
  signal cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o2_28522 : STD_LOGIC; 
  signal cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o3_28523 : STD_LOGIC; 
  signal cortexm0_u_logic_Po53z4_28524 : STD_LOGIC; 
  signal cortexm0_u_logic_J5m2z4_28525 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal N756 : STD_LOGIC; 
  signal N1152 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o17_28529 : STD_LOGIC; 
  signal N54 : STD_LOGIC; 
  signal cortexm0_u_logic_Q5vvx432_28531 : STD_LOGIC; 
  signal cortexm0_u_logic_Q5vvx433_28532 : STD_LOGIC; 
  signal cortexm0_u_logic_Q5vvx435_28533 : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx415 : STD_LOGIC; 
  signal cortexm0_u_logic_Rdg3z4_28535 : STD_LOGIC; 
  signal cortexm0_u_logic_Ltg3z4_28536 : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx418 : STD_LOGIC; 
  signal N1139 : STD_LOGIC; 
  signal cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o4_28539 : STD_LOGIC; 
  signal cortexm0_u_logic_Wmp2z4_28540 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx418_28541 : STD_LOGIC; 
  signal N154 : STD_LOGIC; 
  signal cortexm0_u_logic_Fn33z4_28543 : STD_LOGIC; 
  signal cortexm0_u_logic_X563z4_28544 : STD_LOGIC; 
  signal cortexm0_u_logic_Cmn2z4_28545 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o24_28546 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o17_28547 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o20_28548 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o19_28549 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Intwx4_Pntwx4_AND_3953_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ow43z4_28552 : STD_LOGIC; 
  signal cortexm0_u_logic_Q713z4_28553 : STD_LOGIC; 
  signal cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o1_28554 : STD_LOGIC; 
  signal cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o : STD_LOGIC; 
  signal N852 : STD_LOGIC; 
  signal cortexm0_u_logic_Fa2wx4 : STD_LOGIC; 
  signal N1198 : STD_LOGIC; 
  signal cortexm0_u_logic_Yx83z4_28559 : STD_LOGIC; 
  signal cortexm0_u_logic_An63z4_28560 : STD_LOGIC; 
  signal cortexm0_u_logic_Kiq2z4_28561 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx4 : STD_LOGIC; 
  signal N1023 : STD_LOGIC; 
  signal N1235_0 : STD_LOGIC; 
  signal N1021 : STD_LOGIC; 
  signal cortexm0_u_logic_Tj0wx4_28567 : STD_LOGIC; 
  signal cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o1_28568 : STD_LOGIC; 
  signal cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o8_28569 : STD_LOGIC; 
  signal cortexm0_u_logic_Fre3z4_28570 : STD_LOGIC; 
  signal cortexm0_u_logic_To33z4_28571 : STD_LOGIC; 
  signal N1317 : STD_LOGIC; 
  signal cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o1_28573 : STD_LOGIC; 
  signal cortexm0_u_logic_Ql13z4_28574 : STD_LOGIC; 
  signal cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o2_28575 : STD_LOGIC; 
  signal cortexm0_u_logic_Hmh3z4_28576 : STD_LOGIC; 
  signal N1243 : STD_LOGIC; 
  signal cortexm0_u_logic_K423z4_28578 : STD_LOGIC; 
  signal N1149 : STD_LOGIC; 
  signal cortexm0_u_logic_Ujp2z4_28580 : STD_LOGIC; 
  signal cortexm0_u_logic_Mc0wx4_28581 : STD_LOGIC; 
  signal cortexm0_u_logic_Pn1wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Wcyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xppvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xmzvx4_28585 : STD_LOGIC; 
  signal cortexm0_u_logic_Ydyvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_F6zvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Q52wx4_28588 : STD_LOGIC; 
  signal cortexm0_u_logic_M41wx4_28589 : STD_LOGIC; 
  signal cortexm0_u_logic_Kdyvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_B91wx4_28591 : STD_LOGIC; 
  signal cortexm0_u_logic_Hpuwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Opuwx4_Wdpwx4_AND_4076_o : STD_LOGIC; 
  signal cortexm0_u_logic_Xl0wx4_28594 : STD_LOGIC; 
  signal cortexm0_u_logic_Oszvx4_28595 : STD_LOGIC; 
  signal cortexm0_u_logic_Qz0wx4_28596 : STD_LOGIC; 
  signal cortexm0_u_logic_Zz1wx4_28597 : STD_LOGIC; 
  signal cortexm0_u_logic_Mq0wx4_28598 : STD_LOGIC; 
  signal cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o1_28599 : STD_LOGIC; 
  signal cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o2_28600 : STD_LOGIC; 
  signal cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o3_28601 : STD_LOGIC; 
  signal N1175 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Dtpvx412_28603 : STD_LOGIC; 
  signal cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o2_28604 : STD_LOGIC; 
  signal N957 : STD_LOGIC; 
  signal cortexm0_u_logic_O403z4_28606 : STD_LOGIC; 
  signal cortexm0_u_logic_Rbo2z4_28607 : STD_LOGIC; 
  signal cortexm0_u_logic_I453z4_28608 : STD_LOGIC; 
  signal cortexm0_u_logic_C00wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Iv0wx4_28610 : STD_LOGIC; 
  signal cortexm0_u_logic_I30wx4_28611 : STD_LOGIC; 
  signal N1477 : STD_LOGIC; 
  signal cortexm0_u_logic_P2uvx4_Mf8vx4_AND_645_o : STD_LOGIC; 
  signal cortexm0_u_logic_Qd1wx4_28614 : STD_LOGIC; 
  signal N1048 : STD_LOGIC; 
  signal N1147 : STD_LOGIC; 
  signal cortexm0_u_logic_J70wx4_28617 : STD_LOGIC; 
  signal cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o2_28618 : STD_LOGIC; 
  signal cortexm0_u_logic_Cy43z4_28619 : STD_LOGIC; 
  signal cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o3_28620 : STD_LOGIC; 
  signal cortexm0_u_logic_Ggswx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Df3wx42_28622 : STD_LOGIC; 
  signal cortexm0_u_logic_Aj1wx4_28623 : STD_LOGIC; 
  signal N641 : STD_LOGIC; 
  signal cortexm0_u_logic_Cr1wx4 : STD_LOGIC; 
  signal N1006 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o2_28627 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o5_28628 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o10_28629 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o8_28630 : STD_LOGIC; 
  signal cortexm0_u_logic_Uhzvx4_28631 : STD_LOGIC; 
  signal cortexm0_u_logic_J3qvx4 : STD_LOGIC; 
  signal N345 : STD_LOGIC; 
  signal N584 : STD_LOGIC; 
  signal N1167 : STD_LOGIC; 
  signal cortexm0_u_logic_X213z4_28636 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o12 : STD_LOGIC; 
  signal cortexm0_u_logic_Sd43z4_28638 : STD_LOGIC; 
  signal N322 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o6_28640 : STD_LOGIC; 
  signal N435 : STD_LOGIC; 
  signal N1133 : STD_LOGIC; 
  signal cortexm0_u_logic_Eq63z4_28643 : STD_LOGIC; 
  signal cortexm0_u_logic_Edl2z4_28644 : STD_LOGIC; 
  signal cortexm0_u_logic_Wgb2z4_Rob2z4_AND_6675_o : STD_LOGIC; 
  signal cortexm0_u_logic_L0uvx4 : STD_LOGIC; 
  signal N1124 : STD_LOGIC; 
  signal N576 : STD_LOGIC; 
  signal cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o2_28649 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4qvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx413_28651 : STD_LOGIC; 
  signal cortexm0_u_logic_Z523z4_28652 : STD_LOGIC; 
  signal cortexm0_u_logic_G5qvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bf93z4_28654 : STD_LOGIC; 
  signal cortexm0_u_logic_Z863z4_28655 : STD_LOGIC; 
  signal cortexm0_u_logic_SF2882 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o20_28657 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o14_28658 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o22_28659 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o15_28660 : STD_LOGIC; 
  signal cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o7_28661 : STD_LOGIC; 
  signal cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o3 : STD_LOGIC; 
  signal cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o5_28663 : STD_LOGIC; 
  signal cortexm0_u_logic_Bo0wx4_28664 : STD_LOGIC; 
  signal cortexm0_u_logic_Hc13z4_28665 : STD_LOGIC; 
  signal cortexm0_u_logic_Et0wx4_28666 : STD_LOGIC; 
  signal N1047 : STD_LOGIC; 
  signal N866 : STD_LOGIC; 
  signal N867 : STD_LOGIC; 
  signal cortexm0_u_logic_Kc03z4_28670 : STD_LOGIC; 
  signal cortexm0_u_logic_If33z4_28671 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx48_28672 : STD_LOGIC; 
  signal cortexm0_u_logic_Cq93z4_28673 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o71 : STD_LOGIC; 
  signal cortexm0_u_logic_Ay53z4_28675 : STD_LOGIC; 
  signal cortexm0_u_logic_Na63z4_28676 : STD_LOGIC; 
  signal cortexm0_u_logic_Na73z4_28677 : STD_LOGIC; 
  signal cortexm0_u_logic_Gq43z4_28678 : STD_LOGIC; 
  signal N1051 : STD_LOGIC; 
  signal cortexm0_u_logic_Nf03z4_28680 : STD_LOGIC; 
  signal cortexm0_u_logic_Hq33z4_28681 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N1292 : STD_LOGIC; 
  signal cortexm0_u_logic_Bh0wx4_28684 : STD_LOGIC; 
  signal N978 : STD_LOGIC; 
  signal cortexm0_u_logic_Cao2z4_28686 : STD_LOGIC; 
  signal cortexm0_u_logic_SF1631 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o5_28688 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o7_28689 : STD_LOGIC; 
  signal N1260 : STD_LOGIC; 
  signal cortexm0_u_logic_Aez2z4_28691 : STD_LOGIC; 
  signal cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o1_28692 : STD_LOGIC; 
  signal cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o5 : STD_LOGIC; 
  signal N972 : STD_LOGIC; 
  signal N413 : STD_LOGIC; 
  signal cortexm0_u_logic_Ql23z4_28696 : STD_LOGIC; 
  signal N1196 : STD_LOGIC; 
  signal N1195 : STD_LOGIC; 
  signal cortexm0_u_logic_Po83z4_28699 : STD_LOGIC; 
  signal cortexm0_u_logic_Gju2z4_28700 : STD_LOGIC; 
  signal cortexm0_u_logic_Pdbwx45_28701 : STD_LOGIC; 
  signal cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o411_28702 : STD_LOGIC; 
  signal cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o412_28703 : STD_LOGIC; 
  signal cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o1_28704 : STD_LOGIC; 
  signal cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o5 : STD_LOGIC; 
  signal cortexm0_u_logic_Xg33z4_28706 : STD_LOGIC; 
  signal N639_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx411_28708 : STD_LOGIC; 
  signal cortexm0_u_logic_Herwx4_28709 : STD_LOGIC; 
  signal cortexm0_u_logic_Eqq2z4_28710 : STD_LOGIC; 
  signal cortexm0_u_logic_Wj83z4_28711 : STD_LOGIC; 
  signal cortexm0_u_logic_Pz53z4_28712 : STD_LOGIC; 
  signal cortexm0_u_logic_Kev2z4_28713 : STD_LOGIC; 
  signal cortexm0_u_logic_Hnr2z4_28714 : STD_LOGIC; 
  signal cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o4 : STD_LOGIC; 
  signal N1158 : STD_LOGIC; 
  signal cortexm0_u_logic_Neu2z4_28717 : STD_LOGIC; 
  signal cortexm0_u_logic_Lph3z4_28718 : STD_LOGIC; 
  signal N687 : STD_LOGIC; 
  signal N689 : STD_LOGIC; 
  signal N951 : STD_LOGIC; 
  signal N952 : STD_LOGIC; 
  signal N1439 : STD_LOGIC; 
  signal cortexm0_u_logic_Rdq2z4_28724 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx411_28725 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx412_28726 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx422_28727 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx425_28728 : STD_LOGIC; 
  signal N1519 : STD_LOGIC; 
  signal cortexm0_u_logic_Lqr2z4_28730 : STD_LOGIC; 
  signal N1040 : STD_LOGIC; 
  signal N1081 : STD_LOGIC; 
  signal cortexm0_u_logic_Psh3z4_28733 : STD_LOGIC; 
  signal cortexm0_u_logic_Poq2z4_28734 : STD_LOGIC; 
  signal N347 : STD_LOGIC; 
  signal cortexm0_u_logic_C61wx44_28736 : STD_LOGIC; 
  signal N936 : STD_LOGIC; 
  signal cortexm0_u_logic_C70wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tiz2z4_28739 : STD_LOGIC; 
  signal cortexm0_u_logic_F32wx44_28740 : STD_LOGIC; 
  signal cortexm0_u_logic_F32wx42_28741 : STD_LOGIC; 
  signal cortexm0_u_logic_Wor2z4_28742 : STD_LOGIC; 
  signal cortexm0_u_logic_Wnu2z4_28743 : STD_LOGIC; 
  signal cortexm0_u_logic_Wnv2z4_28744 : STD_LOGIC; 
  signal N339 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx49_28746 : STD_LOGIC; 
  signal N351 : STD_LOGIC; 
  signal N1187 : STD_LOGIC; 
  signal cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o3_28749 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx410_28750 : STD_LOGIC; 
  signal N963 : STD_LOGIC; 
  signal N484 : STD_LOGIC; 
  signal N349 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx413_28754 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx411_28755 : STD_LOGIC; 
  signal N1130 : STD_LOGIC; 
  signal cortexm0_u_logic_Re72z4_Ye72z4_AND_6068_o3_28757 : STD_LOGIC; 
  signal cortexm0_u_logic_P12wx44_28758 : STD_LOGIC; 
  signal cortexm0_u_logic_P12wx43_28759 : STD_LOGIC; 
  signal cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o4_28760 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx45_28761 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx432_28762 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx435_28763 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx438_28764 : STD_LOGIC; 
  signal N1201 : STD_LOGIC; 
  signal cortexm0_u_logic_N90wx43_28766 : STD_LOGIC; 
  signal cortexm0_u_logic_N90wx44_28767 : STD_LOGIC; 
  signal cortexm0_u_logic_B3mvx42_28768 : STD_LOGIC; 
  signal cortexm0_u_logic_Fc0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Y92wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_R40wx47 : STD_LOGIC; 
  signal cortexm0_u_logic_P82wx41_28772 : STD_LOGIC; 
  signal cortexm0_u_logic_P82wx42_28773 : STD_LOGIC; 
  signal N1451 : STD_LOGIC; 
  signal cortexm0_u_logic_U11wx42_28775 : STD_LOGIC; 
  signal N1294 : STD_LOGIC; 
  signal cortexm0_u_logic_S71wx43_28777 : STD_LOGIC; 
  signal cortexm0_u_logic_S71wx46_28778 : STD_LOGIC; 
  signal cortexm0_u_logic_S71wx47_28779 : STD_LOGIC; 
  signal cortexm0_u_logic_E5owx41_28780 : STD_LOGIC; 
  signal cortexm0_u_logic_W21wx47_28781 : STD_LOGIC; 
  signal cortexm0_u_logic_H1qwx43_28782 : STD_LOGIC; 
  signal cortexm0_u_logic_H1qwx44_28783 : STD_LOGIC; 
  signal N437 : STD_LOGIC; 
  signal N415 : STD_LOGIC; 
  signal cortexm0_u_logic_Re72z4_Ye72z4_AND_6068_o2_28786 : STD_LOGIC; 
  signal cortexm0_u_logic_K1wvx41_28787 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce0wx44_28788 : STD_LOGIC; 
  signal N546 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce0wx45 : STD_LOGIC; 
  signal cortexm0_u_logic_Z62wx45_28791 : STD_LOGIC; 
  signal N722 : STD_LOGIC; 
  signal cortexm0_u_logic_Z62wx46_28793 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx410_28794 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx414_28795 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx420_28796 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx431_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ai9wx41_28798 : STD_LOGIC; 
  signal cortexm0_u_logic_Ai9wx43_28799 : STD_LOGIC; 
  signal cortexm0_u_logic_Df3wx45_28800 : STD_LOGIC; 
  signal cortexm0_u_logic_K6yvx42_28801 : STD_LOGIC; 
  signal cortexm0_u_logic_K6yvx44_28802 : STD_LOGIC; 
  signal cortexm0_u_logic_O3pvx41_28803 : STD_LOGIC; 
  signal N1127 : STD_LOGIC; 
  signal cortexm0_u_logic_Fc7wx41_28805 : STD_LOGIC; 
  signal cortexm0_u_logic_Fc7wx43_28806 : STD_LOGIC; 
  signal cortexm0_u_logic_Ar7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hc1wx41_28808 : STD_LOGIC; 
  signal cortexm0_u_logic_Hc1wx42_28809 : STD_LOGIC; 
  signal cortexm0_u_logic_Hc1wx43_28810 : STD_LOGIC; 
  signal cortexm0_u_logic_Hc1wx44_28811 : STD_LOGIC; 
  signal cortexm0_u_logic_Hc1wx45_28812 : STD_LOGIC; 
  signal cortexm0_u_logic_Hc1wx46_28813 : STD_LOGIC; 
  signal cortexm0_u_logic_Fj0wx41_28814 : STD_LOGIC; 
  signal cortexm0_u_logic_Fj0wx42_28815 : STD_LOGIC; 
  signal cortexm0_u_logic_Fj0wx43_28816 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx421_28817 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx414_28818 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx423_28819 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx417_28820 : STD_LOGIC; 
  signal cortexm0_u_logic_Q1ywx41_28821 : STD_LOGIC; 
  signal cortexm0_u_logic_Q1ywx42_28822 : STD_LOGIC; 
  signal cortexm0_u_logic_K6yvx43_28823 : STD_LOGIC; 
  signal cortexm0_u_logic_B8gwx4 : STD_LOGIC; 
  signal PWR_12_o_HRDATA_31_equal_1_o_31_5_28825 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx41_28826 : STD_LOGIC; 
  signal cortexm0_u_logic_N9ewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_X7mvx41_28828 : STD_LOGIC; 
  signal N1459 : STD_LOGIC; 
  signal N999 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o3_28831 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx425_28832 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx426_28833 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx41_28834 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx48_28835 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx45_28836 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx47_28837 : STD_LOGIC; 
  signal cortexm0_u_logic_K6yvx45_28838 : STD_LOGIC; 
  signal cortexm0_u_logic_K6yvx47_28839 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx428_28840 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx413_28841 : STD_LOGIC; 
  signal N274 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx411_28843 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx413_28844 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx414_28845 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx46_28846 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx411_28847 : STD_LOGIC; 
  signal N568 : STD_LOGIC; 
  signal cortexm0_u_logic_N4rvx4 : STD_LOGIC; 
  signal N574 : STD_LOGIC; 
  signal N572 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o11_28852 : STD_LOGIC; 
  signal cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o12 : STD_LOGIC; 
  signal cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o7 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o18_28855 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o17_28856 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx46_28857 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx43_28858 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx49_28859 : STD_LOGIC; 
  signal N1581 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx424_28861 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx423_28862 : STD_LOGIC; 
  signal N1573 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx411_28864 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx412_28865 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx48_28866 : STD_LOGIC; 
  signal N296 : STD_LOGIC; 
  signal N276 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx437_28869 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx42_28870 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx41_28871 : STD_LOGIC; 
  signal cortexm0_u_logic_Zpqvx4 : STD_LOGIC; 
  signal N864 : STD_LOGIC; 
  signal N984 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx45_28875 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx46_28876 : STD_LOGIC; 
  signal N1471 : STD_LOGIC; 
  signal N1497 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx424_28879 : STD_LOGIC; 
  signal N1553 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx412_28881 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx44_28882 : STD_LOGIC; 
  signal N292 : STD_LOGIC; 
  signal N286 : STD_LOGIC; 
  signal N290 : STD_LOGIC; 
  signal N268 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx434_28887 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx433_28888 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx411 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o1_28891 : STD_LOGIC; 
  signal N518 : STD_LOGIC; 
  signal N904 : STD_LOGIC; 
  signal cortexm0_u_logic_C9rvx43_28894 : STD_LOGIC; 
  signal N1577 : STD_LOGIC; 
  signal N1394 : STD_LOGIC; 
  signal N1074 : STD_LOGIC; 
  signal N1473 : STD_LOGIC; 
  signal cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o3 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4117_28900 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4116_28901 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4112_28902 : STD_LOGIC; 
  signal cortexm0_u_logic_K1ivx4 : STD_LOGIC; 
  signal cortexm0_u_logic_T2ivx4_28904 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx41_28905 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx42_28906 : STD_LOGIC; 
  signal N1483 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx413_28908 : STD_LOGIC; 
  signal cortexm0_u_logic_Lyhvx45_28909 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx41_28910 : STD_LOGIC; 
  signal cortexm0_u_logic_Rfpvx44_28911 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx412_28912 : STD_LOGIC; 
  signal N1455 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx49_28914 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx45_28915 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx44_28916 : STD_LOGIC; 
  signal cortexm0_u_logic_U9gvx4_Z6gvx4_OR_1161_o : STD_LOGIC; 
  signal cortexm0_u_logic_K6yvx41_28918 : STD_LOGIC; 
  signal cortexm0_u_logic_Lyhvx47_28919 : STD_LOGIC; 
  signal cortexm0_u_logic_Lyhvx48_28920 : STD_LOGIC; 
  signal N1551 : STD_LOGIC; 
  signal cortexm0_u_logic_Yafwx44_28922 : STD_LOGIC; 
  signal cortexm0_u_logic_Yafwx43_28923 : STD_LOGIC; 
  signal cortexm0_u_logic_Yafwx45_28924 : STD_LOGIC; 
  signal N298 : STD_LOGIC; 
  signal N284 : STD_LOGIC; 
  signal N270 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx419_28928 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx415_28929 : STD_LOGIC; 
  signal cortexm0_u_logic_Mtqvx41_28930 : STD_LOGIC; 
  signal cortexm0_u_logic_Mtqvx42_28931 : STD_LOGIC; 
  signal cortexm0_u_logic_Ushvx41_28932 : STD_LOGIC; 
  signal cortexm0_u_logic_Xx2wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mbt2z4_28934 : STD_LOGIC; 
  signal N1079 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx411_28936 : STD_LOGIC; 
  signal N1515 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx413_28938 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx415_28939 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx417 : STD_LOGIC; 
  signal cortexm0_u_logic_U6wvx45_28941 : STD_LOGIC; 
  signal cortexm0_u_logic_U6wvx41_28942 : STD_LOGIC; 
  signal cortexm0_u_logic_Sbxvx45_28943 : STD_LOGIC; 
  signal N1457 : STD_LOGIC; 
  signal N1479 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx46_28946 : STD_LOGIC; 
  signal N1587 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx42_28948 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx41_28949 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx45_28950 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx46_28951 : STD_LOGIC; 
  signal N282 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx44_28953 : STD_LOGIC; 
  signal N294 : STD_LOGIC; 
  signal cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o6_28955 : STD_LOGIC; 
  signal cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o5_28956 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o18_28957 : STD_LOGIC; 
  signal cortexm0_u_logic_Sorvx4 : STD_LOGIC; 
  signal N692 : STD_LOGIC; 
  signal cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o2_28960 : STD_LOGIC; 
  signal cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o1_28961 : STD_LOGIC; 
  signal cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o4_28962 : STD_LOGIC; 
  signal cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o5_28963 : STD_LOGIC; 
  signal cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o4_28964 : STD_LOGIC; 
  signal N1441 : STD_LOGIC; 
  signal N677 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx43_28967 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx42_28968 : STD_LOGIC; 
  signal N1505 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx47_28970 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx45_28971 : STD_LOGIC; 
  signal N1571 : STD_LOGIC; 
  signal N288 : STD_LOGIC; 
  signal cortexm0_u_logic_U6wvx42_28974 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx415 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx416_28976 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx415_28977 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx410_28978 : STD_LOGIC; 
  signal N1585 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx46_28980 : STD_LOGIC; 
  signal cortexm0_u_logic_Lyhvx43_28981 : STD_LOGIC; 
  signal cortexm0_u_logic_Lyhvx42_28982 : STD_LOGIC; 
  signal cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o1_28983 : STD_LOGIC; 
  signal cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o3_28984 : STD_LOGIC; 
  signal cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o2_28985 : STD_LOGIC; 
  signal cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o2 : STD_LOGIC; 
  signal cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o6_28987 : STD_LOGIC; 
  signal N1523 : STD_LOGIC; 
  signal cortexm0_u_logic_W9nvx41_28989 : STD_LOGIC; 
  signal N1227 : STD_LOGIC; 
  signal cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o3_28991 : STD_LOGIC; 
  signal cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o2_28992 : STD_LOGIC; 
  signal cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o1_28993 : STD_LOGIC; 
  signal cortexm0_u_logic_Pgb2z4 : STD_LOGIC; 
  signal N937 : STD_LOGIC; 
  signal N935 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx412_28997 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx410_28998 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx43_28999 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx46_29000 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx47_29001 : STD_LOGIC; 
  signal cortexm0_u_logic_Qllwx42_29002 : STD_LOGIC; 
  signal N1509 : STD_LOGIC; 
  signal N1525 : STD_LOGIC; 
  signal cortexm0_u_logic_Df3wx44_29005 : STD_LOGIC; 
  signal cortexm0_u_logic_SF230 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx426_29007 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx410_29008 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx421_29009 : STD_LOGIC; 
  signal N280 : STD_LOGIC; 
  signal N170 : STD_LOGIC; 
  signal N1453 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o9_29013 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx412_29014 : STD_LOGIC; 
  signal cortexm0_u_logic_P54xx4_W54xx4_AND_5155_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx414_29016 : STD_LOGIC; 
  signal N1099 : STD_LOGIC; 
  signal N941 : STD_LOGIC; 
  signal N940 : STD_LOGIC; 
  signal N939 : STD_LOGIC; 
  signal cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o2_29021 : STD_LOGIC; 
  signal cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o3_29022 : STD_LOGIC; 
  signal cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o4_29023 : STD_LOGIC; 
  signal cortexm0_u_logic_Kkrvx43_29024 : STD_LOGIC; 
  signal N1481 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4xvx41_29026 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fmqvx41_29028 : STD_LOGIC; 
  signal cortexm0_u_logic_Sbxvx41_29029 : STD_LOGIC; 
  signal cortexm0_u_logic_Prxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vllvx41_29031 : STD_LOGIC; 
  signal cortexm0_u_logic_Vllvx42_29032 : STD_LOGIC; 
  signal N278 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o16_29034 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Akewx411 : STD_LOGIC; 
  signal cortexm0_u_logic_J7ewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Q5vvx434_29037 : STD_LOGIC; 
  signal cortexm0_u_logic_Q5vvx431_29038 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o2_29039 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o1_29040 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o5_29041 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o4_29042 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o4_29043 : STD_LOGIC; 
  signal N1521 : STD_LOGIC; 
  signal N627 : STD_LOGIC; 
  signal N1082 : STD_LOGIC; 
  signal N1121 : STD_LOGIC; 
  signal cortexm0_u_logic_Gzhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Syhvx4 : STD_LOGIC; 
  signal N1561 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx46_29051 : STD_LOGIC; 
  signal N1563 : STD_LOGIC; 
  signal cortexm0_u_logic_X3xvx42_29053 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o2_29054 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o1_29055 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o21_29056 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o23_29057 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx43_29058 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx433_29059 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx47_29060 : STD_LOGIC; 
  signal N1565 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx439_29062 : STD_LOGIC; 
  signal cortexm0_u_logic_W19wx41_29063 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx414_29064 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx419_29065 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx418_29066 : STD_LOGIC; 
  signal N1467 : STD_LOGIC; 
  signal N372 : STD_LOGIC; 
  signal N590 : STD_LOGIC; 
  signal N1513 : STD_LOGIC; 
  signal cortexm0_u_logic_K952z4_R952z4_AND_5776_o1_29071 : STD_LOGIC; 
  signal cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o5_29072 : STD_LOGIC; 
  signal N1445 : STD_LOGIC; 
  signal N616 : STD_LOGIC; 
  signal cortexm0_u_logic_Uttwx4_Butwx4_AND_3980_o2_29075 : STD_LOGIC; 
  signal cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o1_29076 : STD_LOGIC; 
  signal N1399 : STD_LOGIC; 
  signal N1084 : STD_LOGIC; 
  signal N1411 : STD_LOGIC; 
  signal N1094 : STD_LOGIC; 
  signal N954 : STD_LOGIC; 
  signal N891 : STD_LOGIC; 
  signal N118 : STD_LOGIC; 
  signal cortexm0_u_logic_Bthvx43_29084 : STD_LOGIC; 
  signal cortexm0_u_logic_Bthvx44_29085 : STD_LOGIC; 
  signal cortexm0_u_logic_Vtyvx41_29086 : STD_LOGIC; 
  signal cortexm0_u_logic_Vtyvx42_29087 : STD_LOGIC; 
  signal N1499 : STD_LOGIC; 
  signal N743 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx422_29090 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o13_29091 : STD_LOGIC; 
  signal cortexm0_u_logic_L0mwx4_S0mwx4_AND_3074_o1_29092 : STD_LOGIC; 
  signal N1271 : STD_LOGIC; 
  signal cortexm0_u_logic_F32wx41_29094 : STD_LOGIC; 
  signal cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o5_29095 : STD_LOGIC; 
  signal cortexm0_u_logic_Ow33z4_29096 : STD_LOGIC; 
  signal cortexm0_u_logic_Z5pvx45_29097 : STD_LOGIC; 
  signal N150 : STD_LOGIC; 
  signal cortexm0_u_logic_Vcuvx43_29099 : STD_LOGIC; 
  signal N921 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzqvx41_29101 : STD_LOGIC; 
  signal N698 : STD_LOGIC; 
  signal cortexm0_u_logic_Kkrvx41_29103 : STD_LOGIC; 
  signal cortexm0_u_logic_I3mvx42_29104 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx411_29106 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx412_29107 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx413_29108 : STD_LOGIC; 
  signal cortexm0_u_logic_Xzavx41_29109 : STD_LOGIC; 
  signal cortexm0_u_logic_Xzavx44_29110 : STD_LOGIC; 
  signal cortexm0_u_logic_Xzavx43_29111 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx419_29112 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z47_29113 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o6_29114 : STD_LOGIC; 
  signal cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o1_29115 : STD_LOGIC; 
  signal cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o3_29116 : STD_LOGIC; 
  signal cortexm0_u_logic_Uvzvx42_29117 : STD_LOGIC; 
  signal N1179 : STD_LOGIC; 
  signal cortexm0_u_logic_P12wx45_29119 : STD_LOGIC; 
  signal N1221 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4119_29121 : STD_LOGIC; 
  signal cortexm0_u_logic_Bwdwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_W6qvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o1_29124 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o2_29125 : STD_LOGIC; 
  signal N1405 : STD_LOGIC; 
  signal N1089 : STD_LOGIC; 
  signal cortexm0_u_logic_B0ivx4 : STD_LOGIC; 
  signal N172 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx428_29130 : STD_LOGIC; 
  signal cortexm0_u_logic_B1ovx4_Vdgvx4_OR_1326_o : STD_LOGIC; 
  signal cortexm0_u_logic_SF2361 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o7_29133 : STD_LOGIC; 
  signal N1531 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx410_29135 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx418_29136 : STD_LOGIC; 
  signal N1278 : STD_LOGIC; 
  signal cortexm0_u_logic_P12wx42_29138 : STD_LOGIC; 
  signal cortexm0_u_logic_Qyc3z4_29139 : STD_LOGIC; 
  signal cortexm0_u_logic_K7pwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o1_29141 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4113_29142 : STD_LOGIC; 
  signal cortexm0_u_logic_B3mvx41_29145 : STD_LOGIC; 
  signal cortexm0_u_logic_Kghvx42_29146 : STD_LOGIC; 
  signal cortexm0_u_logic_Bthvx45_29147 : STD_LOGIC; 
  signal N1443 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o6_29149 : STD_LOGIC; 
  signal N745 : STD_LOGIC; 
  signal cortexm0_u_logic_Ushvx44_29151 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o11_29152 : STD_LOGIC; 
  signal N1463 : STD_LOGIC; 
  signal N710 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx417_29155 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o23 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o26_29157 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o18_29158 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o21_29159 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o19_29160 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx414_29161 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx419_29162 : STD_LOGIC; 
  signal cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o7_29163 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4113_29164 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4112_29165 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4118_29166 : STD_LOGIC; 
  signal cortexm0_u_logic_B3mvx43_29167 : STD_LOGIC; 
  signal cortexm0_u_logic_X7ewx41_29168 : STD_LOGIC; 
  signal cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o41 : STD_LOGIC; 
  signal cortexm0_u_logic_Ojnvx41_29170 : STD_LOGIC; 
  signal N256 : STD_LOGIC; 
  signal cortexm0_u_logic_P2uvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx419_29173 : STD_LOGIC; 
  signal N1489 : STD_LOGIC; 
  signal N1268 : STD_LOGIC; 
  signal N1202 : STD_LOGIC; 
  signal N645 : STD_LOGIC; 
  signal N337 : STD_LOGIC; 
  signal cortexm0_u_logic_P12wx41_29179 : STD_LOGIC; 
  signal N1105 : STD_LOGIC; 
  signal cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o3 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce0wx411_29182 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzbwx41_29183 : STD_LOGIC; 
  signal N1469 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o1_29185 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o4_29186 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o3_29187 : STD_LOGIC; 
  signal N1249 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa32z4_Db32z4_AND_5503_o1_29189 : STD_LOGIC; 
  signal N980 : STD_LOGIC; 
  signal cortexm0_u_logic_Z62wx44_29191 : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3950_o1_29193 : STD_LOGIC; 
  signal cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3950_o2_29194 : STD_LOGIC; 
  signal N1117 : STD_LOGIC; 
  signal cortexm0_u_logic_V7ywx41_29196 : STD_LOGIC; 
  signal cortexm0_u_logic_V7ywx42_29197 : STD_LOGIC; 
  signal cortexm0_u_logic_Gqwwx41_29198 : STD_LOGIC; 
  signal N621 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce0wx46_29200 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce0wx42_29201 : STD_LOGIC; 
  signal cortexm0_u_logic_SF153211 : STD_LOGIC; 
  signal N1026 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx42_29204 : STD_LOGIC; 
  signal N1529 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx43_29206 : STD_LOGIC; 
  signal cortexm0_u_logic_Ul9wx42_29207 : STD_LOGIC; 
  signal cortexm0_u_logic_Ul9wx41_29208 : STD_LOGIC; 
  signal cortexm0_u_logic_Q8ywx41_29209 : STD_LOGIC; 
  signal N728 : STD_LOGIC; 
  signal cortexm0_u_logic_Tuawx41_29211 : STD_LOGIC; 
  signal cortexm0_u_logic_N142z4_U142z4_AND_5607_o3_29212 : STD_LOGIC; 
  signal cortexm0_u_logic_Lrc2z4_U9h2z4_OR_1426_o : STD_LOGIC; 
  signal cortexm0_u_logic_E153z4_29214 : STD_LOGIC; 
  signal cortexm0_u_logic_Wn1wx41_29215 : STD_LOGIC; 
  signal cortexm0_u_logic_C4pvx42_29216 : STD_LOGIC; 
  signal cortexm0_u_logic_C4pvx41_29217 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Dtpvx411 : STD_LOGIC; 
  signal cortexm0_u_logic_Fc7wx42_29219 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce0wx410 : STD_LOGIC; 
  signal N1537 : STD_LOGIC; 
  signal cortexm0_u_logic_P37wx4 : STD_LOGIC; 
  signal N1219 : STD_LOGIC; 
  signal N1141 : STD_LOGIC; 
  signal N1142 : STD_LOGIC; 
  signal N912 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfpvx44_29227 : STD_LOGIC; 
  signal cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o4_29228 : STD_LOGIC; 
  signal N997 : STD_LOGIC; 
  signal cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o1_29230 : STD_LOGIC; 
  signal cortexm0_u_logic_Z62wx47_29231 : STD_LOGIC; 
  signal cortexm0_u_logic_S71wx41_29232 : STD_LOGIC; 
  signal N1015 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal cortexm0_u_logic_Izpvx48_29235 : STD_LOGIC; 
  signal cortexm0_u_logic_Bspvx43_29236 : STD_LOGIC; 
  signal cortexm0_u_logic_Nd3wx42_29237 : STD_LOGIC; 
  signal cortexm0_u_logic_Nd3wx45_29238 : STD_LOGIC; 
  signal cortexm0_u_logic_Zhyvx41_29239 : STD_LOGIC; 
  signal cortexm0_u_logic_N142z4_U142z4_AND_5607_o1_29240 : STD_LOGIC; 
  signal cortexm0_u_logic_W19wx44_29241 : STD_LOGIC; 
  signal N1150 : STD_LOGIC; 
  signal cortexm0_u_logic_Xt6wx44_29243 : STD_LOGIC; 
  signal cortexm0_u_logic_Xt6wx43_29244 : STD_LOGIC; 
  signal N272 : STD_LOGIC; 
  signal cortexm0_u_logic_S71wx42_29246 : STD_LOGIC; 
  signal cortexm0_u_logic_Qb3wx43_29247 : STD_LOGIC; 
  signal N1161 : STD_LOGIC; 
  signal N1162 : STD_LOGIC; 
  signal cortexm0_u_logic_H8qwx4 : STD_LOGIC; 
  signal N1131 : STD_LOGIC; 
  signal N598 : STD_LOGIC; 
  signal cortexm0_u_logic_Yd03z4_29253 : STD_LOGIC; 
  signal cortexm0_u_logic_D4mvx41_29254 : STD_LOGIC; 
  signal cortexm0_u_logic_Bisvx4_Izwvx4_OR_858_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o5_29256 : STD_LOGIC; 
  signal N417 : STD_LOGIC; 
  signal cortexm0_u_logic_Uz9wx42_29258 : STD_LOGIC; 
  signal cortexm0_u_logic_Ixxwx4 : STD_LOGIC; 
  signal N1108 : STD_LOGIC; 
  signal N1110 : STD_LOGIC; 
  signal N385 : STD_LOGIC; 
  signal N1018 : STD_LOGIC; 
  signal N504 : STD_LOGIC; 
  signal N964 : STD_LOGIC; 
  signal cortexm0_u_logic_Ra1wx41_29266 : STD_LOGIC; 
  signal cortexm0_u_logic_Ra1wx42_29267 : STD_LOGIC; 
  signal cortexm0_u_logic_Ra1wx43_29268 : STD_LOGIC; 
  signal N397 : STD_LOGIC; 
  signal N619 : STD_LOGIC; 
  signal N618 : STD_LOGIC; 
  signal N666 : STD_LOGIC; 
  signal N992 : STD_LOGIC; 
  signal cortexm0_u_logic_hprot_o_2_H362z4_AND_5881_o : STD_LOGIC; 
  signal cortexm0_u_logic_F872z4_M872z4_AND_6042_o1_29275 : STD_LOGIC; 
  signal cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o5_29276 : STD_LOGIC; 
  signal N318 : STD_LOGIC; 
  signal cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o8_29278 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z46_29279 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z45_29280 : STD_LOGIC; 
  signal cortexm0_u_logic_Pdbwx46_29281 : STD_LOGIC; 
  signal cortexm0_u_logic_C61wx42_29282 : STD_LOGIC; 
  signal N848 : STD_LOGIC; 
  signal N847 : STD_LOGIC; 
  signal N360 : STD_LOGIC; 
  signal cortexm0_u_logic_Otyvx43_29286 : STD_LOGIC; 
  signal N1539 : STD_LOGIC; 
  signal cortexm0_u_logic_Lf0wx41_29288 : STD_LOGIC; 
  signal N142 : STD_LOGIC; 
  signal N1229 : STD_LOGIC; 
  signal N445 : STD_LOGIC; 
  signal cortexm0_u_logic_Rhnvx41_29292 : STD_LOGIC; 
  signal cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o1_29293 : STD_LOGIC; 
  signal N824 : STD_LOGIC; 
  signal N363 : STD_LOGIC; 
  signal N526 : STD_LOGIC; 
  signal N364 : STD_LOGIC; 
  signal cortexm0_u_logic_Qhe2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vff2z4 : STD_LOGIC; 
  signal N381 : STD_LOGIC; 
  signal N647 : STD_LOGIC; 
  signal N1204 : STD_LOGIC; 
  signal N1205 : STD_LOGIC; 
  signal N600 : STD_LOGIC; 
  signal N601 : STD_LOGIC; 
  signal N761 : STD_LOGIC; 
  signal N391 : STD_LOGIC; 
  signal N770 : STD_LOGIC; 
  signal N968 : STD_LOGIC; 
  signal N769 : STD_LOGIC; 
  signal N1302 : STD_LOGIC; 
  signal N1543 : STD_LOGIC; 
  signal cortexm0_u_logic_K1wvx42_29313 : STD_LOGIC; 
  signal cortexm0_u_logic_R40wx46 : STD_LOGIC; 
  signal cortexm0_u_logic_D6yvx41_29315 : STD_LOGIC; 
  signal N606 : STD_LOGIC; 
  signal N1062 : STD_LOGIC; 
  signal cortexm0_u_logic_Ithvx42_29318 : STD_LOGIC; 
  signal cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ldhvx42_29320 : STD_LOGIC; 
  signal cortexm0_u_logic_Ldhvx41_29321 : STD_LOGIC; 
  signal N1030 : STD_LOGIC; 
  signal N136 : STD_LOGIC; 
  signal N1225 : STD_LOGIC; 
  signal cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o5_29325 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4161_29326 : STD_LOGIC; 
  signal cortexm0_u_logic_W21wx43_29327 : STD_LOGIC; 
  signal cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o1_29328 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4149_29329 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4146 : STD_LOGIC; 
  signal N1296 : STD_LOGIC; 
  signal cortexm0_u_logic_W21wx45_29332 : STD_LOGIC; 
  signal N1044 : STD_LOGIC; 
  signal N1045 : STD_LOGIC; 
  signal N1058 : STD_LOGIC; 
  signal N1032 : STD_LOGIC; 
  signal cortexm0_u_logic_Dy23z4_29337 : STD_LOGIC; 
  signal cortexm0_u_logic_SF28211_29338 : STD_LOGIC; 
  signal N654 : STD_LOGIC; 
  signal cortexm0_u_logic_Oa3wx44_29340 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o : STD_LOGIC; 
  signal N124 : STD_LOGIC; 
  signal cortexm0_u_logic_F6zvx41_29343 : STD_LOGIC; 
  signal N767 : STD_LOGIC; 
  signal N966 : STD_LOGIC; 
  signal N766 : STD_LOGIC; 
  signal cortexm0_u_logic_R40wx411_29347 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5468_o2_29348 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o8_29349 : STD_LOGIC; 
  signal cortexm0_u_logic_J00wx41_29350 : STD_LOGIC; 
  signal cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o2_29351 : STD_LOGIC; 
  signal cortexm0_u_logic_Hy0wx43_29352 : STD_LOGIC; 
  signal N544 : STD_LOGIC; 
  signal cortexm0_u_logic_O7zvx46_29354 : STD_LOGIC; 
  signal N1134 : STD_LOGIC; 
  signal N148 : STD_LOGIC; 
  signal cortexm0_u_logic_Cjhvx42_29357 : STD_LOGIC; 
  signal N764 : STD_LOGIC; 
  signal N400 : STD_LOGIC; 
  signal N758 : STD_LOGIC; 
  signal N1286 : STD_LOGIC; 
  signal cortexm0_u_logic_Q8zvx41_29362 : STD_LOGIC; 
  signal cortexm0_u_logic_Rtpvx46_29363 : STD_LOGIC; 
  signal cortexm0_u_logic_Rtpvx41_29364 : STD_LOGIC; 
  signal cortexm0_u_logic_L562z4_S562z4_AND_5885_o1_29365 : STD_LOGIC; 
  signal cortexm0_u_logic_Cgyvx41_29366 : STD_LOGIC; 
  signal N869 : STD_LOGIC; 
  signal N1465 : STD_LOGIC; 
  signal cortexm0_u_logic_Cgyvx44_29369 : STD_LOGIC; 
  signal cortexm0_u_logic_Rblwx44_29370 : STD_LOGIC; 
  signal N582 : STD_LOGIC; 
  signal N358 : STD_LOGIC; 
  signal N512 : STD_LOGIC; 
  signal cortexm0_u_logic_Bsawx4_Isawx4_AND_2023_o311_29374 : STD_LOGIC; 
  signal N160 : STD_LOGIC; 
  signal cortexm0_u_logic_Xcuwx44_29376 : STD_LOGIC; 
  signal cortexm0_u_logic_Mnvwx42_29377 : STD_LOGIC; 
  signal cortexm0_u_logic_Mnvwx41_29378 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N1038 : STD_LOGIC; 
  signal N500 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx45_29382 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx44_29383 : STD_LOGIC; 
  signal N1153 : STD_LOGIC; 
  signal cortexm0_u_logic_Wnt2z4_29385 : STD_LOGIC; 
  signal cortexm0_u_logic_O7zvx41_29386 : STD_LOGIC; 
  signal cortexm0_u_logic_SF28112_29387 : STD_LOGIC; 
  signal cortexm0_u_logic_SF28111_29388 : STD_LOGIC; 
  signal N1276 : STD_LOGIC; 
  signal cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o1_29390 : STD_LOGIC; 
  signal N1171 : STD_LOGIC; 
  signal N1168 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx48_29393 : STD_LOGIC; 
  signal N754 : STD_LOGIC; 
  signal cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o7_29395 : STD_LOGIC; 
  signal N1054 : STD_LOGIC; 
  signal N1304 : STD_LOGIC; 
  signal cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o2_29398 : STD_LOGIC; 
  signal N1284 : STD_LOGIC; 
  signal cortexm0_u_logic_A272z4_H272z4_AND_6016_o1_29400 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5468_o9_29401 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5468_o8_29402 : STD_LOGIC; 
  signal N130 : STD_LOGIC; 
  signal cortexm0_u_logic_Ox1wx4311_29404 : STD_LOGIC; 
  signal cortexm0_u_logic_U11wx41_29405 : STD_LOGIC; 
  signal cortexm0_u_logic_I113z4_29406 : STD_LOGIC; 
  signal cortexm0_u_logic_U11wx43_29407 : STD_LOGIC; 
  signal N162 : STD_LOGIC; 
  signal N1068 : STD_LOGIC; 
  signal cortexm0_u_logic_Jjhvx42_29410 : STD_LOGIC; 
  signal cortexm0_u_logic_Jjhvx41_29411 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx47_29412 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx46_29413 : STD_LOGIC; 
  signal cortexm0_u_logic_Y6i3z4_29414 : STD_LOGIC; 
  signal cortexm0_u_logic_Bk33z4_29415 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4127_29416 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4154_29417 : STD_LOGIC; 
  signal N502 : STD_LOGIC; 
  signal cortexm0_u_logic_Hc8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_In8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dq53z4_29421 : STD_LOGIC; 
  signal cortexm0_u_logic_N90wx42_29422 : STD_LOGIC; 
  signal cortexm0_u_logic_Yw0wx43_29423 : STD_LOGIC; 
  signal N1262 : STD_LOGIC; 
  signal cortexm0_u_logic_Rnovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Feqwx42_29426 : STD_LOGIC; 
  signal cortexm0_u_logic_Feqwx41_29427 : STD_LOGIC; 
  signal cortexm0_u_logic_N482z4_U482z4_AND_6172_o3_29428 : STD_LOGIC; 
  signal cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o2_29429 : STD_LOGIC; 
  signal N594 : STD_LOGIC; 
  signal N595 : STD_LOGIC; 
  signal N335 : STD_LOGIC; 
  signal N1274 : STD_LOGIC; 
  signal cortexm0_u_logic_Sfh2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4131_29435 : STD_LOGIC; 
  signal cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o6_29436 : STD_LOGIC; 
  signal cortexm0_u_logic_N90wx46_29437 : STD_LOGIC; 
  signal N961 : STD_LOGIC; 
  signal cortexm0_u_logic_Cqovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o8_29440 : STD_LOGIC; 
  signal cortexm0_u_logic_Z203z4_29441 : STD_LOGIC; 
  signal cortexm0_u_logic_Djzvx45_29442 : STD_LOGIC; 
  signal cortexm0_u_logic_Djzvx41_29443 : STD_LOGIC; 
  signal N1199 : STD_LOGIC; 
  signal cortexm0_u_logic_Pg1wx41_29445 : STD_LOGIC; 
  signal cortexm0_u_logic_Oir2z4_29446 : STD_LOGIC; 
  signal N1319 : STD_LOGIC; 
  signal N126 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4136_29449 : STD_LOGIC; 
  signal cortexm0_u_logic_K103z4_29450 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa0wx44_29451 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa0wx42_29452 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa0wx41_29453 : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx41_29454 : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx46 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyg3z4_29456 : STD_LOGIC; 
  signal N508 : STD_LOGIC; 
  signal cortexm0_u_logic_Djzvx47_29458 : STD_LOGIC; 
  signal cortexm0_u_logic_Djzvx46_29459 : STD_LOGIC; 
  signal cortexm0_u_logic_Ze1wx46_29460 : STD_LOGIC; 
  signal cortexm0_u_logic_Ze1wx47_29461 : STD_LOGIC; 
  signal cortexm0_u_logic_Nn0wx44_29462 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx42_29463 : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx414 : STD_LOGIC; 
  signal N528 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4137_29466 : STD_LOGIC; 
  signal cortexm0_u_logic_Do1wx4311_29467 : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5743_o3_29468 : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5743_o4_29469 : STD_LOGIC; 
  signal cortexm0_u_logic_Ia0wx4 : STD_LOGIC; 
  signal N310 : STD_LOGIC; 
  signal N333 : STD_LOGIC; 
  signal cortexm0_u_logic_Pdbwx42_29473 : STD_LOGIC; 
  signal cortexm0_u_logic_Skh3z4_29474 : STD_LOGIC; 
  signal cortexm0_u_logic_Pdbwx49_29475 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx47_29476 : STD_LOGIC; 
  signal cortexm0_u_logic_Ai9wx42_29477 : STD_LOGIC; 
  signal cortexm0_u_logic_Wo0wx42_29478 : STD_LOGIC; 
  signal N830 : STD_LOGIC; 
  signal N341 : STD_LOGIC; 
  signal N580 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx41_29482 : STD_LOGIC; 
  signal N548 : STD_LOGIC; 
  signal cortexm0_u_logic_Bjxwx43_29484 : STD_LOGIC; 
  signal N1042 : STD_LOGIC; 
  signal cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o2_29486 : STD_LOGIC; 
  signal N1185 : STD_LOGIC; 
  signal N990 : STD_LOGIC; 
  signal N1146 : STD_LOGIC; 
  signal cortexm0_u_logic_Ac8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cd8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bn8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_St0wx47_29493 : STD_LOGIC; 
  signal N1193 : STD_LOGIC; 
  signal N550 : STD_LOGIC; 
  signal N1159 : STD_LOGIC; 
  signal N976 : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5743_o2_29498 : STD_LOGIC; 
  signal cortexm0_u_logic_Wo0wx44_29499 : STD_LOGIC; 
  signal cortexm0_u_logic_Fq0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tjf3z4_29501 : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5743_o11_29502 : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx43_29503 : STD_LOGIC; 
  signal cortexm0_u_logic_Y1pvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_2_rt_17 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_3_rt_10 : STD_LOGIC; 
  signal ProtoComp927_CYINITGND_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_4_rt_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_14_rt_83 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_15_rt_82 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_13_rt_72 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_16_rt_66 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_10_rt_61 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_11_rt_60 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_9_rt_50 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_12_rt_44 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_6_rt_39 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_7_rt_38 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_5_rt_28 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_8_rt_22 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_18_rt_105 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_19_rt_104 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_17_rt_94 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_20_rt_88 : STD_LOGIC; 
  signal cortexm0_u_logic_Jwf3z4_rt_152 : STD_LOGIC; 
  signal cortexm0_u_logic_Dkx2z4_rt_151 : STD_LOGIC; 
  signal cortexm0_u_logic_Rix2z4_rt_141 : STD_LOGIC; 
  signal cortexm0_u_logic_Plx2z4_rt_135 : STD_LOGIC; 
  signal cortexm0_u_logic_S1cvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_C3cvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U8cvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_J7cvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_G7x2z4_rt_126 : STD_LOGIC; 
  signal cortexm0_u_logic_R8x2z4_rt_124 : STD_LOGIC; 
  signal cortexm0_u_logic_Cax2z4_rt_117 : STD_LOGIC; 
  signal ProtoComp930_CYINITGND_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Lrx2z4_rt_218 : STD_LOGIC; 
  signal cortexm0_u_logic_Xsx2z4_rt_217 : STD_LOGIC; 
  signal cortexm0_u_logic_Zpx2z4_rt_207 : STD_LOGIC; 
  signal cortexm0_u_logic_Jux2z4_rt_201 : STD_LOGIC; 
  signal cortexm0_u_logic_Zjq2z4_rt_174 : STD_LOGIC; 
  signal cortexm0_u_logic_B9g3z4_rt_173 : STD_LOGIC; 
  signal cortexm0_u_logic_Bnx2z4_rt_163 : STD_LOGIC; 
  signal cortexm0_u_logic_Foe3z4_rt_157 : STD_LOGIC; 
  signal cortexm0_u_logic_Kaf3z4_rt_196 : STD_LOGIC; 
  signal cortexm0_u_logic_Xyk2z4_rt_195 : STD_LOGIC; 
  signal cortexm0_u_logic_Nox2z4_rt_185 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16534_cy_23_cortexm0_u_logic_Zpx2z4_rt : STD_LOGIC; 
  signal cortexm0_u_logic_Qbcvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xfcvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bdcvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Sscvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ovcvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16585_cy_32_Q_316 : STD_LOGIC; 
  signal ProtoComp942_CYINITVCC_1 : STD_LOGIC; 
  signal cortexm0_u_logic_F2o2z4_rt_357 : STD_LOGIC; 
  signal clkm_BUFGP_IBUFG_557 : STD_LOGIC; 
  signal cortexm0_u_logic_hreset_n_inv_non_inverted : STD_LOGIC; 
  signal ProtoComp947_IINV_OUT : STD_LOGIC; 
  signal ahbmi_hrdata_2_IBUF_735 : STD_LOGIC; 
  signal ahbmi_hrdata_5_IBUF_744 : STD_LOGIC; 
  signal ahbmi_hrdata_7_IBUF_750 : STD_LOGIC; 
  signal ahbmi_hgrant_0_IBUF_726 : STD_LOGIC; 
  signal ahbmi_hrdata_6_IBUF_747 : STD_LOGIC; 
  signal ahbmi_hrdata_8_IBUF_753 : STD_LOGIC; 
  signal ahbmi_hrdata_0_IBUF_729 : STD_LOGIC; 
  signal ahbmi_hrdata_1_IBUF_732 : STD_LOGIC; 
  signal ahbmi_hrdata_3_IBUF_738 : STD_LOGIC; 
  signal ahbmi_hrdata_9_IBUF_756 : STD_LOGIC; 
  signal ahbmi_hrdata_4_IBUF_741 : STD_LOGIC; 
  signal ahbmi_hrdata_25_IBUF_1161 : STD_LOGIC; 
  signal ahbmi_hrdata_27_IBUF_1173 : STD_LOGIC; 
  signal ahbmi_hrdata_26_IBUF_1167 : STD_LOGIC; 
  signal ahbmi_hrdata_28_IBUF_1176 : STD_LOGIC; 
  signal ahbmi_hrdata_19_IBUF_1170 : STD_LOGIC; 
  signal ahbmi_hrdata_18_IBUF_1164 : STD_LOGIC; 
  signal ahbmi_hrdata_29_IBUF_1179 : STD_LOGIC; 
  signal ahbmi_hresp_1_IBUF_1113 : STD_LOGIC; 
  signal ahbmi_hrdata_10_IBUF_1116 : STD_LOGIC; 
  signal ahbmi_hrdata_11_IBUF_1119 : STD_LOGIC; 
  signal ahbmi_hrdata_12_IBUF_1122 : STD_LOGIC; 
  signal ahbmi_hrdata_13_IBUF_1128 : STD_LOGIC; 
  signal ahbmi_hrdata_20_IBUF_1125 : STD_LOGIC; 
  signal ahbmi_hrdata_21_IBUF_1131 : STD_LOGIC; 
  signal ahbmi_hrdata_14_IBUF_1134 : STD_LOGIC; 
  signal ahbmi_hrdata_16_IBUF_1152 : STD_LOGIC; 
  signal ahbmi_hrdata_31_IBUF_1149 : STD_LOGIC; 
  signal ahbmi_hrdata_30_IBUF_1140 : STD_LOGIC; 
  signal ahbmi_hrdata_22_IBUF_1137 : STD_LOGIC; 
  signal ahbmi_hrdata_23_IBUF_1146 : STD_LOGIC; 
  signal ahbmi_hrdata_24_IBUF_1155 : STD_LOGIC; 
  signal ahbmi_hrdata_15_IBUF_1143 : STD_LOGIC; 
  signal ahbmi_hrdata_17_IBUF_1158 : STD_LOGIC; 
  signal ahbmi_hready_IBUF_1246 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx4118_pack_13 : STD_LOGIC; 
  signal N1630 : STD_LOGIC; 
  signal N1629 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx44_1333 : STD_LOGIC; 
  signal LEDLIT_INV_LEDLITCLK : STD_LOGIC; 
  signal N1533 : STD_LOGIC; 
  signal cortexm0_u_logic_O3hwx4_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_Ynhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ormvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Nywvx4_pack_6 : STD_LOGIC; 
  signal cortexm0_u_logic_Unmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Iomvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tohvx4 : STD_LOGIC; 
  signal N566 : STD_LOGIC; 
  signal cortexm0_u_logic_X7mvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jqhvx4 : STD_LOGIC; 
  signal N1613 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx428_pack_5 : STD_LOGIC; 
  signal N1614 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx429_1763 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx417_1655 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx47_1680 : STD_LOGIC; 
  signal cortexm0_u_logic_Mcewx4_pack_5 : STD_LOGIC; 
  signal N1644 : STD_LOGIC; 
  signal N1643 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx44_2980 : STD_LOGIC; 
  signal N1640 : STD_LOGIC; 
  signal N1639 : STD_LOGIC; 
  signal cortexm0_u_logic_Oohwx4_pack_8 : STD_LOGIC; 
  signal cortexm0_u_logic_Ceswx4_Jeswx4_AND_3778_o : STD_LOGIC; 
  signal cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2591_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vfd3z4_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_V4ovx4_rt_2789 : STD_LOGIC; 
  signal cortexm0_u_logic_Dziwx4_pack_7 : STD_LOGIC; 
  signal N1646 : STD_LOGIC; 
  signal N1645 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx422_2843 : STD_LOGIC; 
  signal N1569 : STD_LOGIC; 
  signal cortexm0_u_logic_Qfsvx4_Mc9vx4_OR_920_o_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_Dziwx4_Lcpvx4_OR_863_o_pack_4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx431_2876 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx48_2871 : STD_LOGIC; 
  signal cortexm0_u_logic_A8yvx4_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4115_1981 : STD_LOGIC; 
  signal cortexm0_u_logic_H6mvx4 : STD_LOGIC; 
  signal N1503 : STD_LOGIC; 
  signal cortexm0_u_logic_Etmvx4_2067 : STD_LOGIC; 
  signal cortexm0_u_logic_H5nvx4_1830 : STD_LOGIC; 
  signal cortexm0_u_logic_Lqwvx4_Y99vx4_OR_865_o : STD_LOGIC; 
  signal cortexm0_u_logic_Z7nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Yanvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ranvx4_2025 : STD_LOGIC; 
  signal cortexm0_u_logic_Fohvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ophvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cqhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6667_o_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Mbnvx4 : STD_LOGIC; 
  signal N570 : STD_LOGIC; 
  signal cortexm0_u_logic_Slnvx4 : STD_LOGIC; 
  signal N1652 : STD_LOGIC; 
  signal N1651 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx415_1832 : STD_LOGIC; 
  signal N1493 : STD_LOGIC; 
  signal cortexm0_u_logic_Kpmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vrmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ypmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o_pack_6 : STD_LOGIC; 
  signal cortexm0_u_logic_Xsmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gnmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bomvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mqmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fqmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vcnvx4 : STD_LOGIC; 
  signal N574_pack_7 : STD_LOGIC; 
  signal cortexm0_u_logic_Hcnvx4 : STD_LOGIC; 
  signal N1581_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_Pxyvx4_M3ovx4_OR_624_o_pack_6 : STD_LOGIC; 
  signal cortexm0_u_logic_Tbnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_G8nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ajnvx4_2478 : STD_LOGIC; 
  signal N714 : STD_LOGIC; 
  signal cortexm0_u_logic_Dnhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1099_o_pack_5 : STD_LOGIC; 
  signal N110 : STD_LOGIC; 
  signal cortexm0_u_logic_O5nvx4_2506 : STD_LOGIC; 
  signal cortexm0_u_logic_N8nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Csmvx4 : STD_LOGIC; 
  signal N864_pack_6 : STD_LOGIC; 
  signal cortexm0_u_logic_Xdnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Nnmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Armvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tqmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_M4nvx4_3212 : STD_LOGIC; 
  signal cortexm0_u_logic_X6nvx4_3134 : STD_LOGIC; 
  signal N1541 : STD_LOGIC; 
  signal cortexm0_u_logic_L7nvx4_3168 : STD_LOGIC; 
  signal cortexm0_u_logic_J16wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_S7nvx4_3090 : STD_LOGIC; 
  signal cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_205_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx416_3264 : STD_LOGIC; 
  signal N995 : STD_LOGIC; 
  signal N1654 : STD_LOGIC; 
  signal N1653 : STD_LOGIC; 
  signal cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_837_o_pack_8 : STD_LOGIC; 
  signal N1628 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o15_3301 : STD_LOGIC; 
  signal N1627 : STD_LOGIC; 
  signal cortexm0_u_logic_Knhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U8nvx4 : STD_LOGIC; 
  signal N1383 : STD_LOGIC; 
  signal N1024 : STD_LOGIC; 
  signal N1384 : STD_LOGIC; 
  signal N1696 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzqvx4 : STD_LOGIC; 
  signal N1695 : STD_LOGIC; 
  signal N669 : STD_LOGIC; 
  signal N1347 : STD_LOGIC; 
  signal N1348 : STD_LOGIC; 
  signal cortexm0_u_logic_B9nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_P9nvx4_3428 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o14_3318 : STD_LOGIC; 
  signal N1602 : STD_LOGIC; 
  signal N1601 : STD_LOGIC; 
  signal cortexm0_u_logic_Danvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kanvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_I9nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zlnvx4 : STD_LOGIC; 
  signal N353 : STD_LOGIC; 
  signal cortexm0_u_logic_Q7mvx4_3572 : STD_LOGIC; 
  signal N1665 : STD_LOGIC; 
  signal N1666 : STD_LOGIC; 
  signal N450 : STD_LOGIC; 
  signal cortexm0_u_logic_D3nvx4 : STD_LOGIC; 
  signal N1686 : STD_LOGIC; 
  signal N1685 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o6_3636 : STD_LOGIC; 
  signal cortexm0_u_logic_S0nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_H3ivx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cknvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_L5wvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4641_o : STD_LOGIC; 
  signal cortexm0_u_logic_G1nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_L0nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx414_4123 : STD_LOGIC; 
  signal cortexm0_u_logic_X16wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lxwvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hjnvx4_4135 : STD_LOGIC; 
  signal cortexm0_u_logic_U9gvx4_Z6gvx4_OR_1161_o_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4xvx43_3942 : STD_LOGIC; 
  signal cortexm0_u_logic_Ipkwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vphvx4 : STD_LOGIC; 
  signal N1551_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_Aphvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hw52z4_Huqvx4_AND_5855_o : STD_LOGIC; 
  signal cortexm0_u_logic_I9nvx41_4307 : STD_LOGIC; 
  signal cortexm0_u_logic_Clewx4_pack_8 : STD_LOGIC; 
  signal cortexm0_u_logic_Ilpvx4_pack_9 : STD_LOGIC; 
  signal cortexm0_u_logic_Q6nvx4_4237 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx412_4216 : STD_LOGIC; 
  signal cortexm0_u_logic_Wmhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qqhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_T4nvx4_4262 : STD_LOGIC; 
  signal N1642 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx44_6625 : STD_LOGIC; 
  signal N1641 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx410_pack_10 : STD_LOGIC; 
  signal N1606 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx412_pack_11 : STD_LOGIC; 
  signal N1605 : STD_LOGIC; 
  signal cortexm0_u_logic_V6swx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Sznvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Z5pvx43_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Z5pvx44_6803 : STD_LOGIC; 
  signal cortexm0_u_logic_Tfxvx4_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Ohpvx4_pack_3 : STD_LOGIC; 
  signal N407 : STD_LOGIC; 
  signal cortexm0_u_logic_C6nvx4_6869 : STD_LOGIC; 
  signal cortexm0_u_logic_SF230_pack_2 : STD_LOGIC; 
  signal N1507 : STD_LOGIC; 
  signal cortexm0_u_logic_Jsmvx4 : STD_LOGIC; 
  signal HWDATA_5_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_Fbnvx4 : STD_LOGIC; 
  signal N1079_pack_6 : STD_LOGIC; 
  signal HWDATA_3_pack_1 : STD_LOGIC; 
  signal cortexm0_u_logic_Qsmvx4 : STD_LOGIC; 
  signal N688 : STD_LOGIC; 
  signal cortexm0_u_logic_Ushvx41_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_Mtqvx42_pack_10 : STD_LOGIC; 
  signal cortexm0_u_logic_Kanvx41_4451 : STD_LOGIC; 
  signal cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1466_o : STD_LOGIC; 
  signal cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4712_o_pack_10 : STD_LOGIC; 
  signal HWDATA_15_rt_4724 : STD_LOGIC; 
  signal cortexm0_u_logic_T7d3z4_4717 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx44_4777 : STD_LOGIC; 
  signal cortexm0_u_logic_Ohwvx4_pack_6 : STD_LOGIC; 
  signal cortexm0_u_logic_Jmrwx4_Epxvx4_OR_880_o_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Z0nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U1nvx4 : STD_LOGIC; 
  signal N1633 : STD_LOGIC; 
  signal cortexm0_u_logic_Tc7wx4_pack_4 : STD_LOGIC; 
  signal N1634 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx414_4734 : STD_LOGIC; 
  signal HWDATA_7_rt_4683 : STD_LOGIC; 
  signal cortexm0_u_logic_Bmb3z4_4678 : STD_LOGIC; 
  signal cortexm0_u_logic_J6nvx4_5092 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx45_5073 : STD_LOGIC; 
  signal cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o2_5125 : STD_LOGIC; 
  signal N1611 : STD_LOGIC; 
  signal N1612 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx41_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_P9fwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xviwx4_pack_4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ju5wx4_pack_5 : STD_LOGIC; 
  signal N122 : STD_LOGIC; 
  signal N1636 : STD_LOGIC; 
  signal cortexm0_u_logic_K6yvx48_4958 : STD_LOGIC; 
  signal N1635 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx411_4950 : STD_LOGIC; 
  signal cortexm0_u_logic_Pmhvx4 : STD_LOGIC; 
  signal N1336 : STD_LOGIC; 
  signal N1335 : STD_LOGIC; 
  signal N635_pack_4 : STD_LOGIC; 
  signal N1327 : STD_LOGIC; 
  signal N471 : STD_LOGIC; 
  signal N1328 : STD_LOGIC; 
  signal cortexm0_u_logic_Hq1wx4_Pxyvx4_OR_924_o_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_Xcovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jcw2z4_5163 : STD_LOGIC; 
  signal cortexm0_u_logic_Bpsvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Erhvx4 : STD_LOGIC; 
  signal N791 : STD_LOGIC; 
  signal cortexm0_u_logic_Qdnvx4_5132 : STD_LOGIC; 
  signal cortexm0_u_logic_Rpmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zmmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_F9owx4_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_J5vvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rbmvx4_5313 : STD_LOGIC; 
  signal cortexm0_u_logic_Ocnvx4_5449 : STD_LOGIC; 
  signal cortexm0_u_logic_U9mvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pamvx4 : STD_LOGIC; 
  signal N691 : STD_LOGIC; 
  signal N1437 : STD_LOGIC; 
  signal N1438 : STD_LOGIC; 
  signal cortexm0_u_logic_N1nvx4 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal cortexm0_u_logic_E7nvx4_5863 : STD_LOGIC; 
  signal cortexm0_u_logic_Jvxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ggswx42_5804 : STD_LOGIC; 
  signal N1589 : STD_LOGIC; 
  signal cortexm0_u_logic_U6wvx43_5881 : STD_LOGIC; 
  signal cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3812_o_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Uuewx4_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_Xp3wx4_pack_6 : STD_LOGIC; 
  signal N1495 : STD_LOGIC; 
  signal N1505_pack_4 : STD_LOGIC; 
  signal N1585_pack_5 : STD_LOGIC; 
  signal N439 : STD_LOGIC; 
  signal cortexm0_u_logic_Wpywx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mohvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfpvx43_pack_9 : STD_LOGIC; 
  signal cortexm0_u_logic_Hphvx4 : STD_LOGIC; 
  signal N1227_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_W9nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o2_6046 : STD_LOGIC; 
  signal cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4721_o : STD_LOGIC; 
  signal N411 : STD_LOGIC; 
  signal cortexm0_u_logic_V4ovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Acnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dpmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_E0nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_T5mvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx427 : STD_LOGIC; 
  signal cortexm0_u_logic_Bthvx43_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_T50wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cdnvx4_9312 : STD_LOGIC; 
  signal cortexm0_u_logic_Bmhvx4_9361 : STD_LOGIC; 
  signal N1690 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o25_6903 : STD_LOGIC; 
  signal N1689 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4wwx4_H3owx4_AND_4241_o_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_E5owx43_7035 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal N522 : STD_LOGIC; 
  signal N158_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_Llnvx4_6873 : STD_LOGIC; 
  signal cortexm0_u_logic_F5mvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx45_6913 : STD_LOGIC; 
  signal N1374 : STD_LOGIC; 
  signal N933_pack_6 : STD_LOGIC; 
  signal N1373 : STD_LOGIC; 
  signal HWDATA_7_pack_1 : STD_LOGIC; 
  signal N180 : STD_LOGIC; 
  signal cortexm0_u_logic_Rfpvx4_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4xvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_M66wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lrhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Sbxvx47_7623 : STD_LOGIC; 
  signal N1481_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_Sbxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Sjwvx4_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_Pyxvx4_pack_8 : STD_LOGIC; 
  signal cortexm0_u_logic_B2uvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qbpvx4_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_V5nvx4_7705 : STD_LOGIC; 
  signal cortexm0_u_logic_Lyhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jp3wx4_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_Vllvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vllvx42_pack_4 : STD_LOGIC; 
  signal cortexm0_u_logic_K22wx41_7912 : STD_LOGIC; 
  signal cortexm0_u_logic_K3nvx4 : STD_LOGIC; 
  signal HWDATA_16_pack_1 : STD_LOGIC; 
  signal cortexm0_u_logic_M5mvx4_8077 : STD_LOGIC; 
  signal HWDATA_12_pack_1 : STD_LOGIC; 
  signal N1648 : STD_LOGIC; 
  signal N1647 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx46_pack_9 : STD_LOGIC; 
  signal N1632 : STD_LOGIC; 
  signal N1631 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o23_pack_11 : STD_LOGIC; 
  signal cortexm0_u_logic_D2ovx4_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gvrwx4_pack_2 : STD_LOGIC; 
  signal N1637 : STD_LOGIC; 
  signal N1638 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx43_pack_9 : STD_LOGIC; 
  signal N1608 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx44_8397 : STD_LOGIC; 
  signal N1607 : STD_LOGIC; 
  signal cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o : STD_LOGIC; 
  signal N1424 : STD_LOGIC; 
  signal N1125 : STD_LOGIC; 
  signal N1423 : STD_LOGIC; 
  signal N462 : STD_LOGIC; 
  signal N1325 : STD_LOGIC; 
  signal N1326 : STD_LOGIC; 
  signal cortexm0_u_logic_Cxhvx4_8586 : STD_LOGIC; 
  signal N590_pack_5 : STD_LOGIC; 
  signal N1332 : STD_LOGIC; 
  signal cortexm0_u_logic_Imhvx4_8765 : STD_LOGIC; 
  signal N1445_pack_2 : STD_LOGIC; 
  signal N1513_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4110_8813 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx419_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_R3nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Y3nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_I2nvx4 : STD_LOGIC; 
  signal N1376 : STD_LOGIC; 
  signal N1375 : STD_LOGIC; 
  signal cortexm0_u_logic_Mczwx4 : STD_LOGIC; 
  signal N1382 : STD_LOGIC; 
  signal N1381 : STD_LOGIC; 
  signal N1020 : STD_LOGIC; 
  signal N1663 : STD_LOGIC; 
  signal N1664 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o5_8894 : STD_LOGIC; 
  signal N891_pack_8 : STD_LOGIC; 
  signal N1371 : STD_LOGIC; 
  signal N1372 : STD_LOGIC; 
  signal cortexm0_u_logic_H6zwx4 : STD_LOGIC; 
  signal N1323 : STD_LOGIC; 
  signal N1324 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o11_8847 : STD_LOGIC; 
  signal N1670 : STD_LOGIC; 
  signal N1669 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o13_8943 : STD_LOGIC; 
  signal N1362 : STD_LOGIC; 
  signal N1361 : STD_LOGIC; 
  signal cortexm0_u_logic_T5zwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rnhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_R3mwx4_9535 : STD_LOGIC; 
  signal N1575 : STD_LOGIC; 
  signal cortexm0_u_logic_Aeywx4_L9hvx4_AND_4488_o_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Pomvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Wfhvx4_9914 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx412_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_Wamvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Nlhvx4_9671 : STD_LOGIC; 
  signal cortexm0_u_logic_L8mvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_I3mvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_W2nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx4 : STD_LOGIC; 
  signal N1599 : STD_LOGIC; 
  signal N1600 : STD_LOGIC; 
  signal cortexm0_u_logic_Xzavx42_10162 : STD_LOGIC; 
  signal cortexm0_u_logic_Bthvx42_9964 : STD_LOGIC; 
  signal cortexm0_u_logic_Xzavx43_pack_5 : STD_LOGIC; 
  signal N1338 : STD_LOGIC; 
  signal cortexm0_u_logic_Gakwx4_pack_4 : STD_LOGIC; 
  signal N638_pack_5 : STD_LOGIC; 
  signal N1337 : STD_LOGIC; 
  signal cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_Hrmvx4 : STD_LOGIC; 
  signal N422 : STD_LOGIC; 
  signal N1235 : STD_LOGIC; 
  signal cortexm0_u_logic_U5qvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Nfnvx4 : STD_LOGIC; 
  signal N1128 : STD_LOGIC; 
  signal N1425 : STD_LOGIC; 
  signal cortexm0_u_logic_Womvx4 : STD_LOGIC; 
  signal N1426 : STD_LOGIC; 
  signal N1428 : STD_LOGIC; 
  signal N1427 : STD_LOGIC; 
  signal cortexm0_u_logic_P12wx47_10238 : STD_LOGIC; 
  signal cortexm0_u_logic_Zrvvx4_L4xvx4_AND_886_o_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o9_10721 : STD_LOGIC; 
  signal cortexm0_u_logic_SF2361_pack_4 : STD_LOGIC; 
  signal N1667 : STD_LOGIC; 
  signal N1668 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o7_10509 : STD_LOGIC; 
  signal N885 : STD_LOGIC; 
  signal N1367 : STD_LOGIC; 
  signal N1368 : STD_LOGIC; 
  signal N1351 : STD_LOGIC; 
  signal N702_pack_7 : STD_LOGIC; 
  signal N1352 : STD_LOGIC; 
  signal N639 : STD_LOGIC; 
  signal N1370 : STD_LOGIC; 
  signal N890 : STD_LOGIC; 
  signal N1369 : STD_LOGIC; 
  signal cortexm0_u_logic_Dghvx4_10684 : STD_LOGIC; 
  signal cortexm0_u_logic_P2nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_K7pwx4_pack_3 : STD_LOGIC; 
  signal N524 : STD_LOGIC; 
  signal cortexm0_u_logic_Bthvx4 : STD_LOGIC; 
  signal N1443_pack_7 : STD_LOGIC; 
  signal cortexm0_u_logic_W3mvx4_11325 : STD_LOGIC; 
  signal cortexm0_u_logic_Kghvx4 : STD_LOGIC; 
  signal ahbbridge_ahbmaster_comb_v_active : STD_LOGIC; 
  signal ahbbridge_ahbmaster_comb_v_retry : STD_LOGIC; 
  signal ahbbridge_ahbmaster_r_active_1_pack_11 : STD_LOGIC; 
  signal ahbbridge_ahbmaster_comb_v_grant : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx4 : STD_LOGIC; 
  signal N425_pack_7 : STD_LOGIC; 
  signal cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o4_11556 : STD_LOGIC; 
  signal N1594 : STD_LOGIC; 
  signal N1593 : STD_LOGIC; 
  signal cortexm0_u_logic_Toc2z4_Apc2z4_AND_6760_o3_11380 : STD_LOGIC; 
  signal cortexm0_u_logic_Xwawx46_11427 : STD_LOGIC; 
  signal N1675 : STD_LOGIC; 
  signal cortexm0_u_logic_Ushvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tbuvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_B2nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1083_o : STD_LOGIC; 
  signal cortexm0_u_logic_M5tvx4_pack_8 : STD_LOGIC; 
  signal cortexm0_u_logic_B3mvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dp7wx4_pack_4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx47_12110 : STD_LOGIC; 
  signal N1626 : STD_LOGIC; 
  signal N1625 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_C68wx4_Z6gvx4_AND_1776_o_pack_6 : STD_LOGIC; 
  signal cortexm0_u_logic_O3ivx4_12344 : STD_LOGIC; 
  signal cortexm0_u_logic_Ojnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_D3uvx4_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o1_12394 : STD_LOGIC; 
  signal cortexm0_u_logic_Fwj2z4_12439 : STD_LOGIC; 
  signal cortexm0_u_logic_Qppvx4_rt_12434 : STD_LOGIC; 
  signal cortexm0_u_logic_N5qvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fmqvx4 : STD_LOGIC; 
  signal N1359 : STD_LOGIC; 
  signal N800 : STD_LOGIC; 
  signal N1360 : STD_LOGIC; 
  signal cortexm0_u_logic_Glhvx4_12774 : STD_LOGIC; 
  signal N1105_pack_8 : STD_LOGIC; 
  signal N1418 : STD_LOGIC; 
  signal N1417 : STD_LOGIC; 
  signal cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_pack_3 : STD_LOGIC; 
  signal N1616 : STD_LOGIC; 
  signal cortexm0_u_logic_Qr42z4_pack_14 : STD_LOGIC; 
  signal N1615 : STD_LOGIC; 
  signal cortexm0_u_logic_P37wx42_12945 : STD_LOGIC; 
  signal cortexm0_u_logic_Nv6wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzbwx42_12978 : STD_LOGIC; 
  signal cortexm0_u_logic_P3mvx4_12968 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzbwx41_pack_4 : STD_LOGIC; 
  signal N1357 : STD_LOGIC; 
  signal N1358 : STD_LOGIC; 
  signal N799 : STD_LOGIC; 
  signal N1435 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce0wx41_12885 : STD_LOGIC; 
  signal N1436 : STD_LOGIC; 
  signal cortexm0_u_logic_H6tvx4_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_O76wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Q2q2z4_13307 : STD_LOGIC; 
  signal cortexm0_u_logic_M41wx4_rt_13306 : STD_LOGIC; 
  signal N1603 : STD_LOGIC; 
  signal cortexm0_u_logic_Otyvx42_13503 : STD_LOGIC; 
  signal N1604 : STD_LOGIC; 
  signal N1598 : STD_LOGIC; 
  signal N1597 : STD_LOGIC; 
  signal cortexm0_u_logic_C192z4_J192z4_AND_6303_o3_13542 : STD_LOGIC; 
  signal N1678 : STD_LOGIC; 
  signal N1677 : STD_LOGIC; 
  signal cortexm0_u_logic_Z62wx43_13647 : STD_LOGIC; 
  signal N805 : STD_LOGIC; 
  signal N1380 : STD_LOGIC; 
  signal N1017 : STD_LOGIC; 
  signal N1379 : STD_LOGIC; 
  signal cortexm0_u_logic_Kdyvx4 : STD_LOGIC; 
  signal N1349 : STD_LOGIC; 
  signal N684 : STD_LOGIC; 
  signal N1350 : STD_LOGIC; 
  signal N913 : STD_LOGIC; 
  signal N1433 : STD_LOGIC; 
  signal N1434 : STD_LOGIC; 
  signal N1386 : STD_LOGIC; 
  signal N428_pack_7 : STD_LOGIC; 
  signal N1028 : STD_LOGIC; 
  signal N1385 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx420_14044 : STD_LOGIC; 
  signal cortexm0_u_logic_Eqpvx4 : STD_LOGIC; 
  signal N1026_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx43_pack_11 : STD_LOGIC; 
  signal cortexm0_u_logic_Npyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xt6wx42_14528 : STD_LOGIC; 
  signal cortexm0_u_logic_Ddyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pu1wx4_inv : STD_LOGIC; 
  signal cortexm0_u_logic_Qqbvx4 : STD_LOGIC; 
  signal ProtoComp2363_CYINITGND_0 : STD_LOGIC; 
  signal N1624 : STD_LOGIC; 
  signal N1623 : STD_LOGIC; 
  signal cortexm0_u_logic_Fjswx4_pack_7 : STD_LOGIC; 
  signal cortexm0_u_logic_Uubvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pn1wx4_rt_19605 : STD_LOGIC; 
  signal N1208 : STD_LOGIC; 
  signal cortexm0_u_logic_Kxkwx4_rt_19671 : STD_LOGIC; 
  signal cortexm0_u_logic_Ggswx4_rt_19645 : STD_LOGIC; 
  signal cortexm0_u_logic_Gehvx4 : STD_LOGIC; 
  signal HWDATA_8_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfpvx4 : STD_LOGIC; 
  signal N1660 : STD_LOGIC; 
  signal N1659 : STD_LOGIC; 
  signal N514 : STD_LOGIC; 
  signal cortexm0_u_logic_Ko1wx4 : STD_LOGIC; 
  signal N1655 : STD_LOGIC; 
  signal N1656 : STD_LOGIC; 
  signal cortexm0_u_logic_Ylbwx43_14908 : STD_LOGIC; 
  signal cortexm0_u_logic_Cawwx4 : STD_LOGIC; 
  signal N1691 : STD_LOGIC; 
  signal N1378 : STD_LOGIC; 
  signal N1377 : STD_LOGIC; 
  signal N1015_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o4_15203 : STD_LOGIC; 
  signal cortexm0_u_logic_Mhhvx4_15330 : STD_LOGIC; 
  signal N1609 : STD_LOGIC; 
  signal cortexm0_u_logic_Cztvx4_15318 : STD_LOGIC; 
  signal N1610 : STD_LOGIC; 
  signal N797 : STD_LOGIC; 
  signal N60_pack_7 : STD_LOGIC; 
  signal N1620 : STD_LOGIC; 
  signal cortexm0_u_logic_Nd3wx46_15356 : STD_LOGIC; 
  signal N1619 : STD_LOGIC; 
  signal N615 : STD_LOGIC; 
  signal N1388 : STD_LOGIC; 
  signal N1050 : STD_LOGIC; 
  signal cortexm0_u_logic_Zhyvx41_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Ydyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4312_o_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_A5nvx4_15584 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Agbwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Yafwx41_15955 : STD_LOGIC; 
  signal cortexm0_u_logic_D4mvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zkhvx4_15864 : STD_LOGIC; 
  signal N1421 : STD_LOGIC; 
  signal N1422 : STD_LOGIC; 
  signal N1111 : STD_LOGIC; 
  signal cortexm0_u_logic_Wzpvx41_16029 : STD_LOGIC; 
  signal N1420 : STD_LOGIC; 
  signal cortexm0_u_logic_Ekhvx4_16149 : STD_LOGIC; 
  signal N1108_pack_8 : STD_LOGIC; 
  signal N1419 : STD_LOGIC; 
  signal N1618 : STD_LOGIC; 
  signal N1617 : STD_LOGIC; 
  signal cortexm0_u_logic_Kxkwx42_15983 : STD_LOGIC; 
  signal N405 : STD_LOGIC; 
  signal N1110_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_Ulhvx4_16198 : STD_LOGIC; 
  signal cortexm0_u_logic_Vfyvx4 : STD_LOGIC; 
  signal N793 : STD_LOGIC; 
  signal cortexm0_u_logic_Cb3wx4 : STD_LOGIC; 
  signal N1346 : STD_LOGIC; 
  signal N666_pack_8 : STD_LOGIC; 
  signal N1345 : STD_LOGIC; 
  signal N250 : STD_LOGIC; 
  signal cortexm0_u_logic_Meyvx4 : STD_LOGIC; 
  signal N1329 : STD_LOGIC; 
  signal N1330 : STD_LOGIC; 
  signal N476 : STD_LOGIC; 
  signal cortexm0_u_logic_Thhvx4_16452 : STD_LOGIC; 
  signal cortexm0_u_logic_Duhvx4_16491 : STD_LOGIC; 
  signal N752 : STD_LOGIC; 
  signal ahbbridge_statemachine_curstate_FSM_FFd1_In : STD_LOGIC; 
  signal N992_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Edhvx4 : STD_LOGIC; 
  signal ahbbridge_statemachine_curstate_FSM_FFd2_In_16565 : STD_LOGIC; 
  signal N739 : STD_LOGIC; 
  signal cortexm0_u_logic_Skhvx4_16874 : STD_LOGIC; 
  signal cortexm0_u_logic_Nmnvx4 : STD_LOGIC; 
  signal N1539_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Velvx4_17121 : STD_LOGIC; 
  signal N1682 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5468_o7_17323 : STD_LOGIC; 
  signal N1681 : STD_LOGIC; 
  signal N1687 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5468_o11_17359 : STD_LOGIC; 
  signal N1688 : STD_LOGIC; 
  signal cortexm0_u_logic_Rhnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bfhvx4_17393 : STD_LOGIC; 
  signal cortexm0_u_logic_Lkhvx4_17412 : STD_LOGIC; 
  signal cortexm0_u_logic_Xjhvx4_17575 : STD_LOGIC; 
  signal N609 : STD_LOGIC; 
  signal cortexm0_u_logic_Xcuwx43_17606 : STD_LOGIC; 
  signal N1662 : STD_LOGIC; 
  signal N1661 : STD_LOGIC; 
  signal cortexm0_u_logic_Sdhvx4_17490 : STD_LOGIC; 
  signal N647_pack_9 : STD_LOGIC; 
  signal N1341 : STD_LOGIC; 
  signal N1342 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_I0d2z4_4_17445 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_I0d2z4_3_17437 : STD_LOGIC; 
  signal cortexm0_u_logic_I0d2z4 : STD_LOGIC; 
  signal N1353 : STD_LOGIC; 
  signal N761_pack_10 : STD_LOGIC; 
  signal cortexm0_u_logic_Hihvx4_17667 : STD_LOGIC; 
  signal N1354 : STD_LOGIC; 
  signal cortexm0_u_logic_Tvhvx4_17754 : STD_LOGIC; 
  signal N1543_pack_7 : STD_LOGIC; 
  signal cortexm0_u_logic_Ithvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_F4nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Yhnvx4_18281 : STD_LOGIC; 
  signal cortexm0_u_logic_S9zvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Nehvx4_18049 : STD_LOGIC; 
  signal N606_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_Ldhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ldhvx42_pack_6 : STD_LOGIC; 
  signal cortexm0_u_logic_Yghvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ibrwx4 : STD_LOGIC; 
  signal N1211 : STD_LOGIC; 
  signal cortexm0_u_logic_Rafwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_A2iwx4_18571 : STD_LOGIC; 
  signal cortexm0_u_logic_Qjhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qjhvx42_pack_1 : STD_LOGIC; 
  signal N1391 : STD_LOGIC; 
  signal N1058_pack_2 : STD_LOGIC; 
  signal N1432 : STD_LOGIC; 
  signal N1431 : STD_LOGIC; 
  signal cortexm0_u_logic_SF2821 : STD_LOGIC; 
  signal cortexm0_u_logic_Iv0wx4_rt_18783 : STD_LOGIC; 
  signal cortexm0_u_logic_Td33z4_18782 : STD_LOGIC; 
  signal cortexm0_u_logic_Elnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qknvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xknvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Nd3wx44_18772 : STD_LOGIC; 
  signal N1344 : STD_LOGIC; 
  signal N653 : STD_LOGIC; 
  signal N1343 : STD_LOGIC; 
  signal cortexm0_u_logic_T9v2z4_18953 : STD_LOGIC; 
  signal cortexm0_u_logic_C00wx4_rt_18948 : STD_LOGIC; 
  signal N1511 : STD_LOGIC; 
  signal cortexm0_u_logic_Khnvx4_18851 : STD_LOGIC; 
  signal N837 : STD_LOGIC; 
  signal cortexm0_u_logic_Zdhvx4_18824 : STD_LOGIC; 
  signal cortexm0_u_logic_Wthvx4_18927 : STD_LOGIC; 
  signal cortexm0_u_logic_Otyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Feyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jknvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Oihvx4_19858 : STD_LOGIC; 
  signal N1356 : STD_LOGIC; 
  signal N1355 : STD_LOGIC; 
  signal N764_pack_10 : STD_LOGIC; 
  signal cortexm0_u_logic_Cjhvx4 : STD_LOGIC; 
  signal N1596 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx411_19865 : STD_LOGIC; 
  signal N1595 : STD_LOGIC; 
  signal N597 : STD_LOGIC; 
  signal N1694 : STD_LOGIC; 
  signal cortexm0_u_logic_G4qwx4 : STD_LOGIC; 
  signal N1693 : STD_LOGIC; 
  signal cortexm0_u_logic_Ancvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rblwx4_rt_19687 : STD_LOGIC; 
  signal cortexm0_u_logic_Rblwx44_pack_1 : STD_LOGIC; 
  signal cortexm0_u_logic_Uehvx4_20178 : STD_LOGIC; 
  signal N1465_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Rtpvx45_20468 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx48_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_25_rt_20805 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_26_rt_20804 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_27_rt_20798 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_28_rt_20787 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_21_rt_20778 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_22_rt_20777 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_23_rt_20771 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_24_rt_20760 : STD_LOGIC; 
  signal N1649 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx47_20685 : STD_LOGIC; 
  signal N1650 : STD_LOGIC; 
  signal cortexm0_u_logic_Ql13z4_pack_1 : STD_LOGIC; 
  signal cortexm0_u_logic_Cfzvx4_rt_20854 : STD_LOGIC; 
  signal cortexm0_u_logic_Vihvx4 : STD_LOGIC; 
  signal N1389 : STD_LOGIC; 
  signal N1054_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_R293z4_21008 : STD_LOGIC; 
  signal cortexm0_u_logic_Rqzvx4_rt_21003 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_29_rt_20832 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_30_rt_20831 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_31_rt_20825 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_32_rt_20814 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16585_cy_32_rt_20840 : STD_LOGIC; 
  signal cortexm0_u_logic_K4mvx4_21176 : STD_LOGIC; 
  signal cortexm0_u_logic_Pgnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jjhvx42_pack_4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jjhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ze1wx45_21555 : STD_LOGIC; 
  signal N1671 : STD_LOGIC; 
  signal N1672 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal cortexm0_u_logic_Mekvx4_21602 : STD_LOGIC; 
  signal cortexm0_u_logic_Dmivx4_21619 : STD_LOGIC; 
  signal N510 : STD_LOGIC; 
  signal N1658 : STD_LOGIC; 
  signal N1657 : STD_LOGIC; 
  signal cortexm0_u_logic_Ohivx4 : STD_LOGIC; 
  signal cortexm0_u_logic_C1lvx4 : STD_LOGIC; 
  signal N1683 : STD_LOGIC; 
  signal cortexm0_u_logic_N482z4_U482z4_AND_6172_o : STD_LOGIC; 
  signal N1684 : STD_LOGIC; 
  signal N595_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Aihvx4_22000 : STD_LOGIC; 
  signal cortexm0_u_logic_J70wx4_rt_22449 : STD_LOGIC; 
  signal cortexm0_u_logic_M3u2z4_22446 : STD_LOGIC; 
  signal cortexm0_u_logic_L4jvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_A272z4_H272z4_AND_6016_o111 : STD_LOGIC; 
  signal cortexm0_u_logic_Bjkvx4_22634 : STD_LOGIC; 
  signal cortexm0_u_logic_Wzivx4 : STD_LOGIC; 
  signal N783 : STD_LOGIC; 
  signal cortexm0_u_logic_Qnkvx4_22651 : STD_LOGIC; 
  signal N1366 : STD_LOGIC; 
  signal N845_pack_8 : STD_LOGIC; 
  signal N1365 : STD_LOGIC; 
  signal N1621 : STD_LOGIC; 
  signal N1300 : STD_LOGIC; 
  signal N1622 : STD_LOGIC; 
  signal cortexm0_u_logic_K8ivx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pap2z4_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_Xl0wx4_rt_23076 : STD_LOGIC; 
  signal N1679 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx414 : STD_LOGIC; 
  signal N1680 : STD_LOGIC; 
  signal N1673 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx417_23514 : STD_LOGIC; 
  signal N1674 : STD_LOGIC; 
  signal cortexm0_u_logic_Uhzvx4_rt_23327 : STD_LOGIC; 
  signal cortexm0_u_logic_K2k2z4_23322 : STD_LOGIC; 
  signal cortexm0_u_logic_Rdyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Eijvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_V4d3z4_rt_23727 : STD_LOGIC; 
  signal cortexm0_u_logic_Ufx2z4_rt_23726 : STD_LOGIC; 
  signal cortexm0_u_logic_Gmd3z4_rt_23720 : STD_LOGIC; 
  signal cortexm0_u_logic_Fhx2z4_rt_23709 : STD_LOGIC; 
  signal cortexm0_u_logic_Pwg3z4_cortexm0_u_logic_Cax2z4_rt_23700 : STD_LOGIC; 
  signal cortexm0_u_logic_Jex2z4_rt_23692 : STD_LOGIC; 
  signal cortexm0_u_logic_Nbx2z4_rt_23682 : STD_LOGIC; 
  signal cortexm0_u_logic_Ycx2z4_rt_23677 : STD_LOGIC; 
  signal cortexm0_u_logic_Md93z4_cortexm0_u_logic_G7x2z4_rt_23668 : STD_LOGIC; 
  signal cortexm0_u_logic_J4x2z4_rt_23664 : STD_LOGIC; 
  signal ProtoComp2522_CYINITGND_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Md93z4_cortexm0_u_logic_R8x2z4_rt_23658 : STD_LOGIC; 
  signal cortexm0_u_logic_Tme3z4_rt_23754 : STD_LOGIC; 
  signal cortexm0_u_logic_Wrg3z4_cortexm0_u_logic_Rix2z4_rt_23753 : STD_LOGIC; 
  signal cortexm0_u_logic_Wrg3z4_cortexm0_u_logic_Jwf3z4_rt_23747 : STD_LOGIC; 
  signal cortexm0_u_logic_Wrg3z4_cortexm0_u_logic_Dkx2z4_rt_23736 : STD_LOGIC; 
  signal N1364 : STD_LOGIC; 
  signal N1363 : STD_LOGIC; 
  signal N843 : STD_LOGIC; 
  signal cortexm0_u_logic_Pdjvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Omk2z4_rt_23826 : STD_LOGIC; 
  signal cortexm0_u_logic_J0l2z4_rt_23824 : STD_LOGIC; 
  signal cortexm0_u_logic_Vvx2z4_rt_23814 : STD_LOGIC; 
  signal cortexm0_u_logic_Hqg3z4_cortexm0_u_logic_Plx2z4_rt_23781 : STD_LOGIC; 
  signal cortexm0_u_logic_Hqg3z4_cortexm0_u_logic_Bnx2z4_rt_23780 : STD_LOGIC; 
  signal cortexm0_u_logic_Hqg3z4_cortexm0_u_logic_Zjq2z4_rt_23774 : STD_LOGIC; 
  signal cortexm0_u_logic_Hqg3z4_cortexm0_u_logic_B9g3z4_rt_23763 : STD_LOGIC; 
  signal cortexm0_u_logic_O5k2z4_cortexm0_u_logic_Foe3z4_rt_23808 : STD_LOGIC; 
  signal cortexm0_u_logic_O5k2z4_cortexm0_u_logic_Nox2z4_rt_23807 : STD_LOGIC; 
  signal cortexm0_u_logic_O5k2z4_cortexm0_u_logic_Kaf3z4_rt_23801 : STD_LOGIC; 
  signal cortexm0_u_logic_O5k2z4_cortexm0_u_logic_Xyk2z4_rt_23790 : STD_LOGIC; 
  signal cortexm0_u_logic_Hvivx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Q6u2z4_cortexm0_u_logic_Nbx2z4_rt_24280 : STD_LOGIC; 
  signal cortexm0_u_logic_Q6u2z4_cortexm0_u_logic_Ycx2z4_rt_24279 : STD_LOGIC; 
  signal cortexm0_u_logic_Q6u2z4_cortexm0_u_logic_Jex2z4_rt_24273 : STD_LOGIC; 
  signal cortexm0_u_logic_Q6u2z4_cortexm0_u_logic_V4d3z4_rt_24262 : STD_LOGIC; 
  signal cortexm0_u_logic_Zjg3z4_cortexm0_u_logic_Omk2z4_rt_24355 : STD_LOGIC; 
  signal cortexm0_u_logic_Zjg3z4_cortexm0_u_logic_J0l2z4_rt_24350 : STD_LOGIC; 
  signal cortexm0_u_logic_Psn2z4_cortexm0_u_logic_Ufx2z4_rt_24307 : STD_LOGIC; 
  signal cortexm0_u_logic_Psn2z4_cortexm0_u_logic_Gmd3z4_rt_24306 : STD_LOGIC; 
  signal cortexm0_u_logic_Psn2z4_cortexm0_u_logic_Fhx2z4_rt_24300 : STD_LOGIC; 
  signal cortexm0_u_logic_Psn2z4_cortexm0_u_logic_Tme3z4_rt_24289 : STD_LOGIC; 
  signal N786 : STD_LOGIC; 
  signal cortexm0_u_logic_Orj2z4_cortexm0_u_logic_Lrx2z4_rt : STD_LOGIC; 
  signal cortexm0_u_logic_Orj2z4_cortexm0_u_logic_Xsx2z4_rt : STD_LOGIC; 
  signal cortexm0_u_logic_Orj2z4_cortexm0_u_logic_Jux2z4_rt : STD_LOGIC; 
  signal cortexm0_u_logic_Orj2z4_cortexm0_u_logic_Vvx2z4_rt_24316 : STD_LOGIC; 
  signal N1308 : STD_LOGIC; 
  signal cortexm0_u_logic_Ac8wx4_pack_4 : STD_LOGIC; 
  signal cortexm0_u_logic_M0kvx4 : STD_LOGIC; 
  signal N393 : STD_LOGIC; 
  signal cortexm0_u_logic_Q9kvx4 : STD_LOGIC; 
  signal N1429 : STD_LOGIC; 
  signal N1430 : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5743_o1_24796 : STD_LOGIC; 
  signal cortexm0_u_logic_Djzvx42_24785 : STD_LOGIC; 
  signal cortexm0_u_logic_A9jvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zcivx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Irjvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fskvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xvjvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vjnvx4_24865 : STD_LOGIC; 
  signal cortexm0_u_logic_B5kvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_R5lvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tmjvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Galvx4 : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_Pri3z4_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_12_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_12_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_16_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_16_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_20_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_32_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_32_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_10_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_20_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_9_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_12_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hsize_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwrite_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_8_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_11_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_7_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hsize_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_27_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_19_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_28_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_htrans_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_21_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_23_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_18_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_14_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_25_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_24_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_13_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_22_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_16_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_30_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_17_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_29_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_31_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_15_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_26_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_cm0_led_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_23_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_31_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_12_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_13_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_11_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_22_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_20_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_21_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_10_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_30_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_15_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_14_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_26_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_27_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_25_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_19_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_16_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_24_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_17_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_7_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_18_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_8_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_28_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_9_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_29_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_LEDLIT_CLK : STD_LOGIC; 
  signal NlwBufferSignal_LEDLIT_IN : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hbusreq_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_clkm_BUFGP_BUFG_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Itw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z8b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z2h3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O0o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sow2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I6w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B1a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B1a3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mfw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lhd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lhd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vfd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fed3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fed3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uyv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F2o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dvy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I3y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F0y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jhy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ahw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ckw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Urw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gtp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T1y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_P2a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_P2a3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Iua3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rsa3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qxa3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C4b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ddi3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X9n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X9n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jpa3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zva3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_She3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bjd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bjd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dwl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kyi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lbn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ufy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qem2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Byw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pty2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fey2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gza3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Thm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aze3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M5f3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ogo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Taa3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Taa3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H9i2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xly2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Viy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rxl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R0t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R0t2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mww2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bdm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qcy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M9y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bby2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_W4y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K6y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nbm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Adt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Adt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U7w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Oar2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dpc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qfc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hub3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pxb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gji2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gha3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gha3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ztc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gxk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_N7c3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bec3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uic3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U2x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Oiw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Enw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y6t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lny2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ydw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qzw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hyy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nqy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mbt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mbt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_W0b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ieh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mka3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mka3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Owq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L8m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wia3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wia3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M2b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pcd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pcd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J9d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J9d3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zad3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zad3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T7d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ylc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ipb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fhc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Usl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Usl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bmb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Axm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Axm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xdb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xdb3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zoy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F1x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jcw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vaw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yzi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K7g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uei3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V3o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Trq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uaj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R1w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mis2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mis2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z4l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z4l2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S5b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S5b3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aqp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aqp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q6l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q6l2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J7b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J7b3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jkc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jky2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gqw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qlw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cma3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cma3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Grl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Grl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y7y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y9t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X0c3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pab3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pab3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tib3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tib3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qfa3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qfa3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vgs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vgs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G8n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G8n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H8l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H8l2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uqi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uqi2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ara3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G0w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F4c3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mcc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wbk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wxp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L8t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G7x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gcb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gcb3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ble3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qml2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qml2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xyn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T5g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qdj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ch03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ch03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U5x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gf63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gf63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ipm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ipm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I1h3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lns2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lns2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cps2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cps2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kkb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kkb3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Svs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Svs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B2i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U5a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U5a3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rym2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T8f3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zcn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G9w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vac3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uup2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bsy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wai2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S4w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U4z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tna3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tna3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wqm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wqm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wuq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D4g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lul2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D4a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D4a3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jca3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jca3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gdo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gdo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y9l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hzj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uls2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uls2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C9a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L7a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L7a3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sgj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tqs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tqs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jxs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jxs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bus2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bus2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Azs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Azs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Emi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Otr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Otr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fn23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fn23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qz43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qz43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fcj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J4x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bge3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ikz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ikz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Po73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Po73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vve3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tqc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jsc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kss2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kss2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qa43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qa43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H133z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H133z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rtz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rtz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hq33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hq33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xuw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pet2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S3i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ow33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ow33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rvv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rvv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dks2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dks2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K9z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tdp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cax2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cam2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K1z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lee3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Npk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mvm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mvm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yg23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yg23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ark2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ark2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wd13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wd13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ii73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ii73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dhb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rr83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rr83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_A4t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xeo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yr13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yr13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_W7z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nnc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ipn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yfn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yfn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qwr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qwr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cvr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qyc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qyc3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aok2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ytm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ytm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Imu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Imu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kc03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kc03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cyq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I2t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I6z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ahbbridge_ahbmaster_r_active_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ahbbridge_ahbmaster_r_active_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ahbbridge_ahbmaster_r_active_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gf73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gf73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qz33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qz33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Spl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Spl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Psh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Psh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cll2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cll2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ffj2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ffj2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fij2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zj53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zj53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vu93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vu93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ek03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ek03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cmn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cmn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ffj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ffj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O5t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z863z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z863z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eol2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eol2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H2f3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qrp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qrp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nfb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nfb3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X553z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X553z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C3z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mcz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mcz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E913z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E913z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Knz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Knz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Psv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Psv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yg13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yg13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hq23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hq23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ejm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ejm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mhn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mhn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eyr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eyr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X563z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X563z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aea3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Psu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Psu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G493z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G493z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Asr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Asr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nsk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V1l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rvu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rvu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z853z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z853z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z7i2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gmm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gmm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fwj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C3w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fzl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gjt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gjt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Euh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Euh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Arh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Arh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lph3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lph3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nbx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ajn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wnu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gju2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gju2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cy33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cy33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Auk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ebh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ebh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rr73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rr73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Unm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Unm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_P9h3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_P9h3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ark2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ark2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ywi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Na63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Na63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ft83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ft83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wa03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wa03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vxf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vxf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rdq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rdq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ii63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ii63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wj73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wj73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Naq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Naq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lq03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lq03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ksm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ksm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q2q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mi23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mi23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dtj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dtj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_A8h3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_A8h3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dq73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B5u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B5u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L753z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L753z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rz13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rz13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yaz2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yaz2z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ow43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ow43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Svk2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Svk2z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Svk2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yaz2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yaz2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fn33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fn33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Skm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Skm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ruj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ruj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wlz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wlz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xg33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xg33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E0d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E0d3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D923z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D923z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gq43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gq43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hi83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hi83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q713z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q713z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_It63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_It63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fxv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fxv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mi33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mi33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lpu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lpu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ilp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ilp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sr53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sr53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Txj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Txj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wyt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wyt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ug63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ug63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kt33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kt33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zei2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_To23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_To23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F8v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F8v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kf13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kf13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B1q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B1q2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nen2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kev2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kev2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wnv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wnv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ccq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ccq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hmv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hmv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O2g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O2g3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R6v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R6v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E153z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E153z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mzp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mzp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Po83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Po83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B173z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B173z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ug73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ug73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tse3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tse3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ymo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ymo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uyu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uyu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_W5s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_W5s2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Oas2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Oas2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T1d3z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T1d3z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T1d3z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T1d3z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Duv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Duv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Arv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yaz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Svk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lpt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lpt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kf23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Foe3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kxe3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_W3f3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_W3f3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wu63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wu63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ka83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ka83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eqq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Isi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Isi2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Imt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Imt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ukt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ukt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Poq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Poq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nl53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nl53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qzq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qi03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qi03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Duu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Duu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cc63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cc63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F4q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ixt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ixt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G6d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ycu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ycu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gt93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gt93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vr33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vr33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R283z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R283z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wj83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lqr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lqr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z0g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z0g3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bf93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bf93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vvx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_A933z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_A933z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ehz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ehz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sa13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sa13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rek2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rek2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Glj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Glj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tch3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tch3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xti2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ll73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ll73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_W893z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_W893z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zr03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zr03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sgp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sgp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_No93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_No93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mt13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mt13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fvz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fvz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rd73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rd73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F483z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O723z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O723z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ujp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ujp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wmp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wmp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Swy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pdi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tki2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y873z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y873z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gip2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gip2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vr43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vr43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cgt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cgt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X2j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X2j2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bk23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bk23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ji43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ji43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wor2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wor2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Anq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Anq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aez2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aez2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Koj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Koj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T253z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T253z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yd03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yd03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Iwp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ycx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dcs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dcs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fhx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K0u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K0u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J433z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J433z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sd43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sd43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T583z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T583z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R8x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G4r2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G4r2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kzf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kzf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uo13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uo13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gci2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D603z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D603z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X213z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X213z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Df83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Df83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jux2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xyk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rd63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rd63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Neu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Neu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H2m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H2m2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wd23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wd23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zu43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zu43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pfz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pfz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rbi3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ahbbridge_statemachine_curstate_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ahbbridge_statemachine_curstate_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S2r2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S2r2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ec43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ec43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Okn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Okn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B613z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B613z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bn53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bn53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E1r2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E1r2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U5q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U5q2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E163z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E163z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jex2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mjl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pz53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pz53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cq93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cq93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Edl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Edl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_An73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_An73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rhi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vhk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vhk2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y1u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y1u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vg53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vg53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I463z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I463z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_An83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_An83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V3m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V3m2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Idk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X533z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X533z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H3d3z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H3d3z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V4d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ufx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I453z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I453z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H783z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V233z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V233z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rix2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kwo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kwo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jwf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hnr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hnr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U573z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U573z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lrx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wzy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fgm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fgm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M743z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M743z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jl93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jl93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C193z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zkk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H903z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H903z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J5m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J5m2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K7s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K7s2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Omk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ow13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ow13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ql33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ql33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zu33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zu33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tiz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tiz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rht2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rht2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wo03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wo03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yx63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yx63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nt03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nt03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bv03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bv03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gf43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gf43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hyz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hyz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rhu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rhu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zjq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K3l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cqo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jbu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jbu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Igi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Na73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Na73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tme3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kjk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kjk2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B9g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tyx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hxx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T0m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T0m2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kw63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kw63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eq63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eq63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_N8i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_N8i3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ql23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ql23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pbl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pbl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hc23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hc23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sg83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sg83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yb93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yb93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ka93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ka93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G123z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G123z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aru2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aru2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rni2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sjj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wzy2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wzy2z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wzy2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wzy2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J5o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Skv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Skv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_If33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_If33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dkx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dy23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dy23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Td33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kop2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ffs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J6i2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U9u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U9u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J773z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J773z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I7r2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I7r2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hbv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hbv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T9v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eut2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eut2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X6m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X6m2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Av13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Av13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ohh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U5r2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U5r2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kaf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bk13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bk13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Po53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Po53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L763z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L763z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sl03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sl03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J0l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kt23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kt23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M1j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_N3v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_N3v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rbo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rbo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z8s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z8s2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O403z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O403z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ay53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ay53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lz93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ggk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ggk2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lw53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lw53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hc13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hc13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xhl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xhl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nz73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nz73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jlo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jlo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zpx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y6o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y6o2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cc53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cc53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ki53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ki53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bnx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Csz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Csz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vr23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vr23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cao2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cao2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_N8o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_N8o2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fgm2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rds2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rds2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H3d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H3d3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fgm2z4_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fgm2z4_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_To33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_To33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fre3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fre3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T243z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T243z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E143z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E143z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fgm2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fgm2z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cy43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cy43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rpe3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rpe3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gmd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Noo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Noo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Twz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Twz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Djv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Djv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wnt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wnt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S2p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S2p2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Na53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Na53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z523z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z523z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fio2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fio2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zxo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vmj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vmj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ll63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ll63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nf03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nf03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ujo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ug43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ug43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cy13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cy13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jw83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jw83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hue3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hue3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uu73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uu73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yoz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yoz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cxc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cxc3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uku2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uku2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Igl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Igl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jq13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jq13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ql13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nox2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uj93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uj93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R293z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V883z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V883z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wj63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wj63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F9j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F9j2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cn43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cn43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fxu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C5v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C5v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I113z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I113z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I4s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I4s2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ft73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ft73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U2s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U2s2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fli3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fli3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dq83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dq83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ec33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ec33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jw93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I793z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uu83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uu83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ro43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ro43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Plx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mi13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mi13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y6i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y6i3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kt43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kt43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rro2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rro2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cai3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cai3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Joi3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Joi3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bk33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bk33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C183z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C183z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J5i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J5i3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_N3n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_N3n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D1p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D1p2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tel2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tel2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vuo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vuo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gto2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gto2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K423z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K423z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xx93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G1s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dq53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dq53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T1d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T1d3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M413z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M413z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J0n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J0n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Szr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T263z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T263z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vdr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vdr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rr93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rr93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ll83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Umi3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Umi3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gcr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gcr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kfr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kfr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B943z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B943z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lgi3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ozo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ozo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lpv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lpv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cc73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cc73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hn03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hn03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tz03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tz03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nqz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nqz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hmh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hmh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xsx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tvt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tvt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z203z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z203z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L733z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L733z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y1v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y1v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vcv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vcv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Art2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Art2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M3u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dkr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R6n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R6n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ixh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ixh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fi93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fi93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ey03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ey03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pw03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pw03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jw73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qji3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qji3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sa23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sa23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vgq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vgq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zb83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zb83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q273z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q273z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aud3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aud3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Oir2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Oir2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ovc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wce3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tr63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tr63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I443z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I443z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X543z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X543z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Efp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yx83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yx83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zpj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zpj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sz23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sz23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_An63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_An63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rd53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rd53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cgu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cgu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C5n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C5n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ccg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ccg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nz83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nz83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eyg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eyg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ow23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ow23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Po63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Po63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fn13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fn13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K103z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K103z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B6j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F8u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F8u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zgr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zgr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y1n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y1n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X1e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X1e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pap2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dng3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dng3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S703z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S703z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tvh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tvh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eun2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eun2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pa33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pa33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qg93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xyh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xyh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tyd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tyd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gfg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gfg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pvd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pvd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Skh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Skh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z3k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z3k2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Snd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Snd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Olg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zu23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zu23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gf53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gf53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wnh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wnh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B5e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B5e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Exd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Exd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_A9p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_A9p2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M3e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M3e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V0k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V0k2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sog3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sog3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K2k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ym93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nag3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nag3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pwg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pwg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M4j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M4j2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Md93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Md93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wrg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wrg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V223z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V223z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Od83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Od83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J7q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J0v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J0v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lsd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lsd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q6e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wqd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wqd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I0e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I0e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hqg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hqg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U9e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U9e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O5k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O5k2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Djh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Djh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F8e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F8e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kiq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kiq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hpd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hpd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rkd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zfv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zfv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ilf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ilf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pst2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pst2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gfq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gfq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ecp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ecp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ixn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qrf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qrf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tvn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tvn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rdg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rdg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Arn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Arn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yx73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yx73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D7k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D7k2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kig3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kig3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ltg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ltg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Avg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Avg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q6u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q6u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zjg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zjg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Psn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Psn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yj43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yj43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Orj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Orj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vgg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vgg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vzz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vzz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M0i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M0i3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ibe3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ibe3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mof3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mof3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tzg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ftf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ftf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nl43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nl43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wu53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wu53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F473z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F473z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aff3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aff3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mz63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mz63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eif3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eif3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zfh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wbf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wbf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ohv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ohv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tjf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tjf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ht53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ht53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Slr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y8q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_W5p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L7p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U593z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q7j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ldf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ldf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pgf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pgf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Llq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bqf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bqf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S8k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H4p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fpi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fpi2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uuf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uuf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xmf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xmf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hak2z4_CLK : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_29_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_30_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_31_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_17_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_16_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_16_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_16_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_18_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_19_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_20_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_21_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_12_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_12_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_12_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_22_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_23_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_24_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_25_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_26_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_27_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_28_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_13_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_20_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_20_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_20_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_14_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_15_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_16_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_50_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_51_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_52_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_53_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_12_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_12_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_12_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_16_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_16_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_16_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_62_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_3_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_63_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_64_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_25_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_68_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_27_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_27_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_27_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_69_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_70_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_71_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_46_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_47_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_48_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_49_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_42_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_23_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_23_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_23_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_43_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_44_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_45_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_20_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_20_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_20_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_4_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_5_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_6_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_7_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_16_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_17_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_18_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_19_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_32_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_32_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_32_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_20_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_21_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_22_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_36_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_13_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_15_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_8_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_9_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_10_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_11_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_xor_23_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_2_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_3_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_396_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_24_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_24_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_24_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_33_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_30_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_32_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_28_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_28_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_28_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_5_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_28_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_28_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_28_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_6_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_7_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_8_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_9_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_24_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_24_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_24_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_10_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_11_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_12_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_31_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_32_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_32_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_32_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_2_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_3_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_4_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_84_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_85_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_86_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_87_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_88_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_89_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_90_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_91_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_92_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_93_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_94_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_26_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_80_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_81_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_82_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_83_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_66_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_67_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_76_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_77_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_78_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_79_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_72_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_23_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_23_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_23_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_73_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_74_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_75_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_58_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_59_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_60_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_61_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_37_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_54_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_55_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_56_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_57_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_38_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_27_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_27_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_27_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_39_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_40_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_41_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal cortexm0_u_logic_Msub_n16536_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal HWDATA : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal cortexm0_u_logic_D0wwx4_0 : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal HADDR : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal cortexm0_u_logic_K0wwx4_1 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal cortexm0_u_logic_Nyvwx4_2 : STD_LOGIC_VECTOR ( 8 downto 8 ); 
  signal ahbbridge_ahbmaster_r_active : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal cortexm0_u_logic_Zxvwx4_3 : STD_LOGIC_VECTOR ( 12 downto 12 ); 
  signal HSIZE : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal cortexm0_u_logic_Madd_Pri3z4_lut : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal cortexm0_u_logic_Pri3z4 : STD_LOGIC_VECTOR ( 33 downto 1 ); 
  signal cortexm0_u_logic_n16534 : STD_LOGIC_VECTOR ( 29 downto 1 ); 
  signal cortexm0_u_logic_Madd_n16585_lut : STD_LOGIC_VECTOR ( 32 downto 1 ); 
  signal cortexm0_u_logic_n16585 : STD_LOGIC_VECTOR ( 32 downto 1 ); 
  signal cortexm0_u_logic_Madd_n16534_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal cortexm0_u_logic_Roh2z4 : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal cortexm0_u_logic_Msub_Iwh2z4_lut : STD_LOGIC_VECTOR ( 23 downto 1 ); 
  signal cortexm0_u_logic_Iwh2z4 : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal cortexm0_u_logic_Madd_Roh2z4_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
begin
  cortexm0_u_logic_Madd_Pri3z4_cy_4_cortexm0_u_logic_Madd_Pri3z4_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(4),
      O => cortexm0_u_logic_Pri3z4_4_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_4_cortexm0_u_logic_Madd_Pri3z4_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(3),
      O => cortexm0_u_logic_Pri3z4_3_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_4_cortexm0_u_logic_Madd_Pri3z4_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(2),
      O => cortexm0_u_logic_Pri3z4_2_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_4_cortexm0_u_logic_Madd_Pri3z4_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(1),
      O => cortexm0_u_logic_Pri3z4_1_0
    );
  cortexm0_u_logic_n16585_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y97",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_4_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_4_rt_0
    );
  ahbmo_htrans_0_OBUF_1_29_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y97",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_29_D5LUT_O_UNCONNECTED
    );
  ProtoComp927_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X30Y97"
    )
    port map (
      O => ProtoComp927_CYINITGND_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y97"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp927_CYINITGND_0,
      CO(3) => cortexm0_u_logic_Madd_Pri3z4_cy_4_Q_28178,
      CO(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_4_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => NlwBufferSignal_cortexm0_u_logic_Madd_Pri3z4_cy_4_DI_0_Q,
      O(3) => cortexm0_u_logic_Pri3z4(4),
      O(2) => cortexm0_u_logic_Pri3z4(3),
      O(1) => cortexm0_u_logic_Pri3z4(2),
      O(0) => cortexm0_u_logic_Pri3z4(1),
      S(3) => cortexm0_u_logic_n16585_4_rt_0,
      S(2) => cortexm0_u_logic_n16585_3_rt_10,
      S(1) => cortexm0_u_logic_n16585_2_rt_17,
      S(0) => cortexm0_u_logic_Madd_Pri3z4_lut(1)
    );
  cortexm0_u_logic_n16585_3_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y97",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_n16585_3_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_3_rt_10
    );
  ahbmo_htrans_0_OBUF_1_30_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y97",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_30_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_2_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y97",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_2_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_2_rt_17
    );
  ahbmo_htrans_0_OBUF_1_31_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y97",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_31_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X30Y97",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Xzavx4,
      ADR5 => cortexm0_u_logic_n16585_1_0,
      O => cortexm0_u_logic_Madd_Pri3z4_lut(1)
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_16_cortexm0_u_logic_Madd_Pri3z4_cy_16_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(16),
      O => cortexm0_u_logic_Pri3z4_16_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_16_cortexm0_u_logic_Madd_Pri3z4_cy_16_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(15),
      O => cortexm0_u_logic_Pri3z4_15_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_16_cortexm0_u_logic_Madd_Pri3z4_cy_16_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(14),
      O => cortexm0_u_logic_Pri3z4_14_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_16_cortexm0_u_logic_Madd_Pri3z4_cy_16_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(13),
      O => cortexm0_u_logic_Pri3z4_13_0
    );
  cortexm0_u_logic_n16585_16_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y100",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_16_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_16_rt_66
    );
  ahbmo_htrans_0_OBUF_1_17_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y100",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_17_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_16_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y100"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Pri3z4_cy_12_Q_28188,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Pri3z4_cy_16_Q_28193,
      CO(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_16_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_16_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_16_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Pri3z4(16),
      O(2) => cortexm0_u_logic_Pri3z4(15),
      O(1) => cortexm0_u_logic_Pri3z4(14),
      O(0) => cortexm0_u_logic_Pri3z4(13),
      S(3) => cortexm0_u_logic_n16585_16_rt_66,
      S(2) => cortexm0_u_logic_n16585_15_rt_82,
      S(1) => cortexm0_u_logic_n16585_14_rt_83,
      S(0) => cortexm0_u_logic_n16585_13_rt_72
    );
  cortexm0_u_logic_n16585_15_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y100",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_n16585_15_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_15_rt_82
    );
  ahbmo_htrans_0_OBUF_1_18_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y100",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_18_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_14_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y100",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_14_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_14_rt_83
    );
  ahbmo_htrans_0_OBUF_1_19_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y100",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_19_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_13_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y100",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_n16585_13_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_13_rt_72
    );
  ahbmo_htrans_0_OBUF_1_20_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y100",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_20_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_12_cortexm0_u_logic_Madd_Pri3z4_cy_12_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(12),
      O => cortexm0_u_logic_Pri3z4_12_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_12_cortexm0_u_logic_Madd_Pri3z4_cy_12_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(11),
      O => cortexm0_u_logic_Pri3z4_11_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_12_cortexm0_u_logic_Madd_Pri3z4_cy_12_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(10),
      O => cortexm0_u_logic_Pri3z4_10_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_12_cortexm0_u_logic_Madd_Pri3z4_cy_12_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(9),
      O => cortexm0_u_logic_Pri3z4_9_0
    );
  cortexm0_u_logic_n16585_12_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y99",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_12_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_12_rt_44
    );
  ahbmo_htrans_0_OBUF_1_21_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y99",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_21_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_12_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y99"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Pri3z4_cy_8_Q_28183,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Pri3z4_cy_12_Q_28188,
      CO(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_12_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_12_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_12_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Pri3z4(12),
      O(2) => cortexm0_u_logic_Pri3z4(11),
      O(1) => cortexm0_u_logic_Pri3z4(10),
      O(0) => cortexm0_u_logic_Pri3z4(9),
      S(3) => cortexm0_u_logic_n16585_12_rt_44,
      S(2) => cortexm0_u_logic_n16585_11_rt_60,
      S(1) => cortexm0_u_logic_n16585_10_rt_61,
      S(0) => cortexm0_u_logic_n16585_9_rt_50
    );
  cortexm0_u_logic_n16585_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y99",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_n16585_11_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_11_rt_60
    );
  ahbmo_htrans_0_OBUF_1_22_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y99",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_22_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y99",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_10_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_10_rt_61
    );
  ahbmo_htrans_0_OBUF_1_23_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y99",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_23_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y99",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_n16585_9_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_9_rt_50
    );
  ahbmo_htrans_0_OBUF_1_24_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y99",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_24_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_8_cortexm0_u_logic_Madd_Pri3z4_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(8),
      O => cortexm0_u_logic_Pri3z4_8_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_8_cortexm0_u_logic_Madd_Pri3z4_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(7),
      O => cortexm0_u_logic_Pri3z4_7_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_8_cortexm0_u_logic_Madd_Pri3z4_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(6),
      O => cortexm0_u_logic_Pri3z4_6_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_8_cortexm0_u_logic_Madd_Pri3z4_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(5),
      O => cortexm0_u_logic_Pri3z4_5_0
    );
  cortexm0_u_logic_n16585_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y98",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_8_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_8_rt_22
    );
  ahbmo_htrans_0_OBUF_1_25_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y98",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_25_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y98"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Pri3z4_cy_4_Q_28178,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Pri3z4_cy_8_Q_28183,
      CO(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_8_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Pri3z4(8),
      O(2) => cortexm0_u_logic_Pri3z4(7),
      O(1) => cortexm0_u_logic_Pri3z4(6),
      O(0) => cortexm0_u_logic_Pri3z4(5),
      S(3) => cortexm0_u_logic_n16585_8_rt_22,
      S(2) => cortexm0_u_logic_n16585_7_rt_38,
      S(1) => cortexm0_u_logic_n16585_6_rt_39,
      S(0) => cortexm0_u_logic_n16585_5_rt_28
    );
  cortexm0_u_logic_n16585_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y98",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_n16585_7_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_7_rt_38
    );
  ahbmo_htrans_0_OBUF_1_26_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y98",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_26_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y98",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_6_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_6_rt_39
    );
  ahbmo_htrans_0_OBUF_1_27_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y98",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_27_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y98",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_5_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_5_rt_28
    );
  ahbmo_htrans_0_OBUF_1_28_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y98",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_28_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_20_cortexm0_u_logic_Madd_Pri3z4_cy_20_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(20),
      O => cortexm0_u_logic_Pri3z4_20_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_20_cortexm0_u_logic_Madd_Pri3z4_cy_20_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(19),
      O => cortexm0_u_logic_Pri3z4_19_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_20_cortexm0_u_logic_Madd_Pri3z4_cy_20_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(18),
      O => cortexm0_u_logic_Pri3z4_18_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_20_cortexm0_u_logic_Madd_Pri3z4_cy_20_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(17),
      O => cortexm0_u_logic_Pri3z4_17_0
    );
  cortexm0_u_logic_n16585_20_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y101",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_20_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_20_rt_88
    );
  ahbmo_htrans_0_OBUF_1_13_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y101",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_13_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_20_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y101"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Pri3z4_cy_16_Q_28193,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Pri3z4_cy_20_Q_28198,
      CO(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_20_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_20_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_20_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Pri3z4(20),
      O(2) => cortexm0_u_logic_Pri3z4(19),
      O(1) => cortexm0_u_logic_Pri3z4(18),
      O(0) => cortexm0_u_logic_Pri3z4(17),
      S(3) => cortexm0_u_logic_n16585_20_rt_88,
      S(2) => cortexm0_u_logic_n16585_19_rt_104,
      S(1) => cortexm0_u_logic_n16585_18_rt_105,
      S(0) => cortexm0_u_logic_n16585_17_rt_94
    );
  cortexm0_u_logic_n16585_19_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y101",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_n16585_19_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_19_rt_104
    );
  ahbmo_htrans_0_OBUF_1_14_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y101",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_14_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_18_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y101",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_n16585_18_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_18_rt_105
    );
  ahbmo_htrans_0_OBUF_1_15_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y101",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_15_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_17_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y101",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_n16585_17_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_17_rt_94
    );
  ahbmo_htrans_0_OBUF_1_16_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y101",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_16_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16534_cy_15_cortexm0_u_logic_Madd_n16534_cy_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(15),
      O => cortexm0_u_logic_n16534_15_0
    );
  cortexm0_u_logic_Madd_n16534_cy_15_cortexm0_u_logic_Madd_n16534_cy_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(14),
      O => cortexm0_u_logic_n16534_14_0
    );
  cortexm0_u_logic_Madd_n16534_cy_15_cortexm0_u_logic_Madd_n16534_cy_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(13),
      O => cortexm0_u_logic_n16534_13_0
    );
  cortexm0_u_logic_Madd_n16534_cy_15_cortexm0_u_logic_Madd_n16534_cy_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(12),
      O => cortexm0_u_logic_n16534_12_0
    );
  cortexm0_u_logic_Plx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y100",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Plx2z4_25590,
      ADR5 => '1',
      O => cortexm0_u_logic_Plx2z4_rt_135
    );
  ahbmo_htrans_0_OBUF_1_50_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y100",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_50_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16534_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y100"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16534_cy_11_Q_28220,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16534_cy_15_Q_28223,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16534_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16534_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16534_cy_15_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_n16534(15),
      O(2) => cortexm0_u_logic_n16534(14),
      O(1) => cortexm0_u_logic_n16534(13),
      O(0) => cortexm0_u_logic_n16534(12),
      S(3) => cortexm0_u_logic_Plx2z4_rt_135,
      S(2) => cortexm0_u_logic_Dkx2z4_rt_151,
      S(1) => cortexm0_u_logic_Jwf3z4_rt_152,
      S(0) => cortexm0_u_logic_Rix2z4_rt_141
    );
  cortexm0_u_logic_Dkx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y100",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Dkx2z4_27008,
      ADR5 => '1',
      O => cortexm0_u_logic_Dkx2z4_rt_151
    );
  ahbmo_htrans_0_OBUF_1_51_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y100",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_51_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Jwf3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y100",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Jwf3z4_27916,
      ADR5 => '1',
      O => cortexm0_u_logic_Jwf3z4_rt_152
    );
  ahbmo_htrans_0_OBUF_1_52_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y100",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_52_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Rix2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y100",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Rix2z4_28119,
      ADR5 => '1',
      O => cortexm0_u_logic_Rix2z4_rt_141
    );
  ahbmo_htrans_0_OBUF_1_53_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y100",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_53_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16585_cy_12_cortexm0_u_logic_Madd_n16585_cy_12_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(12),
      O => cortexm0_u_logic_n16585_12_0
    );
  cortexm0_u_logic_Madd_n16585_cy_12_cortexm0_u_logic_Madd_n16585_cy_12_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(11),
      O => cortexm0_u_logic_n16585_11_0
    );
  cortexm0_u_logic_Madd_n16585_cy_12_cortexm0_u_logic_Madd_n16585_cy_12_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(10),
      O => cortexm0_u_logic_n16585_10_0
    );
  cortexm0_u_logic_Madd_n16585_cy_12_cortexm0_u_logic_Madd_n16585_cy_12_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(9),
      O => cortexm0_u_logic_n16585_9_0
    );
  cortexm0_u_logic_Madd_n16585_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y97",
      INIT => X"0F0F0FF00F0F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR4 => cortexm0_u_logic_Qk1wx4,
      ADR2 => cortexm0_u_logic_R99wx4_B19wx4_XOR_64_o,
      O => cortexm0_u_logic_Madd_n16585_lut(12)
    );
  cortexm0_u_logic_Madd_n16585_cy_12_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y97"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16585_cy_8_Q_28257,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16585_cy_12_Q_28260,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16585_cy_12_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16585_cy_12_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16585_cy_12_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_12_DI_3_Q,
      DI(2) => cortexm0_u_logic_C3cvx4,
      DI(1) => cortexm0_u_logic_S1cvx4,
      DI(0) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_12_DI_0_Q,
      O(3) => cortexm0_u_logic_n16585(12),
      O(2) => cortexm0_u_logic_n16585(11),
      O(1) => cortexm0_u_logic_n16585(10),
      O(0) => cortexm0_u_logic_n16585(9),
      S(3) => cortexm0_u_logic_Madd_n16585_lut(12),
      S(2) => cortexm0_u_logic_Madd_n16585_lut(11),
      S(1) => cortexm0_u_logic_Madd_n16585_lut(10),
      S(0) => cortexm0_u_logic_Madd_n16585_lut(9)
    );
  cortexm0_u_logic_Madd_n16585_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y97",
      INIT => X"333CCCC3333CCCC3"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Wzawx4,
      ADR1 => cortexm0_u_logic_S3cwx4,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR3 => cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16585_lut(11)
    );
  cortexm0_u_logic_C3cvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y97",
      INIT => X"000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR3 => cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o,
      O => cortexm0_u_logic_C3cvx4
    );
  cortexm0_u_logic_Madd_n16585_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y97",
      INIT => X"0FF03CC30FF03CC3"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Wzawx4,
      ADR2 => cortexm0_u_logic_Kzbwx4,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR4 => cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16585_lut(10)
    );
  cortexm0_u_logic_S1cvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y97",
      INIT => X"00003333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR4 => cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o,
      O => cortexm0_u_logic_S1cvx4
    );
  cortexm0_u_logic_Madd_n16585_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y97",
      INIT => X"333333333333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR1 => cortexm0_u_logic_Lk9wx4_B19wx4_XOR_65_o,
      ADR4 => cortexm0_u_logic_F32wx4,
      O => cortexm0_u_logic_Madd_n16585_lut(9)
    );
  cortexm0_u_logic_Madd_n16585_cy_16_cortexm0_u_logic_Madd_n16585_cy_16_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(16),
      O => cortexm0_u_logic_n16585_16_0
    );
  cortexm0_u_logic_Madd_n16585_cy_16_cortexm0_u_logic_Madd_n16585_cy_16_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(15),
      O => cortexm0_u_logic_n16585_15_0
    );
  cortexm0_u_logic_Madd_n16585_cy_16_cortexm0_u_logic_Madd_n16585_cy_16_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(14),
      O => cortexm0_u_logic_n16585_14_0
    );
  cortexm0_u_logic_Madd_n16585_cy_16_cortexm0_u_logic_Madd_n16585_cy_16_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(13),
      O => cortexm0_u_logic_n16585_13_0
    );
  cortexm0_u_logic_Madd_n16585_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y98",
      INIT => X"00FF00FF0FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR3 => cortexm0_u_logic_Ns9wx4_B19wx4_XOR_66_o,
      ADR5 => cortexm0_u_logic_P82wx4,
      O => cortexm0_u_logic_Madd_n16585_lut(16)
    );
  cortexm0_u_logic_Madd_n16585_cy_16_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y98"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16585_cy_12_Q_28260,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16585_cy_16_Q_28263,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16585_cy_16_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16585_cy_16_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16585_cy_16_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_16_DI_3_Q,
      DI(2) => cortexm0_u_logic_U8cvx4,
      DI(1) => cortexm0_u_logic_J7cvx4,
      DI(0) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_16_DI_0_Q,
      O(3) => cortexm0_u_logic_n16585(16),
      O(2) => cortexm0_u_logic_n16585(15),
      O(1) => cortexm0_u_logic_n16585(14),
      O(0) => cortexm0_u_logic_n16585(13),
      S(3) => cortexm0_u_logic_Madd_n16585_lut(16),
      S(2) => cortexm0_u_logic_Madd_n16585_lut(15),
      S(1) => cortexm0_u_logic_Madd_n16585_lut(14),
      S(0) => cortexm0_u_logic_Madd_n16585_lut(13)
    );
  cortexm0_u_logic_Madd_n16585_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y98",
      INIT => X"55555A5A55555A5A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR0 => cortexm0_u_logic_Mgawx4_B19wx4_XOR_75_o,
      ADR4 => cortexm0_u_logic_C61wx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16585_lut(15)
    );
  cortexm0_u_logic_U8cvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y98",
      INIT => X"00000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_C61wx4,
      O => cortexm0_u_logic_U8cvx4
    );
  cortexm0_u_logic_Madd_n16585_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y98",
      INIT => X"0F3C0F3C0F3C0F3C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR2 => cortexm0_u_logic_Ciawx4_B19wx4_XOR_76_o,
      ADR3 => cortexm0_u_logic_Ra1wx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16585_lut(14)
    );
  cortexm0_u_logic_J7cvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y98",
      INIT => X"00330033"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Ra1wx4,
      O => cortexm0_u_logic_J7cvx4
    );
  cortexm0_u_logic_Madd_n16585_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y98",
      INIT => X"0F0F0F0F3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR2 => cortexm0_u_logic_Ejawx4_B19wx4_XOR_77_o,
      ADR1 => cortexm0_u_logic_Pg1wx4,
      O => cortexm0_u_logic_Madd_n16585_lut(13)
    );
  cortexm0_u_logic_Madd_n16534_cy_3_cortexm0_u_logic_Madd_n16534_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(3),
      O => cortexm0_u_logic_n16534_3_0
    );
  cortexm0_u_logic_Madd_n16534_cy_3_cortexm0_u_logic_Madd_n16534_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(2),
      O => cortexm0_u_logic_n16534_2_0
    );
  cortexm0_u_logic_Madd_n16534_cy_3_cortexm0_u_logic_Madd_n16534_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(1),
      O => cortexm0_u_logic_n16534_1_0
    );
  cortexm0_u_logic_Cax2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y97",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Cax2z4_27225,
      ADR5 => '1',
      O => cortexm0_u_logic_Cax2z4_rt_117
    );
  ahbmo_htrans_0_OBUF_1_62_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y97",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_62_D5LUT_O_UNCONNECTED
    );
  ProtoComp930_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X38Y97"
    )
    port map (
      O => ProtoComp930_CYINITGND_0
    );
  cortexm0_u_logic_Madd_n16534_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y97"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp930_CYINITGND_0,
      CO(3) => cortexm0_u_logic_Madd_n16534_cy_3_Q_28217,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16534_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16534_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16534_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => cortexm0_u_logic_n16534(3),
      O(2) => cortexm0_u_logic_n16534(2),
      O(1) => cortexm0_u_logic_n16534(1),
      O(0) => NLW_cortexm0_u_logic_Madd_n16534_cy_3_O_0_UNCONNECTED,
      S(3) => cortexm0_u_logic_Cax2z4_rt_117,
      S(2) => cortexm0_u_logic_R8x2z4_rt_124,
      S(1) => cortexm0_u_logic_G7x2z4_rt_126,
      S(0) => cortexm0_u_logic_Madd_n16534_lut(0)
    );
  cortexm0_u_logic_R8x2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y97",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_R8x2z4_27716,
      ADR5 => '1',
      O => cortexm0_u_logic_R8x2z4_rt_124
    );
  ahbmo_htrans_0_OBUF_1_63_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y97",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_63_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_G7x2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y97",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_G7x2z4_27175,
      ADR5 => '1',
      O => cortexm0_u_logic_G7x2z4_rt_126
    );
  ahbmo_htrans_0_OBUF_1_64_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y97",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_64_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16534_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y97",
      INIT => X"15553FFF15553FFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_J4x2z4_26389,
      ADR2 => cortexm0_u_logic_Fcj2z4_26798,
      ADR3 => cortexm0_u_logic_Wnnvx4_Pnnvx4_XOR_40_o,
      ADR4 => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6700_o,
      ADR1 => cortexm0_u_logic_Hlsvx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16534_lut(0)
    );
  ahbmo_hprot_1_OBUF_1_25_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y97",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_25_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_27_cortexm0_u_logic_Madd_Roh2z4_cy_27_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(27),
      O => cortexm0_u_logic_Roh2z4_27_0
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_27_cortexm0_u_logic_Madd_Roh2z4_cy_27_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(26),
      O => cortexm0_u_logic_Roh2z4_26_0
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_27_cortexm0_u_logic_Madd_Roh2z4_cy_27_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(25),
      O => cortexm0_u_logic_Roh2z4_25_0
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_27_cortexm0_u_logic_Madd_Roh2z4_cy_27_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(24),
      O => cortexm0_u_logic_Roh2z4_24_0
    );
  cortexm0_u_logic_Jux2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y109",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Jux2z4_27201,
      ADR5 => '1',
      O => cortexm0_u_logic_Jux2z4_rt_201
    );
  ahbmo_htrans_0_OBUF_1_68_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y109",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_68_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_27_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X36Y109"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Roh2z4_cy_23_Q_28249,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Roh2z4_cy_27_Q_28251,
      CO(2) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_27_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_27_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_27_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Roh2z4(27),
      O(2) => cortexm0_u_logic_Roh2z4(26),
      O(1) => cortexm0_u_logic_Roh2z4(25),
      O(0) => cortexm0_u_logic_Roh2z4(24),
      S(3) => cortexm0_u_logic_Jux2z4_rt_201,
      S(2) => cortexm0_u_logic_Xsx2z4_rt_217,
      S(1) => cortexm0_u_logic_Lrx2z4_rt_218,
      S(0) => cortexm0_u_logic_Zpx2z4_rt_207
    );
  cortexm0_u_logic_Xsx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y109",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Xsx2z4_27341,
      ADR5 => '1',
      O => cortexm0_u_logic_Xsx2z4_rt_217
    );
  ahbmo_htrans_0_OBUF_1_69_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y109",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_69_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Lrx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y109",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Lrx2z4_27021,
      ADR5 => '1',
      O => cortexm0_u_logic_Lrx2z4_rt_218
    );
  ahbmo_htrans_0_OBUF_1_70_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y109",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_70_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Zpx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y109",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Zpx2z4_27248,
      ADR5 => '1',
      O => cortexm0_u_logic_Zpx2z4_rt_207
    );
  ahbmo_htrans_0_OBUF_1_71_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y109",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_71_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16534_cy_19_cortexm0_u_logic_Madd_n16534_cy_19_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(19),
      O => cortexm0_u_logic_n16534_19_0
    );
  cortexm0_u_logic_Madd_n16534_cy_19_cortexm0_u_logic_Madd_n16534_cy_19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(18),
      O => cortexm0_u_logic_n16534_18_0
    );
  cortexm0_u_logic_Madd_n16534_cy_19_cortexm0_u_logic_Madd_n16534_cy_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(17),
      O => cortexm0_u_logic_n16534_17_0
    );
  cortexm0_u_logic_Madd_n16534_cy_19_cortexm0_u_logic_Madd_n16534_cy_19_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(16),
      O => cortexm0_u_logic_n16534_16_0
    );
  cortexm0_u_logic_Foe3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y101",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Foe3z4_26448,
      ADR5 => '1',
      O => cortexm0_u_logic_Foe3z4_rt_157
    );
  ahbmo_htrans_0_OBUF_1_46_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y101",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_46_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16534_cy_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y101"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16534_cy_15_Q_28223,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16534_cy_19_Q_28224,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16534_cy_19_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16534_cy_19_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16534_cy_19_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_n16534(19),
      O(2) => cortexm0_u_logic_n16534(18),
      O(1) => cortexm0_u_logic_n16534(17),
      O(0) => cortexm0_u_logic_n16534(16),
      S(3) => cortexm0_u_logic_Foe3z4_rt_157,
      S(2) => cortexm0_u_logic_B9g3z4_rt_173,
      S(1) => cortexm0_u_logic_Zjq2z4_rt_174,
      S(0) => cortexm0_u_logic_Bnx2z4_rt_163
    );
  cortexm0_u_logic_B9g3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y101",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_B9g3z4_26494,
      ADR5 => '1',
      O => cortexm0_u_logic_B9g3z4_rt_173
    );
  ahbmo_htrans_0_OBUF_1_47_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y101",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_47_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Zjq2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y101",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Zjq2z4_26437,
      ADR5 => '1',
      O => cortexm0_u_logic_Zjq2z4_rt_174
    );
  ahbmo_htrans_0_OBUF_1_48_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y101",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_48_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Bnx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y101",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Bnx2z4_25842,
      ADR5 => '1',
      O => cortexm0_u_logic_Bnx2z4_rt_163
    );
  ahbmo_htrans_0_OBUF_1_49_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y101",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_49_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16534_cy_23_cortexm0_u_logic_Madd_n16534_cy_23_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(23),
      O => cortexm0_u_logic_n16534_23_0
    );
  cortexm0_u_logic_Madd_n16534_cy_23_cortexm0_u_logic_Madd_n16534_cy_23_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(22),
      O => cortexm0_u_logic_n16534_22_0
    );
  cortexm0_u_logic_Madd_n16534_cy_23_cortexm0_u_logic_Madd_n16534_cy_23_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(21),
      O => cortexm0_u_logic_n16534_21_0
    );
  cortexm0_u_logic_Madd_n16534_cy_23_cortexm0_u_logic_Madd_n16534_cy_23_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(20),
      O => cortexm0_u_logic_n16534_20_0
    );
  cortexm0_u_logic_Zpx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y102",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Zpx2z4_27248,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16534_cy_23_cortexm0_u_logic_Zpx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_42_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y102",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_42_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16534_cy_23_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y102"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16534_cy_19_Q_28224,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16534_cy_23_Q_28228,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16534_cy_23_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16534_cy_23_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16534_cy_23_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_n16534(23),
      O(2) => cortexm0_u_logic_n16534(22),
      O(1) => cortexm0_u_logic_n16534(21),
      O(0) => cortexm0_u_logic_n16534(20),
      S(3) => cortexm0_u_logic_Madd_n16534_cy_23_cortexm0_u_logic_Zpx2z4_rt,
      S(2) => cortexm0_u_logic_Xyk2z4_rt_195,
      S(1) => cortexm0_u_logic_Kaf3z4_rt_196,
      S(0) => cortexm0_u_logic_Nox2z4_rt_185
    );
  cortexm0_u_logic_Xyk2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y102",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Xyk2z4_26597,
      ADR5 => '1',
      O => cortexm0_u_logic_Xyk2z4_rt_195
    );
  ahbmo_htrans_0_OBUF_1_43_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y102",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_43_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Kaf3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y102",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Kaf3z4_26942,
      ADR5 => '1',
      O => cortexm0_u_logic_Kaf3z4_rt_196
    );
  ahbmo_htrans_0_OBUF_1_44_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y102",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_44_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Nox2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y102",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Nox2z4_27254,
      ADR5 => '1',
      O => cortexm0_u_logic_Nox2z4_rt_185
    );
  ahbmo_htrans_0_OBUF_1_45_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y102",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_45_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16585_cy_20_cortexm0_u_logic_Madd_n16585_cy_20_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(20),
      O => cortexm0_u_logic_n16585_20_0
    );
  cortexm0_u_logic_Madd_n16585_cy_20_cortexm0_u_logic_Madd_n16585_cy_20_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(19),
      O => cortexm0_u_logic_n16585_19_0
    );
  cortexm0_u_logic_Madd_n16585_cy_20_cortexm0_u_logic_Madd_n16585_cy_20_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(18),
      O => cortexm0_u_logic_n16585_18_0
    );
  cortexm0_u_logic_Madd_n16585_cy_20_cortexm0_u_logic_Madd_n16585_cy_20_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(17),
      O => cortexm0_u_logic_n16585_17_0
    );
  cortexm0_u_logic_Madd_n16585_lut_20_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y99",
      INIT => X"0F0F3C3C0F0F3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR2 => cortexm0_u_logic_Oaawx4_B19wx4_XOR_71_o,
      ADR4 => cortexm0_u_logic_Wo0wx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16585_lut(20)
    );
  cortexm0_u_logic_Xfcvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y99",
      INIT => X"00003333"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Wo0wx4,
      O => cortexm0_u_logic_Xfcvx4
    );
  cortexm0_u_logic_Madd_n16585_cy_20_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y99"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16585_cy_16_Q_28263,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16585_cy_20_Q_28264,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16585_cy_20_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16585_cy_20_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16585_cy_20_CO_0_UNCONNECTED,
      DI(3) => cortexm0_u_logic_Xfcvx4,
      DI(2) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_20_DI_2_Q,
      DI(1) => cortexm0_u_logic_Bdcvx4,
      DI(0) => cortexm0_u_logic_Qbcvx4,
      O(3) => cortexm0_u_logic_n16585(20),
      O(2) => cortexm0_u_logic_n16585(19),
      O(1) => cortexm0_u_logic_n16585(18),
      O(0) => cortexm0_u_logic_n16585(17),
      S(3) => cortexm0_u_logic_Madd_n16585_lut(20),
      S(2) => cortexm0_u_logic_Madd_n16585_lut(19),
      S(1) => cortexm0_u_logic_Madd_n16585_lut(18),
      S(0) => cortexm0_u_logic_Madd_n16585_lut(17)
    );
  cortexm0_u_logic_Madd_n16585_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y99",
      INIT => X"00FF33CC00FF33CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR4 => cortexm0_u_logic_Qs0wx4,
      ADR3 => cortexm0_u_logic_Ecawx4_B19wx4_XOR_72_o,
      O => cortexm0_u_logic_Madd_n16585_lut(19)
    );
  cortexm0_u_logic_Madd_n16585_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y99",
      INIT => X"000FFFF0000FFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR4 => cortexm0_u_logic_Gdawx4_B19wx4_XOR_73_o,
      ADR3 => cortexm0_u_logic_Hy0wx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16585_lut(18)
    );
  cortexm0_u_logic_Bdcvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y99",
      INIT => X"000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Hy0wx4,
      O => cortexm0_u_logic_Bdcvx4
    );
  cortexm0_u_logic_Madd_n16585_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y99",
      INIT => X"0F0F0FF00F0F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR2 => cortexm0_u_logic_Kfawx4_B19wx4_XOR_74_o,
      ADR4 => cortexm0_u_logic_U11wx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16585_lut(17)
    );
  cortexm0_u_logic_Qbcvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y99",
      INIT => X"000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_U11wx4,
      O => cortexm0_u_logic_Qbcvx4
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_19_cortexm0_u_logic_Msub_Iwh2z4_cy_19_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(19),
      O => cortexm0_u_logic_Iwh2z4_19_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_19_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(18),
      O => cortexm0_u_logic_Iwh2z4_18_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_19_cortexm0_u_logic_Msub_Iwh2z4_cy_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(17),
      O => cortexm0_u_logic_Iwh2z4_17_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_19_cortexm0_u_logic_Msub_Iwh2z4_cy_19_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(16),
      O => cortexm0_u_logic_Iwh2z4_16_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_19_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y109",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Jpa3z4_26965,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(19)
    );
  ahbmo_hprot_1_OBUF_1_4_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y109",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_4_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y109"
    )
    port map (
      CI => cortexm0_u_logic_Msub_Iwh2z4_cy_15_Q_28289,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Msub_Iwh2z4_cy_19_Q_28294,
      CO(2) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => cortexm0_u_logic_Iwh2z4(19),
      O(2) => cortexm0_u_logic_Iwh2z4(18),
      O(1) => cortexm0_u_logic_Iwh2z4(17),
      O(0) => cortexm0_u_logic_Iwh2z4(16),
      S(3) => cortexm0_u_logic_Msub_Iwh2z4_lut(19),
      S(2) => cortexm0_u_logic_Msub_Iwh2z4_lut(18),
      S(1) => cortexm0_u_logic_Msub_Iwh2z4_lut(17),
      S(0) => cortexm0_u_logic_Msub_Iwh2z4_lut(16)
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_18_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y109",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_O0o2z4_27411,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(18)
    );
  ahbmo_hprot_1_OBUF_1_5_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y109",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_5_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_17_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y109",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_S3i3z4_27412,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(17)
    );
  ahbmo_hprot_1_OBUF_1_6_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y109",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_6_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_16_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y109",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Xeo2z4_27415,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(16)
    );
  ahbmo_hprot_1_OBUF_1_7_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y109",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_7_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_7_cortexm0_u_logic_Msub_Iwh2z4_cy_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(7),
      O => cortexm0_u_logic_Iwh2z4_7_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_7_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(6),
      O => cortexm0_u_logic_Iwh2z4_6_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_7_cortexm0_u_logic_Msub_Iwh2z4_cy_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(5),
      O => cortexm0_u_logic_Iwh2z4_5_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_7_cortexm0_u_logic_Msub_Iwh2z4_cy_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(4),
      O => cortexm0_u_logic_Iwh2z4_4_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_7_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y106",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Dhb3z4_26644,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(7)
    );
  ahbmo_hprot_1_OBUF_1_16_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y106",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_16_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y106"
    )
    port map (
      CI => cortexm0_u_logic_Msub_Iwh2z4_cy_3_Q_28274,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Msub_Iwh2z4_cy_7_Q_28279,
      CO(2) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => cortexm0_u_logic_Iwh2z4(7),
      O(2) => cortexm0_u_logic_Iwh2z4(6),
      O(1) => cortexm0_u_logic_Iwh2z4(5),
      O(0) => cortexm0_u_logic_Iwh2z4(4),
      S(3) => cortexm0_u_logic_Msub_Iwh2z4_lut(7),
      S(2) => cortexm0_u_logic_Msub_Iwh2z4_lut(6),
      S(1) => cortexm0_u_logic_Msub_Iwh2z4_lut(5),
      S(0) => cortexm0_u_logic_Msub_Iwh2z4_lut(4)
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_6_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y106",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Z8b3z4_27406,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(6)
    );
  ahbmo_hprot_1_OBUF_1_17_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y106",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_17_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_5_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y106",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Qxa3z4_25785,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(5)
    );
  ahbmo_hprot_1_OBUF_1_18_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y106",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_18_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y106",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Gza3z4_27407,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(4)
    );
  ahbmo_hprot_1_OBUF_1_19_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y106",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_19_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_32_cortexm0_u_logic_n16585_32_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Madd_n16585_cy_32_Q_316,
      O => cortexm0_u_logic_Madd_n16585_cy_32_0
    );
  cortexm0_u_logic_n16585_32_cortexm0_u_logic_n16585_32_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(31),
      O => cortexm0_u_logic_n16585_31_0
    );
  cortexm0_u_logic_n16585_32_cortexm0_u_logic_n16585_32_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(30),
      O => cortexm0_u_logic_n16585_30_0
    );
  cortexm0_u_logic_n16585_32_cortexm0_u_logic_n16585_32_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(29),
      O => cortexm0_u_logic_n16585_29_0
    );
  cortexm0_u_logic_n16585_32_rt_1 : X_AND2B1L
    generic map(
      LOC => "SLICE_X28Y102"
    )
    port map (
      DI => cortexm0_u_logic_n16585(32),
      O => cortexm0_u_logic_n16585_32_0,
      SRI => '0'
    );
  cortexm0_u_logic_Madd_n16585_lut_32_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y102",
      INIT => X"FFFFFF00000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR4 => cortexm0_u_logic_F872z4_M872z4_AND_6042_o,
      ADR5 => cortexm0_u_logic_Phh2z4,
      O => cortexm0_u_logic_Madd_n16585_lut(32)
    );
  cortexm0_u_logic_Madd_n16585_cy_32_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y102"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16585_cy_28_Q_28267,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16585_cy_32_Q_316,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16585_cy_32_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16585_cy_32_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16585_cy_32_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_32_DI_3_Q,
      DI(2) => cortexm0_u_logic_Ovcvx4,
      DI(1) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_32_DI_1_Q,
      DI(0) => cortexm0_u_logic_Sscvx4,
      O(3) => cortexm0_u_logic_n16585(32),
      O(2) => cortexm0_u_logic_n16585(31),
      O(1) => cortexm0_u_logic_n16585(30),
      O(0) => cortexm0_u_logic_n16585(29),
      S(3) => cortexm0_u_logic_Madd_n16585_lut(32),
      S(2) => cortexm0_u_logic_Madd_n16585_lut(31),
      S(1) => cortexm0_u_logic_Madd_n16585_lut(30),
      S(0) => cortexm0_u_logic_Madd_n16585_lut(29)
    );
  cortexm0_u_logic_Madd_n16585_lut_31_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y102",
      INIT => X"FAFA0505FAFA0505"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR4 => cortexm0_u_logic_Dih2z4,
      ADR2 => cortexm0_u_logic_Q8zvx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16585_lut(31)
    );
  cortexm0_u_logic_Ovcvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y102",
      INIT => X"05050505"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Q8zvx4,
      O => cortexm0_u_logic_Ovcvx4
    );
  cortexm0_u_logic_Madd_n16585_lut_30_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y102",
      INIT => X"AAAAAAAAAAAA5555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_L562z4_S562z4_AND_5885_o,
      ADR5 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR0 => cortexm0_u_logic_Kih2z4,
      O => cortexm0_u_logic_Madd_n16585_lut(30)
    );
  cortexm0_u_logic_Madd_n16585_lut_29_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y102",
      INIT => X"EE11EE11EE11EE11"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR0 => cortexm0_u_logic_Re72z4_Ye72z4_AND_6068_o,
      ADR3 => cortexm0_u_logic_Whh2z4,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16585_lut(29)
    );
  cortexm0_u_logic_Sscvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y102",
      INIT => X"11111111"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR0 => cortexm0_u_logic_Re72z4_Ye72z4_AND_6068_o,
      ADR4 => '1',
      O => cortexm0_u_logic_Sscvx4
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_3_cortexm0_u_logic_Msub_Iwh2z4_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(3),
      O => cortexm0_u_logic_Iwh2z4_3_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_3_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(2),
      O => cortexm0_u_logic_Iwh2z4_2_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_3_cortexm0_u_logic_Msub_Iwh2z4_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(1),
      O => cortexm0_u_logic_Iwh2z4_1_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_3_cortexm0_u_logic_Msub_Iwh2z4_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(0),
      O => cortexm0_u_logic_Iwh2z4_0_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y105",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_W0b3z4_27416,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(3)
    );
  ahbmo_hprot_1_OBUF_1_20_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y105",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_20_D5LUT_O_UNCONNECTED
    );
  ProtoComp942_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X0Y105"
    )
    port map (
      O => ProtoComp942_CYINITVCC_1
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y105"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp942_CYINITVCC_1,
      CO(3) => cortexm0_u_logic_Msub_Iwh2z4_cy_3_Q_28274,
      CO(2) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Iwh2z4(3),
      O(2) => cortexm0_u_logic_Iwh2z4(2),
      O(1) => cortexm0_u_logic_Iwh2z4(1),
      O(0) => cortexm0_u_logic_Iwh2z4(0),
      S(3) => cortexm0_u_logic_Msub_Iwh2z4_lut(3),
      S(2) => cortexm0_u_logic_Msub_Iwh2z4_lut(2),
      S(1) => cortexm0_u_logic_Msub_Iwh2z4_lut(1),
      S(0) => cortexm0_u_logic_F2o2z4_rt_357
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y105",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_M2b3z4_27417,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(2)
    );
  ahbmo_hprot_1_OBUF_1_21_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y105",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_21_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y105",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_C4b3z4_27410,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(1)
    );
  ahbmo_hprot_1_OBUF_1_22_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y105",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_22_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_F2o2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y105",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_F2o2z4_27362,
      ADR5 => '1',
      O => cortexm0_u_logic_F2o2z4_rt_357
    );
  ahbmo_htrans_0_OBUF_1_36_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y105",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_36_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_11_cortexm0_u_logic_Msub_Iwh2z4_cy_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(11),
      O => cortexm0_u_logic_Iwh2z4_11_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_11_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(10),
      O => cortexm0_u_logic_Iwh2z4_10_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_11_cortexm0_u_logic_Msub_Iwh2z4_cy_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(9),
      O => cortexm0_u_logic_Iwh2z4_9_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_11_cortexm0_u_logic_Msub_Iwh2z4_cy_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(8),
      O => cortexm0_u_logic_Iwh2z4_8_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y107",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_She3z4_26066,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(11)
    );
  ahbmo_hprot_1_OBUF_1_12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y107",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_12_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y107"
    )
    port map (
      CI => cortexm0_u_logic_Msub_Iwh2z4_cy_7_Q_28279,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Msub_Iwh2z4_cy_11_Q_28284,
      CO(2) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => cortexm0_u_logic_Iwh2z4(11),
      O(2) => cortexm0_u_logic_Iwh2z4(10),
      O(1) => cortexm0_u_logic_Iwh2z4(9),
      O(0) => cortexm0_u_logic_Iwh2z4(8),
      S(3) => cortexm0_u_logic_Msub_Iwh2z4_lut(11),
      S(2) => cortexm0_u_logic_Msub_Iwh2z4_lut(10),
      S(1) => cortexm0_u_logic_Msub_Iwh2z4_lut(9),
      S(0) => cortexm0_u_logic_Msub_Iwh2z4_lut(8)
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_10_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y107",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Zva3z4_26413,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(10)
    );
  ahbmo_hprot_1_OBUF_1_13_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y107",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_13_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_9_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y107",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Aze3z4_27400,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(9)
    );
  ahbmo_hprot_1_OBUF_1_14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y107",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_14_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_8_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y107",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_M5f3z4_27399,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(8)
    );
  ahbmo_hprot_1_OBUF_1_15_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y107",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_15_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_15_cortexm0_u_logic_Msub_Iwh2z4_cy_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(15),
      O => cortexm0_u_logic_Iwh2z4_15_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_15_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(14),
      O => cortexm0_u_logic_Iwh2z4_14_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_15_cortexm0_u_logic_Msub_Iwh2z4_cy_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(13),
      O => cortexm0_u_logic_Iwh2z4_13_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_15_cortexm0_u_logic_Msub_Iwh2z4_cy_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(12),
      O => cortexm0_u_logic_Iwh2z4_12_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_15_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y108",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Ara3z4_27414,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(15)
    );
  ahbmo_hprot_1_OBUF_1_8_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y108",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_8_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y108"
    )
    port map (
      CI => cortexm0_u_logic_Msub_Iwh2z4_cy_11_Q_28284,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Msub_Iwh2z4_cy_15_Q_28289,
      CO(2) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => cortexm0_u_logic_Iwh2z4(15),
      O(2) => cortexm0_u_logic_Iwh2z4(14),
      O(1) => cortexm0_u_logic_Iwh2z4(13),
      O(0) => cortexm0_u_logic_Iwh2z4(12),
      S(3) => cortexm0_u_logic_Msub_Iwh2z4_lut(15),
      S(2) => cortexm0_u_logic_Msub_Iwh2z4_lut(14),
      S(1) => cortexm0_u_logic_Msub_Iwh2z4_lut(13),
      S(0) => cortexm0_u_logic_Msub_Iwh2z4_lut(12)
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_14_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y108",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Rsa3z4_27168,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(14)
    );
  ahbmo_hprot_1_OBUF_1_9_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y108",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_9_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_13_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y108",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_K7g3z4_27404,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(13)
    );
  ahbmo_hprot_1_OBUF_1_10_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y108",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_10_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_12_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y108",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Iua3z4_27405,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(12)
    );
  ahbmo_hprot_1_OBUF_1_11_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y108",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_11_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Iwh2z4_23_cortexm0_u_logic_Iwh2z4_23_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(23),
      O => cortexm0_u_logic_Iwh2z4_23_0
    );
  cortexm0_u_logic_Iwh2z4_23_cortexm0_u_logic_Iwh2z4_23_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(22),
      O => cortexm0_u_logic_Iwh2z4_22_0
    );
  cortexm0_u_logic_Iwh2z4_23_cortexm0_u_logic_Iwh2z4_23_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(21),
      O => cortexm0_u_logic_Iwh2z4_21_0
    );
  cortexm0_u_logic_Iwh2z4_23_cortexm0_u_logic_Iwh2z4_23_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(20),
      O => cortexm0_u_logic_Iwh2z4_20_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_23_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y110",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Uei3z4_27056,
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(23)
    );
  cortexm0_u_logic_Msub_Iwh2z4_xor_23_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y110"
    )
    port map (
      CI => cortexm0_u_logic_Msub_Iwh2z4_cy_19_Q_28294,
      CYINIT => '0',
      CO(3) => NLW_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_3_UNCONNECTED,
      CO(2) => NLW_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_0_UNCONNECTED,
      DI(3) => NLW_cortexm0_u_logic_Msub_Iwh2z4_xor_23_DI_3_UNCONNECTED,
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => cortexm0_u_logic_Iwh2z4(23),
      O(2) => cortexm0_u_logic_Iwh2z4(22),
      O(1) => cortexm0_u_logic_Iwh2z4(21),
      O(0) => cortexm0_u_logic_Iwh2z4(20),
      S(3) => cortexm0_u_logic_Msub_Iwh2z4_lut(23),
      S(2) => cortexm0_u_logic_Msub_Iwh2z4_lut(22),
      S(1) => cortexm0_u_logic_Msub_Iwh2z4_lut(21),
      S(0) => cortexm0_u_logic_Msub_Iwh2z4_lut(20)
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_22_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y110",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Ddi3z4_27401,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(22)
    );
  ahbmo_hprot_1_OBUF_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y110",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_21_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y110",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Ogo2z4_26542,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(21)
    );
  ahbmo_hprot_1_OBUF_1_2_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y110",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_2_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_20_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y110",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Z2h3z4_27402,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(20)
    );
  ahbmo_hprot_1_OBUF_1_3_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y110",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_3_A5LUT_O_UNCONNECTED
    );
  ahbmo_hwdata_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD434"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_10_OBUF_I,
      O => ahbmo_hwdata(10)
    );
  ahbmo_hwdata_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD430"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_20_OBUF_I,
      O => ahbmo_hwdata(20)
    );
  ahbmo_hprot_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD13"
    )
    port map (
      I => '1',
      O => ahbmo_hprot(0)
    );
  ahbmo_hwdata_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD415"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_0_OBUF_I,
      O => ahbmo_hwdata(0)
    );
  ahbmo_hwdata_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD418"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_9_OBUF_I,
      O => ahbmo_hwdata(9)
    );
  ahbmo_hwdata_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD431"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_12_OBUF_I,
      O => ahbmo_hwdata(12)
    );
  ahbmo_hprot_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD7"
    )
    port map (
      I => '1',
      O => ahbmo_hprot(1)
    );
  ahbmo_hwdata_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD417"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_1_OBUF_I,
      O => ahbmo_hwdata(1)
    );
  ahbmo_hsize_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD9"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hsize_1_OBUF_I,
      O => ahbmo_hsize(1)
    );
  ahbmo_hwdata_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD421"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_5_OBUF_I,
      O => ahbmo_hwdata(5)
    );
  ahbmo_hsize_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD8"
    )
    port map (
      I => '0',
      O => ahbmo_hsize(2)
    );
  ahbmo_hwdata_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD424"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_4_OBUF_I,
      O => ahbmo_hwdata(4)
    );
  ahbmo_hwdata_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD439"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_6_OBUF_I,
      O => ahbmo_hwdata(6)
    );
  ahbmo_hwrite_OBUF : X_OBUF
    generic map(
      LOC => "PAD448"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwrite_OBUF_I,
      O => ahbmo_hwrite
    );
  ahbmo_hwdata_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD419"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_3_OBUF_I,
      O => ahbmo_hwdata(3)
    );
  ahbmo_hwdata_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD420"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_8_OBUF_I,
      O => ahbmo_hwdata(8)
    );
  ahbmo_hwdata_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD438"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_11_OBUF_I,
      O => ahbmo_hwdata(11)
    );
  ahbmo_hwdata_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD422"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_2_OBUF_I,
      O => ahbmo_hwdata(2)
    );
  ahbmo_hwdata_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD436"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_7_OBUF_I,
      O => ahbmo_hwdata(7)
    );
  ahbmo_hprot_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD15"
    )
    port map (
      I => '0',
      O => ahbmo_hprot(2)
    );
  ahbmo_hprot_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD16"
    )
    port map (
      I => '0',
      O => ahbmo_hprot(3)
    );
  ahbmo_hsize_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD10"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hsize_0_OBUF_I,
      O => ahbmo_hsize(0)
    );
  ahbmo_hconfig_2_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD271"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 2)
    );
  ahbmo_hconfig_1_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD460"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 8)
    );
  ahbmo_hconfig_2_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD272"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 3)
    );
  ahbmo_hconfig_0_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD488"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 4)
    );
  ahbmo_hconfig_1_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD457"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 5)
    );
  ahbmo_hconfig_1_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD459"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 7)
    );
  ahbmo_hconfig_0_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD493"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 9)
    );
  ahbmo_hconfig_1_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD456"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 4)
    );
  ahbmo_hconfig_1_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD454"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 2)
    );
  ahbmo_hconfig_1_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD461"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 9)
    );
  ahbmo_hconfig_0_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD489"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 5)
    );
  ahbmo_hconfig_1_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD458"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 6)
    );
  ahbmo_hconfig_2_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD269"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 0)
    );
  ahbmo_hconfig_0_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD487"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 3)
    );
  ahbmo_hconfig_0_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD491"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 7)
    );
  ahbmo_hconfig_0_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD492"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 8)
    );
  ahbmo_hconfig_1_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD453"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 1)
    );
  ahbmo_hconfig_1_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD455"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 3)
    );
  ahbmo_hconfig_2_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD270"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 1)
    );
  ahbmo_hconfig_0_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD490"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 6)
    );
  ahbmo_hconfig_1_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD452"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 0)
    );
  ahbmo_hwdata_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD445"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_27_OBUF_I,
      O => ahbmo_hwdata(27)
    );
  ahbmo_hwdata_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD423"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_19_OBUF_I,
      O => ahbmo_hwdata(19)
    );
  ahbmo_hwdata_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD442"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_28_OBUF_I,
      O => ahbmo_hwdata(28)
    );
  ahbmo_htrans_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD17"
    )
    port map (
      I => NlwBufferSignal_ahbmo_htrans_1_OBUF_I,
      O => ahbmo_htrans(1)
    );
  ahbmo_hwdata_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD425"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_21_OBUF_I,
      O => ahbmo_hwdata(21)
    );
  ahbmo_hwdata_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD433"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_23_OBUF_I,
      O => ahbmo_hwdata(23)
    );
  ahbmo_hwdata_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD427"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_18_OBUF_I,
      O => ahbmo_hwdata(18)
    );
  clkm_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "PAD416",
      PATHPULSE => 115 ps
    )
    port map (
      O => clkm_BUFGP_IBUFG_557,
      I => clkm
    );
  ProtoComp946_IMUX : X_BUF
    generic map(
      LOC => "PAD416",
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP_IBUFG_557,
      O => clkm_BUFGP_IBUFG_0
    );
  ahbmo_hwdata_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD435"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_14_OBUF_I,
      O => ahbmo_hwdata(14)
    );
  ahbmo_hwdata_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD441"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_25_OBUF_I,
      O => ahbmo_hwdata(25)
    );
  ahbmo_hwdata_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD437"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_24_OBUF_I,
      O => ahbmo_hwdata(24)
    );
  ahbmo_hwdata_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD429"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_13_OBUF_I,
      O => ahbmo_hwdata(13)
    );
  ahbmo_hwdata_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD450"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_22_OBUF_I,
      O => ahbmo_hwdata(22)
    );
  ahbmo_hwdata_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD428"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_16_OBUF_I,
      O => ahbmo_hwdata(16)
    );
  ahbmo_hwdata_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD446"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_30_OBUF_I,
      O => ahbmo_hwdata(30)
    );
  ahbmo_hwdata_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD426"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_17_OBUF_I,
      O => ahbmo_hwdata(17)
    );
  ahbmo_hwdata_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD447"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_29_OBUF_I,
      O => ahbmo_hwdata(29)
    );
  ahbmo_hwdata_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD449"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_31_OBUF_I,
      O => ahbmo_hwdata(31)
    );
  ahbmo_hwdata_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD440"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_15_OBUF_I,
      O => ahbmo_hwdata(15)
    );
  ahbmo_htrans_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD4"
    )
    port map (
      I => '0',
      O => ahbmo_htrans(0)
    );
  ahbmo_hwdata_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD432"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_26_OBUF_I,
      O => ahbmo_hwdata(26)
    );
  ahbmo_hconfig_0_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD486"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 2)
    );
  cm0_led_OBUF : X_OBUF
    generic map(
      LOC => "PAD14"
    )
    port map (
      I => NlwBufferSignal_cm0_led_OBUF_I,
      O => cm0_led
    );
  rstn_IBUF : X_BUF
    generic map(
      LOC => "PAD142",
      PATHPULSE => 115 ps
    )
    port map (
      O => cortexm0_u_logic_hreset_n_inv_non_inverted,
      I => rstn
    );
  ProtoComp947_IMUX : X_BUF
    generic map(
      LOC => "PAD142",
      PATHPULSE => 115 ps
    )
    port map (
      I => ProtoComp947_IINV_OUT,
      O => cortexm0_u_logic_hreset_n_inv
    );
  ProtoComp947_IINV : X_INV
    generic map(
      LOC => "PAD142",
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_hreset_n_inv_non_inverted,
      O => ProtoComp947_IINV_OUT
    );
  ahbmo_hconfig_0_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD484"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 0)
    );
  ahbmo_hconfig_0_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD485"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 1)
    );
  ahbmo_hconfig_4_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD150"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 3)
    );
  ahbmo_hconfig_4_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD151"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 4)
    );
  ahbmo_hconfig_4_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD152"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 5)
    );
  ahbmo_hconfig_3_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD220"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 7)
    );
  ahbmo_hconfig_3_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD215"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 2)
    );
  ahbmo_hconfig_3_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD213"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 0)
    );
  ahbmo_hconfig_2_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD275"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 6)
    );
  ahbmo_hconfig_3_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD221"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 8)
    );
  ahbmo_hconfig_4_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD149"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 2)
    );
  ahbmo_hconfig_2_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD273"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 4)
    );
  ahbmo_hconfig_2_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD274"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 5)
    );
  ahbmo_hconfig_3_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD216"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 3)
    );
  ahbmo_hconfig_3_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD219"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 6)
    );
  ahbmo_hconfig_2_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD278"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 9)
    );
  ahbmo_hconfig_3_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD218"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 5)
    );
  ahbmo_hconfig_3_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD214"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 1)
    );
  ahbmo_hconfig_3_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD217"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 4)
    );
  ahbmo_hconfig_2_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD277"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 8)
    );
  ahbmo_hconfig_2_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD276"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 7)
    );
  ahbmo_hconfig_3_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD222"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 9)
    );
  ahbmo_hconfig_4_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD147"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 0)
    );
  ahbmo_hconfig_4_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD148"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 1)
    );
  ahbmo_hconfig_6_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD347"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 6)
    );
  ahbmo_hconfig_5_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD115"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 5)
    );
  ahbmo_hconfig_4_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD155"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 8)
    );
  ahbmo_hconfig_5_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD116"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 6)
    );
  ahbmo_hconfig_4_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD153"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 6)
    );
  ahbmo_hconfig_4_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD154"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 7)
    );
  ahbmo_hconfig_5_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD110"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 0)
    );
  ahbmo_hconfig_5_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD118"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 8)
    );
  ahbmo_hconfig_6_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD338"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 1)
    );
  ahbmo_hconfig_5_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD111"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 1)
    );
  ahbmo_hconfig_5_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD119"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 9)
    );
  ahbmo_hconfig_5_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD113"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 3)
    );
  ahbmo_hconfig_5_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD112"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 2)
    );
  ahbmo_hconfig_5_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD117"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 7)
    );
  ahbmo_hconfig_6_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD337"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 0)
    );
  ahbmo_hconfig_4_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD156"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 9)
    );
  ahbmo_hconfig_6_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD340"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 3)
    );
  ahbmo_hconfig_6_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD339"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 2)
    );
  ahbmo_hconfig_6_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD346"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 5)
    );
  ahbmo_hconfig_5_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD114"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 4)
    );
  ahbmo_hconfig_6_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD345"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 4)
    );
  ahbmo_hconfig_6_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD348"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 7)
    );
  ahbmo_hconfig_6_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD349"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 8)
    );
  ahbmo_hconfig_7_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD144"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 1)
    );
  ahbmo_hconfig_7_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD145"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 2)
    );
  ahbmo_hconfig_7_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD143"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 0)
    );
  ahbmo_hconfig_6_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD350"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 9)
    );
  ahbmi_hrdata_2_IBUF : X_BUF
    generic map(
      LOC => "PAD385",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_2_IBUF_735,
      I => ahbmi_hrdata(2)
    );
  ProtoComp946_IMUX_4 : X_BUF
    generic map(
      LOC => "PAD385",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_2_IBUF_735,
      O => ahbmi_hrdata_2_IBUF_0
    );
  ahbmi_hrdata_5_IBUF : X_BUF
    generic map(
      LOC => "PAD388",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_5_IBUF_744,
      I => ahbmi_hrdata(5)
    );
  ProtoComp946_IMUX_7 : X_BUF
    generic map(
      LOC => "PAD388",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_5_IBUF_744,
      O => ahbmi_hrdata_5_IBUF_0
    );
  ahbmi_hrdata_7_IBUF : X_BUF
    generic map(
      LOC => "PAD390",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_7_IBUF_750,
      I => ahbmi_hrdata(7)
    );
  ProtoComp946_IMUX_9 : X_BUF
    generic map(
      LOC => "PAD390",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_7_IBUF_750,
      O => ahbmi_hrdata_7_IBUF_0
    );
  ahbmo_hconfig_7_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD146"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 3)
    );
  ahbmo_hconfig_7_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD242"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 5)
    );
  ahbmi_hgrant_0_IBUF : X_BUF
    generic map(
      LOC => "PAD6",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hgrant_0_IBUF_726,
      I => ahbmi_hgrant(0)
    );
  ProtoComp946_IMUX_1 : X_BUF
    generic map(
      LOC => "PAD6",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hgrant_0_IBUF_726,
      O => ahbmi_hgrant_0_IBUF_0
    );
  ahbmi_hrdata_6_IBUF : X_BUF
    generic map(
      LOC => "PAD389",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_6_IBUF_747,
      I => ahbmi_hrdata(6)
    );
  ProtoComp946_IMUX_8 : X_BUF
    generic map(
      LOC => "PAD389",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_6_IBUF_747,
      O => ahbmi_hrdata_6_IBUF_0
    );
  ahbmi_hrdata_8_IBUF : X_BUF
    generic map(
      LOC => "PAD391",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_8_IBUF_753,
      I => ahbmi_hrdata(8)
    );
  ProtoComp946_IMUX_10 : X_BUF
    generic map(
      LOC => "PAD391",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_8_IBUF_753,
      O => ahbmi_hrdata_8_IBUF_0
    );
  ahbmo_hconfig_7_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD241"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 4)
    );
  ahbmi_hrdata_0_IBUF : X_BUF
    generic map(
      LOC => "PAD381",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_0_IBUF_729,
      I => ahbmi_hrdata(0)
    );
  ProtoComp946_IMUX_2 : X_BUF
    generic map(
      LOC => "PAD381",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_0_IBUF_729,
      O => ahbmi_hrdata_0_IBUF_0
    );
  ahbmo_hconfig_7_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD245"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 8)
    );
  ahbmi_hrdata_1_IBUF : X_BUF
    generic map(
      LOC => "PAD382",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_1_IBUF_732,
      I => ahbmi_hrdata(1)
    );
  ProtoComp946_IMUX_3 : X_BUF
    generic map(
      LOC => "PAD382",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_1_IBUF_732,
      O => ahbmi_hrdata_1_IBUF_0
    );
  ahbmi_hrdata_3_IBUF : X_BUF
    generic map(
      LOC => "PAD386",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_3_IBUF_738,
      I => ahbmi_hrdata(3)
    );
  ProtoComp946_IMUX_5 : X_BUF
    generic map(
      LOC => "PAD386",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_3_IBUF_738,
      O => ahbmi_hrdata_3_IBUF_0
    );
  ahbmo_hconfig_7_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD246"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 9)
    );
  ahbmi_hrdata_9_IBUF : X_BUF
    generic map(
      LOC => "PAD392",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_9_IBUF_756,
      I => ahbmi_hrdata(9)
    );
  ProtoComp946_IMUX_11 : X_BUF
    generic map(
      LOC => "PAD392",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_9_IBUF_756,
      O => ahbmi_hrdata_9_IBUF_0
    );
  ahbmo_hconfig_7_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD243"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 6)
    );
  ahbmi_hrdata_4_IBUF : X_BUF
    generic map(
      LOC => "PAD387",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_4_IBUF_741,
      I => ahbmi_hrdata(4)
    );
  ProtoComp946_IMUX_6 : X_BUF
    generic map(
      LOC => "PAD387",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_4_IBUF_741,
      O => ahbmi_hrdata_4_IBUF_0
    );
  ahbmo_hconfig_7_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD244"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 7)
    );
  ahbmo_hconfig_0_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD93"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 15)
    );
  ahbmo_hconfig_0_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD497"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 13)
    );
  ahbmo_hconfig_0_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD104"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 26)
    );
  ahbmo_hconfig_0_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD498"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 14)
    );
  ahbmo_hconfig_0_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD496"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 12)
    );
  ahbmo_hconfig_0_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD105"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 27)
    );
  ahbmo_hconfig_0_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD99"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 21)
    );
  ahbmo_hconfig_0_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD109"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 31)
    );
  ahbmo_hconfig_0_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD98"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 20)
    );
  ahbmo_hconfig_0_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD97"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 19)
    );
  ahbmo_hconfig_0_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD94"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 16)
    );
  ahbmo_hconfig_0_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD96"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 18)
    );
  ahbmo_hconfig_0_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD101"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 23)
    );
  ahbmo_hconfig_0_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD495"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 11)
    );
  ahbmo_hconfig_0_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD103"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 25)
    );
  ahbmo_hconfig_0_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD106"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 28)
    );
  ahbmo_hconfig_0_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD102"
    )
    port map (
      I => '1',
      O => ahbmo_hconfig(0, 24)
    );
  ahbmo_hconfig_0_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD95"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 17)
    );
  ahbmo_hconfig_0_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD100"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 22)
    );
  ahbmo_hconfig_0_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD108"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 30)
    );
  ahbmo_hconfig_0_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD494"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 10)
    );
  ahbmo_hconfig_1_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD462"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 10)
    );
  ahbmo_hconfig_0_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD107"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 29)
    );
  ahbmo_hconfig_1_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD463"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 11)
    );
  ahbmo_hconfig_1_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD464"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 12)
    );
  ahbmo_hconfig_1_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD472"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 20)
    );
  ahbmo_hconfig_2_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD281"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 12)
    );
  ahbmo_hconfig_1_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD466"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 14)
    );
  ahbmo_hconfig_1_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD474"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 22)
    );
  ahbmo_hconfig_1_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD482"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 30)
    );
  ahbmo_hconfig_1_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD467"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 15)
    );
  ahbmo_hconfig_1_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD481"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 29)
    );
  ahbmo_hconfig_1_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD478"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 26)
    );
  ahbmo_hconfig_1_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD476"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 24)
    );
  ahbmo_hconfig_1_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD473"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 21)
    );
  ahbmo_hconfig_1_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD469"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 17)
    );
  ahbmo_hconfig_1_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD465"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 13)
    );
  ahbmo_hconfig_1_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD471"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 19)
    );
  ahbmo_hconfig_2_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD279"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 10)
    );
  ahbmo_hconfig_2_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD280"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 11)
    );
  ahbmo_hconfig_1_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD483"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 31)
    );
  ahbmo_hconfig_1_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD468"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 16)
    );
  ahbmo_hconfig_2_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD289"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 20)
    );
  ahbmo_hconfig_1_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD470"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 18)
    );
  ahbmo_hconfig_1_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD480"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 28)
    );
  ahbmo_hconfig_1_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD479"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 27)
    );
  ahbmo_hconfig_1_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD475"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 23)
    );
  ahbmo_hconfig_1_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD477"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 25)
    );
  ahbmo_hconfig_2_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD294"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 25)
    );
  ahbmo_hconfig_2_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD288"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 19)
    );
  ahbmo_hconfig_2_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD291"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 22)
    );
  ahbmo_hconfig_2_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD287"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 18)
    );
  ahbmo_hconfig_2_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD285"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 16)
    );
  ahbmo_hconfig_3_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD224"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 11)
    );
  ahbmo_hconfig_2_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD290"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 21)
    );
  ahbmo_hconfig_2_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD295"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 26)
    );
  ahbmo_hconfig_2_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD297"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 28)
    );
  ahbmo_hconfig_2_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD298"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 29)
    );
  ahbmo_hconfig_2_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD284"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 15)
    );
  ahbmo_hconfig_3_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD223"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 10)
    );
  ahbmo_hconfig_2_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD296"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 27)
    );
  ahbmo_hconfig_3_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD225"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 12)
    );
  ahbmo_hconfig_2_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD292"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 23)
    );
  ahbmo_hconfig_2_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD283"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 14)
    );
  ahbmo_hconfig_2_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD286"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 17)
    );
  ahbmo_hconfig_2_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD282"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 13)
    );
  ahbmo_hconfig_2_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD300"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 31)
    );
  ahbmo_hconfig_2_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD299"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 30)
    );
  ahbmo_hconfig_2_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD293"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 24)
    );
  ahbmo_hconfig_3_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD234"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 21)
    );
  ahbmo_hconfig_3_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD227"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 14)
    );
  ahbmo_hconfig_3_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD226"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 13)
    );
  ahbmo_hconfig_3_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD233"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 20)
    );
  ahbmo_hconfig_3_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD235"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 22)
    );
  ahbmo_hconfig_3_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD335"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 30)
    );
  ahbmo_hconfig_4_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD160"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 13)
    );
  ahbmo_hconfig_4_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD161"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 14)
    );
  ahbmo_hconfig_4_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD159"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 12)
    );
  ahbmo_hconfig_4_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD157"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 10)
    );
  ahbmo_hconfig_3_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD232"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 19)
    );
  ahbmo_hconfig_4_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD167"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 20)
    );
  ahbmo_hconfig_4_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD169"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 22)
    );
  ahbmo_hconfig_3_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD239"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 26)
    );
  ahbmo_hconfig_3_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD237"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 24)
    );
  ahbmo_hconfig_3_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD230"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 17)
    );
  ahbmo_hconfig_3_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD236"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 23)
    );
  ahbmo_hconfig_3_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD231"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 18)
    );
  ahbmo_hconfig_3_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD240"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 27)
    );
  ahbmo_hconfig_4_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD158"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 11)
    );
  ahbmo_hconfig_3_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD333"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 28)
    );
  ahbmo_hconfig_3_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD336"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 31)
    );
  ahbmo_hconfig_3_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD334"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 29)
    );
  ahbmo_hconfig_4_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD182"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 21)
    );
  ahbmo_hconfig_3_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD229"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 16)
    );
  ahbmo_hconfig_3_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD228"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 15)
    );
  ahbmo_hconfig_3_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD238"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 25)
    );
  ahbmo_hconfig_4_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD173"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 24)
    );
  ahbmo_hconfig_4_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD191"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 29)
    );
  ahbmo_hconfig_4_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD187"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 25)
    );
  ahbmo_hconfig_4_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD193"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 31)
    );
  ahbmo_hconfig_4_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD168"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 17)
    );
  ahbmo_hconfig_4_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD181"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 23)
    );
  ahbmo_hconfig_4_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD177"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 26)
    );
  ahbmo_hconfig_4_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD192"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 30)
    );
  ahbmo_hconfig_4_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD189"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 27)
    );
  ahbmo_hconfig_5_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD122"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 12)
    );
  ahbmo_hconfig_4_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD166"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 16)
    );
  ahbmo_hconfig_5_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD123"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 13)
    );
  ahbmo_hconfig_4_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD165"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 18)
    );
  ahbmo_hconfig_4_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD184"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 28)
    );
  ahbmo_hconfig_5_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD131"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 21)
    );
  ahbmo_hconfig_5_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD121"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 11)
    );
  ahbmo_hconfig_5_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD124"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 14)
    );
  ahbmo_hconfig_4_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD162"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 15)
    );
  ahbmo_hconfig_4_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD170"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 19)
    );
  ahbmo_hconfig_5_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD120"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 10)
    );
  ahbmo_hconfig_5_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD130"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 20)
    );
  ahbmo_hconfig_5_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD141"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 31)
    );
  ahbmo_hconfig_5_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD125"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 15)
    );
  ahbmo_hconfig_5_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD126"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 16)
    );
  ahbmo_hconfig_5_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD140"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 30)
    );
  ahbmo_hconfig_5_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD132"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 22)
    );
  ahbmo_hconfig_5_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD133"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 23)
    );
  ahbmo_haddr_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD204"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_23_OBUF_I,
      O => ahbmo_haddr(23)
    );
  ahbmi_hrdata_25_IBUF : X_BUF
    generic map(
      LOC => "PAD403",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_25_IBUF_1161,
      I => ahbmi_hrdata(25)
    );
  ProtoComp946_IMUX_28 : X_BUF
    generic map(
      LOC => "PAD403",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_25_IBUF_1161,
      O => ahbmi_hrdata_25_IBUF_0
    );
  ahbmo_haddr_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD212"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_31_OBUF_I,
      O => ahbmo_haddr(31)
    );
  ahbmi_hrdata_27_IBUF : X_BUF
    generic map(
      LOC => "PAD408",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_27_IBUF_1173,
      I => ahbmi_hrdata(27)
    );
  ProtoComp946_IMUX_32 : X_BUF
    generic map(
      LOC => "PAD408",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_27_IBUF_1173,
      O => ahbmi_hrdata_27_IBUF_0
    );
  ahbmi_hrdata_26_IBUF : X_BUF
    generic map(
      LOC => "PAD409",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_26_IBUF_1167,
      I => ahbmi_hrdata(26)
    );
  ProtoComp946_IMUX_30 : X_BUF
    generic map(
      LOC => "PAD409",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_26_IBUF_1167,
      O => ahbmi_hrdata_26_IBUF_0
    );
  ahbmi_hrdata_28_IBUF : X_BUF
    generic map(
      LOC => "PAD407",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_28_IBUF_1176,
      I => ahbmi_hrdata(28)
    );
  ProtoComp946_IMUX_33 : X_BUF
    generic map(
      LOC => "PAD407",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_28_IBUF_1176,
      O => ahbmi_hrdata_28_IBUF_0
    );
  ahbmi_hrdata_19_IBUF : X_BUF
    generic map(
      LOC => "PAD402",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_19_IBUF_1170,
      I => ahbmi_hrdata(19)
    );
  ProtoComp946_IMUX_31 : X_BUF
    generic map(
      LOC => "PAD402",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_19_IBUF_1170,
      O => ahbmi_hrdata_19_IBUF_0
    );
  ahbmo_haddr_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD186"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_12_OBUF_I,
      O => ahbmo_haddr(12)
    );
  ahbmo_haddr_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD171"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_13_OBUF_I,
      O => ahbmo_haddr(13)
    );
  ahbmo_haddr_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD190"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_11_OBUF_I,
      O => ahbmo_haddr(11)
    );
  ahbmo_haddr_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD203"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_22_OBUF_I,
      O => ahbmo_haddr(22)
    );
  ahbmi_hrdata_18_IBUF : X_BUF
    generic map(
      LOC => "PAD401",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_18_IBUF_1164,
      I => ahbmi_hrdata(18)
    );
  ProtoComp946_IMUX_29 : X_BUF
    generic map(
      LOC => "PAD401",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_18_IBUF_1164,
      O => ahbmi_hrdata_18_IBUF_0
    );
  ahbmo_haddr_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD201"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_20_OBUF_I,
      O => ahbmo_haddr(20)
    );
  ahbmo_haddr_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD202"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_21_OBUF_I,
      O => ahbmo_haddr(21)
    );
  ahbmo_haddr_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD179"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_10_OBUF_I,
      O => ahbmo_haddr(10)
    );
  ahbmo_haddr_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD211"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_30_OBUF_I,
      O => ahbmo_haddr(30)
    );
  ahbmi_hrdata_29_IBUF : X_BUF
    generic map(
      LOC => "PAD414",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_29_IBUF_1179,
      I => ahbmi_hrdata(29)
    );
  ProtoComp946_IMUX_34 : X_BUF
    generic map(
      LOC => "PAD414",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_29_IBUF_1179,
      O => ahbmi_hrdata_29_IBUF_0
    );
  ahbmo_haddr_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD194"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_15_OBUF_I,
      O => ahbmo_haddr(15)
    );
  ahbmo_haddr_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD188"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_14_OBUF_I,
      O => ahbmo_haddr(14)
    );
  ahbmo_hconfig_5_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD138"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 28)
    );
  ahbmo_hconfig_6_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD372"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 23)
    );
  ahbmo_hconfig_6_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD363"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 14)
    );
  ahbmo_hconfig_6_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD379"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 30)
    );
  ahbmo_hconfig_5_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD128"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 18)
    );
  ahbmo_hconfig_5_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD137"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 27)
    );
  ahbmo_hconfig_6_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD380"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 31)
    );
  ahbmo_hconfig_5_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD136"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 26)
    );
  ahbmo_hconfig_6_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD352"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 11)
    );
  ahbmo_hconfig_5_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD135"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 25)
    );
  ahbmo_hconfig_6_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD369"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 20)
    );
  ahbmo_hconfig_6_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD361"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 12)
    );
  ahbmo_hconfig_6_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD362"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 13)
    );
  ahbmo_hconfig_5_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD134"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 24)
    );
  ahbmo_hconfig_5_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD127"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 17)
    );
  ahbmo_hconfig_6_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD364"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 15)
    );
  ahbmo_hconfig_6_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD370"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 21)
    );
  ahbmo_hconfig_5_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD139"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 29)
    );
  ahbmo_hconfig_6_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD371"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 22)
    );
  ahbmo_hconfig_6_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD351"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 10)
    );
  ahbmo_hconfig_5_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD129"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 19)
    );
  ahbmo_hconfig_7_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD252"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 15)
    );
  ahbmo_hconfig_6_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD368"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 19)
    );
  ahbmo_hconfig_6_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD376"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 27)
    );
  ahbmo_hconfig_6_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD378"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 29)
    );
  ahbmo_hconfig_7_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD247"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 10)
    );
  ahbmo_hconfig_7_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD248"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 11)
    );
  ahbmo_hconfig_6_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD375"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 26)
    );
  ahbmo_hconfig_7_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD251"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 14)
    );
  ahbmo_hconfig_6_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD374"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 25)
    );
  ahbmo_hconfig_7_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD260"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 23)
    );
  ahbmo_hconfig_7_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD250"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 13)
    );
  ahbmo_hconfig_6_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD373"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 24)
    );
  ahbmo_hconfig_6_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD377"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 28)
    );
  ahbmo_hconfig_7_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD259"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 22)
    );
  ahbmo_hconfig_6_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD365"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 16)
    );
  ahbmo_hconfig_6_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD366"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 17)
    );
  ahbmo_hconfig_7_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD249"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 12)
    );
  ahbmo_hconfig_7_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD268"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 31)
    );
  ahbmo_hconfig_7_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD257"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 20)
    );
  ahbmo_hconfig_7_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD267"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 30)
    );
  ahbmo_hconfig_6_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD367"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 18)
    );
  ahbmo_hconfig_7_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD258"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 21)
    );
  ahbmi_hresp_1_IBUF : X_BUF
    generic map(
      LOC => "PAD21",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hresp_1_IBUF_1113,
      I => ahbmi_hresp(1)
    );
  ProtoComp946_IMUX_12 : X_BUF
    generic map(
      LOC => "PAD21",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hresp_1_IBUF_1113,
      O => ahbmi_hresp_1_IBUF_0
    );
  ahbmo_hconfig_7_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD255"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 18)
    );
  ahbmi_hrdata_10_IBUF : X_BUF
    generic map(
      LOC => "PAD393",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_10_IBUF_1116,
      I => ahbmi_hrdata(10)
    );
  ProtoComp946_IMUX_13 : X_BUF
    generic map(
      LOC => "PAD393",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_10_IBUF_1116,
      O => ahbmi_hrdata_10_IBUF_0
    );
  ahbmo_hconfig_7_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD261"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 24)
    );
  ahbmo_hconfig_7_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD264"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 27)
    );
  ahbmo_hconfig_7_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD263"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 26)
    );
  ahbmo_hconfig_7_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD265"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 28)
    );
  ahbmo_hlock_OBUF : X_OBUF
    generic map(
      LOC => "PAD12"
    )
    port map (
      I => '0',
      O => ahbmo_hlock
    );
  ahbmi_hrdata_11_IBUF : X_BUF
    generic map(
      LOC => "PAD394",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_11_IBUF_1119,
      I => ahbmi_hrdata(11)
    );
  ProtoComp946_IMUX_14 : X_BUF
    generic map(
      LOC => "PAD394",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_11_IBUF_1119,
      O => ahbmi_hrdata_11_IBUF_0
    );
  ahbmi_hrdata_12_IBUF : X_BUF
    generic map(
      LOC => "PAD395",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_12_IBUF_1122,
      I => ahbmi_hrdata(12)
    );
  ProtoComp946_IMUX_15 : X_BUF
    generic map(
      LOC => "PAD395",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_12_IBUF_1122,
      O => ahbmi_hrdata_12_IBUF_0
    );
  ahbmi_hrdata_13_IBUF : X_BUF
    generic map(
      LOC => "PAD396",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_13_IBUF_1128,
      I => ahbmi_hrdata(13)
    );
  ProtoComp946_IMUX_17 : X_BUF
    generic map(
      LOC => "PAD396",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_13_IBUF_1128,
      O => ahbmi_hrdata_13_IBUF_0
    );
  ahbmi_hrdata_20_IBUF : X_BUF
    generic map(
      LOC => "PAD406",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_20_IBUF_1125,
      I => ahbmi_hrdata(20)
    );
  ProtoComp946_IMUX_16 : X_BUF
    generic map(
      LOC => "PAD406",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_20_IBUF_1125,
      O => ahbmi_hrdata_20_IBUF_0
    );
  ahbmo_hconfig_7_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD253"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 16)
    );
  ahbmo_hconfig_7_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD256"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 19)
    );
  ahbmi_hrdata_21_IBUF : X_BUF
    generic map(
      LOC => "PAD404",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_21_IBUF_1131,
      I => ahbmi_hrdata(21)
    );
  ProtoComp946_IMUX_18 : X_BUF
    generic map(
      LOC => "PAD404",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_21_IBUF_1131,
      O => ahbmi_hrdata_21_IBUF_0
    );
  ahbmo_hconfig_7_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD254"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 17)
    );
  ahbmi_hrdata_14_IBUF : X_BUF
    generic map(
      LOC => "PAD397",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_14_IBUF_1134,
      I => ahbmi_hrdata(14)
    );
  ProtoComp946_IMUX_19 : X_BUF
    generic map(
      LOC => "PAD397",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_14_IBUF_1134,
      O => ahbmi_hrdata_14_IBUF_0
    );
  ahbmo_hconfig_7_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD262"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 25)
    );
  ahbmo_hconfig_7_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD266"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 29)
    );
  ahbmi_hrdata_16_IBUF : X_BUF
    generic map(
      LOC => "PAD399",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_16_IBUF_1152,
      I => ahbmi_hrdata(16)
    );
  ProtoComp946_IMUX_25 : X_BUF
    generic map(
      LOC => "PAD399",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_16_IBUF_1152,
      O => ahbmi_hrdata_16_IBUF_0
    );
  ahbmi_hrdata_31_IBUF : X_BUF
    generic map(
      LOC => "PAD412",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_31_IBUF_1149,
      I => ahbmi_hrdata(31)
    );
  ProtoComp946_IMUX_24 : X_BUF
    generic map(
      LOC => "PAD412",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_31_IBUF_1149,
      O => ahbmi_hrdata_31_IBUF_0
    );
  ahbmi_hrdata_30_IBUF : X_BUF
    generic map(
      LOC => "PAD413",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_30_IBUF_1140,
      I => ahbmi_hrdata(30)
    );
  ProtoComp946_IMUX_21 : X_BUF
    generic map(
      LOC => "PAD413",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_30_IBUF_1140,
      O => ahbmi_hrdata_30_IBUF_0
    );
  ahbmi_hrdata_22_IBUF : X_BUF
    generic map(
      LOC => "PAD405",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_22_IBUF_1137,
      I => ahbmi_hrdata(22)
    );
  ProtoComp946_IMUX_20 : X_BUF
    generic map(
      LOC => "PAD405",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_22_IBUF_1137,
      O => ahbmi_hrdata_22_IBUF_0
    );
  ahbmi_hrdata_23_IBUF : X_BUF
    generic map(
      LOC => "PAD410",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_23_IBUF_1146,
      I => ahbmi_hrdata(23)
    );
  ProtoComp946_IMUX_23 : X_BUF
    generic map(
      LOC => "PAD410",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_23_IBUF_1146,
      O => ahbmi_hrdata_23_IBUF_0
    );
  ahbmi_hrdata_24_IBUF : X_BUF
    generic map(
      LOC => "PAD411",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_24_IBUF_1155,
      I => ahbmi_hrdata(24)
    );
  ProtoComp946_IMUX_26 : X_BUF
    generic map(
      LOC => "PAD411",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_24_IBUF_1155,
      O => ahbmi_hrdata_24_IBUF_0
    );
  ahbmi_hrdata_15_IBUF : X_BUF
    generic map(
      LOC => "PAD398",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_15_IBUF_1143,
      I => ahbmi_hrdata(15)
    );
  ProtoComp946_IMUX_22 : X_BUF
    generic map(
      LOC => "PAD398",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_15_IBUF_1143,
      O => ahbmi_hrdata_15_IBUF_0
    );
  ahbmi_hrdata_17_IBUF : X_BUF
    generic map(
      LOC => "PAD400",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_17_IBUF_1158,
      I => ahbmi_hrdata(17)
    );
  ProtoComp946_IMUX_27 : X_BUF
    generic map(
      LOC => "PAD400",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_17_IBUF_1158,
      O => ahbmi_hrdata_17_IBUF_0
    );
  ahbmo_haddr_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD207"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_26_OBUF_I,
      O => ahbmo_haddr(26)
    );
  ahbmo_haddr_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD175"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_5_OBUF_I,
      O => ahbmo_haddr(5)
    );
  ahbmo_haddr_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD208"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_27_OBUF_I,
      O => ahbmo_haddr(27)
    );
  ahbmo_haddr_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD206"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_25_OBUF_I,
      O => ahbmo_haddr(25)
    );
  ahbmo_haddr_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD198"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_19_OBUF_I,
      O => ahbmo_haddr(19)
    );
  ahbmo_haddr_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD195"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_16_OBUF_I,
      O => ahbmo_haddr(16)
    );
  ahbmo_haddr_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD205"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_24_OBUF_I,
      O => ahbmo_haddr(24)
    );
  ahbmo_haddr_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD196"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_17_OBUF_I,
      O => ahbmo_haddr(17)
    );
  ahbmo_haddr_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD185"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_6_OBUF_I,
      O => ahbmo_haddr(6)
    );
  ahbmo_haddr_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD176"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_7_OBUF_I,
      O => ahbmo_haddr(7)
    );
  ahbmo_haddr_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD197"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_18_OBUF_I,
      O => ahbmo_haddr(18)
    );
  ahbmo_haddr_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD174"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_2_OBUF_I,
      O => ahbmo_haddr(2)
    );
  ahbmo_haddr_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD180"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_3_OBUF_I,
      O => ahbmo_haddr(3)
    );
  ahbmo_haddr_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD172"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_8_OBUF_I,
      O => ahbmo_haddr(8)
    );
  ahbmo_haddr_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD209"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_28_OBUF_I,
      O => ahbmo_haddr(28)
    );
  ahbmi_hready_IBUF : X_BUF
    generic map(
      LOC => "PAD5",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hready_IBUF_1246,
      I => ahbmi_hready
    );
  ProtoComp946_IMUX_35 : X_BUF
    generic map(
      LOC => "PAD5",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hready_IBUF_1246,
      O => ahbmi_hready_IBUF_0
    );
  ahbmo_haddr_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD178"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_4_OBUF_I,
      O => ahbmo_haddr(4)
    );
  ahbmo_haddr_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD183"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_9_OBUF_I,
      O => ahbmo_haddr(9)
    );
  ahbmo_haddr_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD163"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_0_OBUF_I,
      O => ahbmo_haddr(0)
    );
  ahbmo_haddr_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD210"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_29_OBUF_I,
      O => ahbmo_haddr(29)
    );
  ahbmo_haddr_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD164"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_1_OBUF_I,
      O => ahbmo_haddr(1)
    );
  ahbmo_hirq_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD321"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(20)
    );
  ahbmo_hirq_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD324"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(23)
    );
  ahbmo_hirq_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD323"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(22)
    );
  ahbmo_hirq_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD317"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(16)
    );
  ahbmo_hirq_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD322"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(21)
    );
  ahbmo_hirq_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD326"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(25)
    );
  ahbmo_hirq_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD311"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(10)
    );
  ahbmo_hindex_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD20"
    )
    port map (
      I => '0',
      O => ahbmo_hindex(3)
    );
  ahbmo_hirq_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD312"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(11)
    );
  ahbmo_hirq_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD331"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(30)
    );
  ahbmo_hirq_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD325"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(24)
    );
  ahbmo_hirq_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD318"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(17)
    );
  ahbmo_hirq_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD319"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(18)
    );
  ahbmo_hirq_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD313"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(12)
    );
  ahbmo_hirq_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD314"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(13)
    );
  ahbmo_hindex_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD11"
    )
    port map (
      I => '0',
      O => ahbmo_hindex(0)
    );
  ahbmo_hindex_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD19"
    )
    port map (
      I => '0',
      O => ahbmo_hindex(2)
    );
  ahbmo_hirq_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD327"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(26)
    );
  ahbmo_hindex_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD18"
    )
    port map (
      I => '0',
      O => ahbmo_hindex(1)
    );
  ahbmo_hirq_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD315"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(14)
    );
  ahbmo_hirq_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD316"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(15)
    );
  ahbmo_hirq_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD332"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(31)
    );
  cortexm0_u_logic_Epxvx4_cortexm0_u_logic_Epxvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Owhvx44_1333,
      O => cortexm0_u_logic_Owhvx44_0
    );
  cortexm0_u_logic_Epxvx4_cortexm0_u_logic_Epxvx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Owhvx4118_pack_13,
      O => cortexm0_u_logic_Owhvx4118
    );
  cortexm0_u_logic_Owhvx44 : X_MUX2
    generic map(
      LOC => "SLICE_X0Y84"
    )
    port map (
      IA => N1629,
      IB => N1630,
      O => cortexm0_u_logic_Owhvx44_1333,
      SEL => cortexm0_u_logic_H9i2z4_25943
    );
  cortexm0_u_logic_Owhvx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X0Y84",
      INIT => X"FFDDFFDDFFFFFFDD"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_U2x2z4_25977,
      ADR3 => cortexm0_u_logic_Hyy2z4_25974,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Owhvx4118,
      O => N1629
    );
  cortexm0_u_logic_Owhvx44_G : X_LUT6
    generic map(
      LOC => "SLICE_X0Y84",
      INIT => X"FFFFB380FFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Owhvx4118,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_U2x2z4_25977,
      ADR2 => cortexm0_u_logic_Hyy2z4_25974,
      ADR5 => cortexm0_u_logic_Qdj2z4_26090,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      O => N1630
    );
  cortexm0_u_logic_Epxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y84",
      INIT => X"33FF33FF33FF33FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_U2x2z4_25977,
      ADR1 => cortexm0_u_logic_Hyy2z4_25974,
      ADR5 => '1',
      O => cortexm0_u_logic_Epxvx4
    );
  cortexm0_u_logic_Owhvx41181 : X_LUT5
    generic map(
      LOC => "SLICE_X0Y84",
      INIT => X"00000100"
    )
    port map (
      ADR0 => cortexm0_u_logic_Jky2z4_26576,
      ADR2 => cortexm0_u_logic_H9i2z4_25943,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_U2x2z4_25977,
      ADR1 => cortexm0_u_logic_Hyy2z4_25974,
      O => cortexm0_u_logic_Owhvx4118_pack_13
    );
  cortexm0_u_logic_Owhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y84",
      INIT => X"3F3F333B333B333B"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Owhvx4118,
      ADR5 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      O => cortexm0_u_logic_Owhvx46_27268
    );
  ahbmo_hirq_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD330"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(29)
    );
  ahbmo_hirq_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD304"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(3)
    );
  ahbmo_hirq_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD329"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(28)
    );
  ahbmo_hirq_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD305"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(4)
    );
  ahbmo_hirq_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD328"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(27)
    );
  ahbmo_hirq_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD310"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(9)
    );
  ahbmo_hburst_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD3"
    )
    port map (
      I => '0',
      O => ahbmo_hburst(2)
    );
  ahbmo_hirq_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD309"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(8)
    );
  INV_LEDLITCLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => LEDLIT_INV_LEDLITCLK
    );
  LEDLIT : X_SFF
    generic map(
      LOC => "OLOGIC_X4Y172",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_LEDLIT_CLK,
      I => NlwBufferSignal_LEDLIT_IN,
      O => LEDLIT_28301,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND
    );
  ahbmo_hirq_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD320"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(19)
    );
  ahbmo_hburst_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD2"
    )
    port map (
      I => '0',
      O => ahbmo_hburst(1)
    );
  ahbmo_hirq_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD302"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(1)
    );
  ahbmo_hirq_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD303"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(2)
    );
  ahbmo_hirq_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD306"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(5)
    );
  ahbmo_hbusreq_OBUF : X_OBUF
    generic map(
      LOC => "PAD451"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hbusreq_OBUF_I,
      O => ahbmo_hbusreq
    );
  ahbmo_hirq_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD307"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(6)
    );
  ahbmo_hirq_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD308"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(7)
    );
  ahbmo_hirq_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD301"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(0)
    );
  clkm_BUFGP_BUFG : X_CKBUF
    generic map(
      LOC => "BUFGMUX_X3Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => NlwBufferSignal_clkm_BUFGP_BUFG_IN,
      O => clkm_BUFGP
    );
  ahbmo_hburst_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD1"
    )
    port map (
      I => '0',
      O => ahbmo_hburst(0)
    );
  cortexm0_u_logic_E5owx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y114",
      INIT => X"00FF005500FF0045"
    )
    port map (
      ADR3 => cortexm0_u_logic_Hzywx4,
      ADR0 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o2_26375,
      ADR5 => cortexm0_u_logic_Azs2z4_26277,
      ADR1 => cortexm0_u_logic_Bjd3z4_26010,
      ADR2 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o9,
      ADR4 => N530,
      O => N689
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o7_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y114",
      INIT => X"FFFFFFFFFFFFFDDD"
    )
    port map (
      ADR2 => cortexm0_u_logic_Uls2z4_26323,
      ADR3 => cortexm0_u_logic_Txa2z4,
      ADR5 => cortexm0_u_logic_Wva2z4,
      ADR4 => cortexm0_u_logic_Fxa2z4,
      ADR1 => cortexm0_u_logic_Mxa2z4,
      ADR0 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o4,
      O => N999
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y114",
      INIT => X"0000700050007000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tqs2z4_26276,
      ADR0 => cortexm0_u_logic_Qrp2z4_27217,
      ADR5 => cortexm0_u_logic_Mxa2z4,
      ADR1 => cortexm0_u_logic_Fxa2z4,
      ADR2 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o4,
      ADR3 => cortexm0_u_logic_SF2052,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o3_28831
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y114",
      INIT => X"AAFFAAAFAAFFABAB"
    )
    port map (
      ADR2 => cortexm0_u_logic_Iuuvx4,
      ADR3 => N1000,
      ADR5 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o7,
      ADR4 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o6_0,
      ADR1 => N999,
      ADR0 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o3_28831,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o9
    );
  cortexm0_u_logic_B8gwx4_cortexm0_u_logic_B8gwx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1533,
      O => N1533_0
    );
  cortexm0_u_logic_B8gwx4_cortexm0_u_logic_B8gwx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_O3hwx4_pack_2,
      O => cortexm0_u_logic_O3hwx4
    );
  cortexm0_u_logic_B8gwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y87",
      INIT => X"FFFF5555FFFF5555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Hyy2z4_25974,
      ADR4 => cortexm0_u_logic_H9i2z4_25943,
      ADR5 => '1',
      O => cortexm0_u_logic_B8gwx4
    );
  cortexm0_u_logic_Ruhvx413_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X0Y87",
      INIT => X"15553FFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pty2z4_26586,
      ADR3 => cortexm0_u_logic_Qem2z4_25973,
      ADR1 => cortexm0_u_logic_O3hwx4,
      ADR0 => cortexm0_u_logic_Hyy2z4_25974,
      ADR4 => cortexm0_u_logic_H9i2z4_25943,
      O => N1533
    );
  cortexm0_u_logic_Vwhvx432 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y87",
      INIT => X"F0F0F5F0F3F3F7F3"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_S4w2z4_25965,
      ADR0 => cortexm0_u_logic_C34wx4_25755,
      ADR5 => cortexm0_u_logic_B8gwx4,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Vwhvx432_27929
    );
  cortexm0_u_logic_Ihewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y87",
      INIT => X"0000444400004444"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Zoy2z4_25998,
      ADR1 => cortexm0_u_logic_Lny2z4_25997,
      ADR0 => cortexm0_u_logic_Nqy2z4_25999,
      ADR5 => '1',
      O => cortexm0_u_logic_Ihewx4
    );
  cortexm0_u_logic_O3hwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X0Y87",
      INIT => X"04040000"
    )
    port map (
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Bsy2z4_25709,
      ADR4 => cortexm0_u_logic_Zoy2z4_25998,
      ADR1 => cortexm0_u_logic_Lny2z4_25997,
      ADR0 => cortexm0_u_logic_Nqy2z4_25999,
      O => cortexm0_u_logic_O3hwx4_pack_2
    );
  cortexm0_u_logic_Owhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y87",
      INIT => X"AAAAAAAAA8888888"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hyy2z4_25974,
      ADR1 => cortexm0_u_logic_Owhvx417_28061,
      ADR5 => cortexm0_u_logic_Owhvx419_28062,
      ADR4 => cortexm0_u_logic_S9kwx4_Z9kwx4_AND_2880_o,
      ADR3 => cortexm0_u_logic_Ihewx4,
      ADR2 => cortexm0_u_logic_Xly2z4_25996,
      O => cortexm0_u_logic_Owhvx420_27266
    );
  cortexm0_u_logic_Itw2z4 : X_FF
    generic map(
      LOC => "SLICE_X0Y88",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Itw2z4_CLK,
      I => cortexm0_u_logic_Ynhvx4,
      O => cortexm0_u_logic_Itw2z4_27704,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ynhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y88",
      INIT => X"F5FDF5F500080000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Vaw2z4_26315,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => ahbmi_hrdata_2_IBUF_0,
      ADR5 => cortexm0_u_logic_Itw2z4_27704,
      ADR3 => cortexm0_u_logic_Rbi3z4_27173,
      ADR1 => cortexm0_u_logic_Z7i2z4_26989,
      O => cortexm0_u_logic_Ynhvx4
    );
  cortexm0_u_logic_Z8b3z4 : X_FF
    generic map(
      LOC => "SLICE_X1Y107",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z8b3z4_CLK,
      I => cortexm0_u_logic_Ormvx4,
      O => cortexm0_u_logic_Z8b3z4_27406,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ormvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y107",
      INIT => X"DC50FFFFDC50DC50"
    )
    port map (
      ADR3 => cortexm0_u_logic_X7tvx4,
      ADR1 => cortexm0_u_logic_Iwh2z4_6_0,
      ADR4 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      ADR5 => cortexm0_u_logic_Z8b3z4_27406,
      ADR0 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR2 => cortexm0_u_logic_J7b3z4_27787,
      O => cortexm0_u_logic_Ormvx4
    );
  PWR_12_o_HRDATA_31_equal_1_o_31_1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y90",
      INIT => X"8000000000000000"
    )
    port map (
      ADR3 => ahbmi_hrdata_15_IBUF_0,
      ADR4 => ahbmi_hrdata_14_IBUF_0,
      ADR2 => ahbmi_hrdata_5_IBUF_0,
      ADR1 => ahbmi_hrdata_4_IBUF_0,
      ADR0 => ahbmi_hrdata_7_IBUF_0,
      ADR5 => ahbmi_hrdata_6_IBUF_0,
      O => PWR_12_o_HRDATA_31_equal_1_o_31_Q
    );
  cortexm0_u_logic_N9ewx4_cortexm0_u_logic_N9ewx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Nywvx4_pack_6,
      O => cortexm0_u_logic_Nywvx4
    );
  cortexm0_u_logic_N9ewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y85",
      INIT => X"0000000800000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => cortexm0_u_logic_Qem2z4_25973,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_U2x2z4_25977,
      ADR3 => cortexm0_u_logic_H9i2z4_25943,
      ADR2 => cortexm0_u_logic_A4t2z4_26089,
      O => cortexm0_u_logic_N9ewx4
    );
  cortexm0_u_logic_Xxhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y85",
      INIT => X"0000440400000404"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bsy2z4_25709,
      ADR1 => cortexm0_u_logic_N9ewx4,
      ADR4 => cortexm0_u_logic_Swy2z4_25978,
      ADR2 => cortexm0_u_logic_Dvy2z4_25981,
      ADR3 => cortexm0_u_logic_Pty2z4_26586,
      ADR5 => cortexm0_u_logic_Nywvx4,
      O => cortexm0_u_logic_Xxhvx412_27582
    );
  cortexm0_u_logic_Ruhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y85",
      INIT => X"0013001300130013"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Nqy2z4_25999,
      ADR3 => cortexm0_u_logic_Lny2z4_25997,
      ADR0 => cortexm0_u_logic_Xly2z4_25996,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR5 => '1',
      O => cortexm0_u_logic_Ruhvx47_27327
    );
  cortexm0_u_logic_Nywvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X1Y85",
      INIT => X"30003000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Nqy2z4_25999,
      ADR3 => cortexm0_u_logic_Lny2z4_25997,
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      O => cortexm0_u_logic_Nywvx4_pack_6
    );
  cortexm0_u_logic_Owhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y85",
      INIT => X"0000000000004A40"
    )
    port map (
      ADR5 => cortexm0_u_logic_A4t2z4_26089,
      ADR4 => N1493_0,
      ADR2 => cortexm0_u_logic_Bsy2z4_25709,
      ADR0 => cortexm0_u_logic_Pty2z4_26586,
      ADR1 => cortexm0_u_logic_Dvy2z4_25981,
      ADR3 => cortexm0_u_logic_Nywvx4,
      O => cortexm0_u_logic_Owhvx419_28062
    );
  cortexm0_u_logic_Z2h3z4 : X_FF
    generic map(
      LOC => "SLICE_X1Y109",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z2h3z4_CLK,
      I => cortexm0_u_logic_Unmvx4,
      O => cortexm0_u_logic_Z2h3z4_27402,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Unmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y109",
      INIT => X"CF0FCC00EFAFEEAA"
    )
    port map (
      ADR1 => cortexm0_u_logic_X7tvx4,
      ADR3 => cortexm0_u_logic_Iwh2z4_20_0,
      ADR5 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR4 => cortexm0_u_logic_Z2h3z4_27402,
      ADR0 => cortexm0_u_logic_I1h3z4_28064,
      ADR2 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      O => cortexm0_u_logic_Unmvx4
    );
  cortexm0_u_logic_O0o2z4 : X_FF
    generic map(
      LOC => "SLICE_X1Y109",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_O0o2z4_CLK,
      I => cortexm0_u_logic_Iomvx4,
      O => cortexm0_u_logic_O0o2z4_27411,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Iomvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y109",
      INIT => X"F7F37733F5F05500"
    )
    port map (
      ADR2 => cortexm0_u_logic_X7tvx4,
      ADR4 => cortexm0_u_logic_Iwh2z4_18_0,
      ADR1 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      ADR5 => cortexm0_u_logic_O0o2z4_27411,
      ADR0 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR3 => cortexm0_u_logic_Xyn2z4_28127,
      O => cortexm0_u_logic_Iomvx4
    );
  cortexm0_u_logic_Sow2z4 : X_FF
    generic map(
      LOC => "SLICE_X0Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sow2z4_CLK,
      I => cortexm0_u_logic_Tohvx4,
      O => cortexm0_u_logic_Sow2z4_26384,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Tohvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y92",
      INIT => X"F5FDF5F500080000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Vaw2z4_26315,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => ahbmi_hrdata_15_IBUF_0,
      ADR5 => cortexm0_u_logic_Sow2z4_26384,
      ADR3 => cortexm0_u_logic_Rbi3z4_27173,
      ADR1 => cortexm0_u_logic_Z7i2z4_26989,
      O => cortexm0_u_logic_Tohvx4
    );
  PWR_12_o_HRDATA_31_equal_1_o_31_5 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y86",
      INIT => X"0000000000000001"
    )
    port map (
      ADR3 => ahbmi_hrdata_9_IBUF_0,
      ADR5 => ahbmi_hrdata_8_IBUF_0,
      ADR0 => ahbmi_hrdata_10_IBUF_0,
      ADR2 => ahbmi_hrdata_11_IBUF_0,
      ADR4 => ahbmi_hrdata_0_IBUF_0,
      ADR1 => ahbmi_hrdata_1_IBUF_0,
      O => PWR_12_o_HRDATA_31_equal_1_o_31_4_28156
    );
  PWR_12_o_HRDATA_31_equal_1_o_31_5_PWR_12_o_HRDATA_31_equal_1_o_31_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N566,
      O => N566_0
    );
  PWR_12_o_HRDATA_31_equal_1_o_31_6 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y94",
      INIT => X"00000F0F00000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => ahbmi_hrdata_3_IBUF_0,
      ADR4 => ahbmi_hrdata_2_IBUF_0,
      ADR5 => '1',
      O => PWR_12_o_HRDATA_31_equal_1_o_31_5_28825
    );
  cortexm0_u_logic_Fbnvx41_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X0Y94",
      INIT => X"00880088"
    )
    port map (
      ADR3 => cortexm0_u_logic_Rbi3z4_27173,
      ADR0 => cortexm0_u_logic_Z7i2z4_26989,
      ADR1 => ahbmi_hrdata_28_IBUF_0,
      ADR2 => '1',
      ADR4 => '1',
      O => N566
    );
  PWR_12_o_HRDATA_31_equal_1_o_31_7 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y94",
      INIT => X"8000000000000000"
    )
    port map (
      ADR0 => PWR_12_o_HRDATA_31_equal_1_o_31_Q,
      ADR2 => PWR_12_o_HRDATA_31_equal_1_o_31_1_28153,
      ADR1 => PWR_12_o_HRDATA_31_equal_1_o_31_2_28154,
      ADR5 => PWR_12_o_HRDATA_31_equal_1_o_31_3_28155,
      ADR3 => PWR_12_o_HRDATA_31_equal_1_o_31_4_28156,
      ADR4 => PWR_12_o_HRDATA_31_equal_1_o_31_5_28825,
      O => PWR_12_o_HRDATA_31_equal_1_o
    );
  cortexm0_u_logic_I6w2z4 : X_FF
    generic map(
      LOC => "SLICE_X1Y106",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_I6w2z4_CLK,
      I => cortexm0_u_logic_X7mvx4,
      O => cortexm0_u_logic_I6w2z4_26162,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_X7mvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y106",
      INIT => X"F8FF0808F0FF0000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => cortexm0_u_logic_X7mvx41_28828,
      ADR4 => cortexm0_u_logic_I6w2z4_26162,
      ADR0 => cortexm0_u_logic_A4t2z4_26089,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_X7mvx4
    );
  cortexm0_u_logic_X7mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y106",
      INIT => X"CCCCCECC00000200"
    )
    port map (
      ADR1 => cortexm0_u_logic_Y9t2z4_26059,
      ADR2 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6654_o,
      ADR0 => cortexm0_u_logic_Mtqvx43_26159,
      ADR3 => cortexm0_u_logic_Ye4wx4,
      ADR4 => cortexm0_u_logic_R1w2z4_26161,
      ADR5 => cortexm0_u_logic_S4w2z4_25965,
      O => cortexm0_u_logic_X7mvx41_28828
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o7_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y114",
      INIT => X"FFFFFFFFFFC0FFC0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Txa2z4,
      ADR2 => cortexm0_u_logic_Uls2z4_26323,
      ADR5 => cortexm0_u_logic_Fxa2z4,
      ADR3 => cortexm0_u_logic_Mxa2z4,
      O => N1000
    );
  cortexm0_u_logic_Mxa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y114",
      INIT => X"0000000000000800"
    )
    port map (
      ADR4 => cortexm0_u_logic_Uaj2z4_26214,
      ADR2 => cortexm0_u_logic_Tdp2z4_26215,
      ADR5 => cortexm0_u_logic_G0w2z4_25739,
      ADR3 => cortexm0_u_logic_Trq2z4_26216,
      ADR0 => cortexm0_u_logic_Cam2z4_26217,
      ADR1 => cortexm0_u_logic_R1w2z4_26161,
      O => cortexm0_u_logic_Mxa2z4
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o10_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y114",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Kss2z4_26716,
      ADR4 => cortexm0_u_logic_Mxa2z4,
      O => N982
    );
  cortexm0_u_logic_K6yvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y85",
      INIT => X"00000000FFFF0020"
    )
    port map (
      ADR5 => cortexm0_u_logic_Swy2z4_25978,
      ADR2 => cortexm0_u_logic_O3hwx4,
      ADR1 => cortexm0_u_logic_Abgwx4,
      ADR0 => cortexm0_u_logic_Ohwvx4,
      ADR3 => cortexm0_u_logic_Epxvx4,
      ADR4 => cortexm0_u_logic_K6yvx43_28823,
      O => cortexm0_u_logic_K6yvx44_28802
    );
  cortexm0_u_logic_K6yvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y85",
      INIT => X"0000000800000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Bsy2z4_25709,
      ADR1 => cortexm0_u_logic_Hyy2z4_25974,
      ADR4 => cortexm0_u_logic_Lny2z4_25997,
      ADR0 => cortexm0_u_logic_Ltswx4_Qsewx4_AND_3837_o,
      ADR2 => cortexm0_u_logic_J16wx4_0,
      ADR3 => cortexm0_u_logic_Lqwvx4,
      O => cortexm0_u_logic_K6yvx43_28823
    );
  cortexm0_u_logic_Owhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y84",
      INIT => X"00001F1100001111"
    )
    port map (
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR0 => cortexm0_u_logic_S4w2z4_25965,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_Owhvx41_28826,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Owhvx42_27252
    );
  cortexm0_u_logic_Owhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y84",
      INIT => X"00CC50DC00CC00CC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Epxvx4,
      ADR5 => cortexm0_u_logic_H9i2z4_25943,
      ADR4 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Owhvx4118,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Owhvx41_28826
    );
  cortexm0_u_logic_P2uvx4_Mf8vx4_AND_645_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y113",
      INIT => X"0000000000400000"
    )
    port map (
      ADR1 => cortexm0_u_logic_K3l2z4_25851,
      ADR4 => cortexm0_u_logic_Kop2z4_25852,
      ADR0 => cortexm0_u_logic_Lz93z4_25850,
      ADR2 => cortexm0_u_logic_J6i2z4_25617,
      ADR5 => cortexm0_u_logic_Mjl2z4_25848,
      ADR3 => cortexm0_u_logic_Ffs2z4_25849,
      O => cortexm0_u_logic_P2uvx4_Mf8vx4_AND_645_o
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o8_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y113",
      INIT => X"FFF8FF88F8F88888"
    )
    port map (
      ADR5 => cortexm0_u_logic_Mis2z4_26038,
      ADR2 => cortexm0_u_logic_Kss2z4_26716,
      ADR0 => cortexm0_u_logic_B1a3z4_25589,
      ADR1 => cortexm0_u_logic_Sta2z4,
      ADR3 => cortexm0_u_logic_Qsa2z4,
      ADR4 => cortexm0_u_logic_Mxa2z4,
      O => N1459
    );
  cortexm0_u_logic_B1a3z4 : X_FF
    generic map(
      LOC => "SLICE_X1Y113",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_P2uvx4_Mf8vx4_AND_645_o,
      CLK => NlwBufferSignal_cortexm0_u_logic_B1a3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_B1a3z4_IN,
      O => cortexm0_u_logic_B1a3z4_25589,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y113",
      INIT => X"0000000A000022AA"
    )
    port map (
      ADR5 => cortexm0_u_logic_Jxs2z4_25763,
      ADR3 => cortexm0_u_logic_Pcd3z4_26562,
      ADR1 => cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6582_o,
      ADR2 => cortexm0_u_logic_Dwa2z4,
      ADR0 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o11_26040,
      ADR4 => N1459,
      O => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o9
    );
  cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y88",
      INIT => X"0077007700660046"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Nsk2z4_25835,
      O => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o5_26758
    );
  cortexm0_u_logic_Mfw2z4 : X_FF
    generic map(
      LOC => "SLICE_X1Y88",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mfw2z4_CLK,
      I => cortexm0_u_logic_Jqhvx4,
      O => cortexm0_u_logic_Mfw2z4_28491,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Jqhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y88",
      INIT => X"F5FDF5F500080000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Vaw2z4_26315,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR1 => ahbmi_hrdata_9_IBUF_0,
      ADR5 => cortexm0_u_logic_Mfw2z4_28491,
      ADR3 => cortexm0_u_logic_Rbi3z4_27173,
      ADR4 => cortexm0_u_logic_Z7i2z4_26989,
      O => cortexm0_u_logic_Jqhvx4
    );
  cortexm0_u_logic_Hwhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y82",
      INIT => X"FFFFCFCFFFFFCDCC"
    )
    port map (
      ADR2 => cortexm0_u_logic_U2x2z4_25977,
      ADR3 => cortexm0_u_logic_H9i2z4_25943,
      ADR0 => cortexm0_u_logic_Ct6wx4,
      ADR5 => cortexm0_u_logic_Hwhvx41_28834,
      ADR4 => cortexm0_u_logic_A4t2z4_26089,
      ADR1 => cortexm0_u_logic_Qdj2z4_26090,
      O => cortexm0_u_logic_Hwhvx42_26921
    );
  cortexm0_u_logic_Hwhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y82",
      INIT => X"FFFF577700005777"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qem2z4_25973,
      ADR1 => cortexm0_u_logic_Swy2z4_25978,
      ADR2 => cortexm0_u_logic_Nqy2z4_25999,
      ADR3 => cortexm0_u_logic_Bsy2z4_25709,
      ADR0 => cortexm0_u_logic_Lqwvx4,
      ADR5 => cortexm0_u_logic_Hyy2z4_25974,
      O => cortexm0_u_logic_Hwhvx41_28834
    );
  cortexm0_u_logic_Iuuvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y115",
      INIT => X"0100000000000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Uaj2z4_26214,
      ADR1 => cortexm0_u_logic_Tdp2z4_26215,
      ADR0 => cortexm0_u_logic_G0w2z4_25739,
      ADR5 => cortexm0_u_logic_Trq2z4_26216,
      ADR2 => cortexm0_u_logic_Cam2z4_26217,
      ADR3 => cortexm0_u_logic_R1w2z4_26161,
      O => cortexm0_u_logic_Iuuvx4
    );
  cortexm0_u_logic_SF20521 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y115",
      INIT => X"0105030F115533FF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Usl2z4_26890,
      ADR0 => cortexm0_u_logic_Uls2z4_26323,
      ADR1 => cortexm0_u_logic_Svs2z4_27043,
      ADR4 => cortexm0_u_logic_Txa2z4,
      ADR3 => cortexm0_u_logic_Wva2z4,
      ADR5 => cortexm0_u_logic_Iuuvx4,
      O => cortexm0_u_logic_SF2052
    );
  cortexm0_u_logic_Wva2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y115",
      INIT => X"0000000000000800"
    )
    port map (
      ADR4 => cortexm0_u_logic_Uaj2z4_26214,
      ADR5 => cortexm0_u_logic_Tdp2z4_26215,
      ADR3 => cortexm0_u_logic_G0w2z4_25739,
      ADR1 => cortexm0_u_logic_Trq2z4_26216,
      ADR0 => cortexm0_u_logic_Cam2z4_26217,
      ADR2 => cortexm0_u_logic_R1w2z4_26161,
      O => cortexm0_u_logic_Wva2z4
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y115",
      INIT => X"0000077707770777"
    )
    port map (
      ADR3 => cortexm0_u_logic_Axm2z4_27107,
      ADR1 => cortexm0_u_logic_Gcb3z4_27108,
      ADR5 => cortexm0_u_logic_Bus2z4_27046,
      ADR0 => cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6611_o,
      ADR2 => cortexm0_u_logic_Iuuvx4,
      ADR4 => cortexm0_u_logic_Wva2z4,
      O => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o3_27106
    );
  cortexm0_u_logic_Owhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y84",
      INIT => X"00F0CCFC55F5DDFD"
    )
    port map (
      ADR2 => cortexm0_u_logic_Kzxvx4,
      ADR3 => cortexm0_u_logic_Zj3wx4,
      ADR5 => cortexm0_u_logic_B4dwx4,
      ADR0 => cortexm0_u_logic_Sznvx4_0,
      ADR1 => cortexm0_u_logic_Zmewx4,
      ADR4 => cortexm0_u_logic_Fjewx4,
      O => cortexm0_u_logic_Owhvx47_28837
    );
  cortexm0_u_logic_Owhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y84",
      INIT => X"0C04FFFF0C040C04"
    )
    port map (
      ADR1 => cortexm0_u_logic_Owhvx44_0,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Xwawx4112,
      ADR5 => cortexm0_u_logic_A4t2z4_26089,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      O => cortexm0_u_logic_Owhvx45_28836
    );
  cortexm0_u_logic_Owhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y84",
      INIT => X"EEEAEEAACCC0CC00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Owhvx42_27252,
      ADR3 => cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2648_o,
      ADR4 => cortexm0_u_logic_Owhvx45_28836,
      ADR2 => cortexm0_u_logic_Owhvx46_27268,
      ADR0 => cortexm0_u_logic_Owhvx47_28837,
      ADR5 => cortexm0_u_logic_Emi2z4_25916,
      O => cortexm0_u_logic_Owhvx48_28835
    );
  cortexm0_u_logic_Owhvx431 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y84",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR1 => cortexm0_u_logic_Owhvx427_27263,
      ADR4 => cortexm0_u_logic_Owhvx430_27264,
      ADR5 => cortexm0_u_logic_Owhvx422_27265,
      ADR0 => cortexm0_u_logic_Owhvx420_27266,
      ADR3 => cortexm0_u_logic_Owhvx415_27267,
      ADR2 => cortexm0_u_logic_Owhvx48_28835,
      O => cortexm0_u_logic_Owhvx431_27262
    );
  cortexm0_u_logic_K6yvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y85",
      INIT => X"FFAAFFEEFFAAFFAE"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ipkwx4_0,
      ADR4 => cortexm0_u_logic_Qdj2z4_26090,
      ADR5 => cortexm0_u_logic_H9i2z4_25943,
      ADR2 => cortexm0_u_logic_Qfsvx4_Mc9vx4_OR_920_o,
      ADR0 => cortexm0_u_logic_K6yvx45_28838,
      ADR3 => cortexm0_u_logic_K6yvx46_27825,
      O => cortexm0_u_logic_K6yvx47_28839
    );
  cortexm0_u_logic_K6yvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y85",
      INIT => X"3333333333333330"
    )
    port map (
      ADR0 => '1',
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => cortexm0_u_logic_K6yvx48_0,
      ADR4 => cortexm0_u_logic_K6yvx42_28801,
      ADR2 => cortexm0_u_logic_K6yvx44_28802,
      ADR3 => cortexm0_u_logic_K6yvx47_28839,
      O => cortexm0_u_logic_K6yvx4
    );
  cortexm0_u_logic_K6yvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y85",
      INIT => X"AFAFBFAFFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3812_o,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Sznvx4_0,
      ADR2 => cortexm0_u_logic_Lbiwx4,
      ADR5 => cortexm0_u_logic_I2mwx41,
      O => cortexm0_u_logic_K6yvx45_28838
    );
  cortexm0_u_logic_I2mwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y85",
      INIT => X"FFFFFFF7FFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_I2mwx41
    );
  cortexm0_u_logic_Ajfwx42411_cortexm0_u_logic_Ajfwx42411_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vwhvx429_1763,
      O => cortexm0_u_logic_Vwhvx429_0
    );
  cortexm0_u_logic_Ajfwx42411_cortexm0_u_logic_Ajfwx42411_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vwhvx428_pack_5,
      O => cortexm0_u_logic_Vwhvx428_28840
    );
  cortexm0_u_logic_Vwhvx429 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y86"
    )
    port map (
      IA => N1613,
      IB => N1614,
      O => cortexm0_u_logic_Vwhvx429_1763,
      SEL => cortexm0_u_logic_Hyewx4
    );
  cortexm0_u_logic_Vwhvx429_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y86",
      INIT => X"FF44FF44FF44FF44"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Vwhvx428_28840,
      ADR0 => cortexm0_u_logic_Ajfwx42411,
      ADR3 => cortexm0_u_logic_Qem2z4_25973,
      O => N1613
    );
  cortexm0_u_logic_Vwhvx429_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y86",
      INIT => X"0100FFFF01000100"
    )
    port map (
      ADR3 => cortexm0_u_logic_Qem2z4_25973,
      ADR0 => cortexm0_u_logic_Zoy2z4_25998,
      ADR1 => cortexm0_u_logic_Nqy2z4_25999,
      ADR2 => cortexm0_u_logic_Xly2z4_25996,
      ADR4 => cortexm0_u_logic_Ajfwx42411,
      ADR5 => cortexm0_u_logic_Vwhvx428_28840,
      O => N1614
    );
  cortexm0_u_logic_Ajfwx424111 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y86",
      INIT => X"C0C00000C0C00000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Swy2z4_25978,
      ADR2 => cortexm0_u_logic_Dvy2z4_25981,
      ADR4 => cortexm0_u_logic_Pty2z4_26586,
      ADR5 => '1',
      O => cortexm0_u_logic_Ajfwx42411
    );
  cortexm0_u_logic_Vwhvx428 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y86",
      INIT => X"FF31FF32"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nqy2z4_25999,
      ADR3 => cortexm0_u_logic_Hyy2z4_25974,
      ADR1 => cortexm0_u_logic_Swy2z4_25978,
      ADR2 => cortexm0_u_logic_Dvy2z4_25981,
      ADR4 => cortexm0_u_logic_Pty2z4_26586,
      O => cortexm0_u_logic_Vwhvx428_pack_5
    );
  cortexm0_u_logic_Hwhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y86",
      INIT => X"040C000004040000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Hwhvx411_28725
    );
  cortexm0_u_logic_Mvhvx412_cortexm0_u_logic_Mvhvx412_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ruhvx417_1655,
      O => cortexm0_u_logic_Ruhvx417_0
    );
  cortexm0_u_logic_Mvhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y79",
      INIT => X"7300750073007500"
    )
    port map (
      ADR3 => cortexm0_u_logic_Bsy2z4_25709,
      ADR2 => cortexm0_u_logic_Dvy2z4_25981,
      ADR0 => cortexm0_u_logic_Pty2z4_26586,
      ADR1 => cortexm0_u_logic_Nqy2z4_25999,
      ADR4 => cortexm0_u_logic_Zoy2z4_25998,
      ADR5 => '1',
      O => cortexm0_u_logic_Mvhvx412_28174
    );
  cortexm0_u_logic_Ruhvx417 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y79",
      INIT => X"2D0D2D05"
    )
    port map (
      ADR3 => cortexm0_u_logic_Bsy2z4_25709,
      ADR2 => cortexm0_u_logic_Dvy2z4_25981,
      ADR0 => cortexm0_u_logic_Pty2z4_26586,
      ADR1 => cortexm0_u_logic_Nqy2z4_25999,
      ADR4 => cortexm0_u_logic_Zoy2z4_25998,
      O => cortexm0_u_logic_Ruhvx417_1655
    );
  cortexm0_u_logic_Vwhvx426_cortexm0_u_logic_Vwhvx426_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Hwhvx47_1680,
      O => cortexm0_u_logic_Hwhvx47_0
    );
  cortexm0_u_logic_Vwhvx426 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y81",
      INIT => X"03000B0A00000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Dvy2z4_25981,
      ADR5 => cortexm0_u_logic_Hyy2z4_25974,
      ADR0 => cortexm0_u_logic_Swy2z4_25978,
      ADR4 => cortexm0_u_logic_Pty2z4_26586,
      ADR3 => cortexm0_u_logic_Nqy2z4_25999,
      ADR1 => cortexm0_u_logic_Zoy2z4_25998,
      O => cortexm0_u_logic_Vwhvx426_28833
    );
  cortexm0_u_logic_Vwhvx425 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y81",
      INIT => X"FFFFC0FFFFFF0066"
    )
    port map (
      ADR3 => cortexm0_u_logic_Swy2z4_25978,
      ADR5 => cortexm0_u_logic_Dvy2z4_25981,
      ADR1 => cortexm0_u_logic_Pty2z4_26586,
      ADR0 => cortexm0_u_logic_Nqy2z4_25999,
      ADR4 => cortexm0_u_logic_Bsy2z4_25709,
      ADR2 => cortexm0_u_logic_Hyy2z4_25974,
      O => cortexm0_u_logic_Vwhvx425_28832
    );
  cortexm0_u_logic_Dthwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y81",
      INIT => X"7777777777777777"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Qem2z4_25973,
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      ADR5 => '1',
      O => cortexm0_u_logic_Dthwx4
    );
  cortexm0_u_logic_Hwhvx47 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y81",
      INIT => X"DDDDDDCD"
    )
    port map (
      ADR2 => cortexm0_u_logic_Swy2z4_25978,
      ADR4 => cortexm0_u_logic_Hyy2z4_25974,
      ADR3 => cortexm0_u_logic_Nqy2z4_25999,
      ADR0 => cortexm0_u_logic_Qem2z4_25973,
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      O => cortexm0_u_logic_Hwhvx47_1680
    );
  cortexm0_u_logic_Vwhvx430 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y81",
      INIT => X"A8AAFFFFFCFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Vwhvx425_28832,
      ADR2 => cortexm0_u_logic_Vwhvx426_28833,
      ADR3 => cortexm0_u_logic_Oohwx4,
      ADR0 => cortexm0_u_logic_Vwhvx429_0,
      ADR5 => cortexm0_u_logic_Bsy2z4_25709,
      ADR4 => cortexm0_u_logic_Dthwx4,
      O => cortexm0_u_logic_Vwhvx430_27944
    );
  cortexm0_u_logic_Howvx4_B73wx4_AND_2720_o_cortexm0_u_logic_Howvx4_B73wx4_AND_2720_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mvhvx44_2980,
      O => cortexm0_u_logic_Mvhvx44_0
    );
  cortexm0_u_logic_Howvx4_B73wx4_AND_2720_o_cortexm0_u_logic_Howvx4_B73wx4_AND_2720_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mcewx4_pack_5,
      O => cortexm0_u_logic_Mcewx4
    );
  cortexm0_u_logic_Mvhvx44 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y84"
    )
    port map (
      IA => N1643,
      IB => N1644,
      O => cortexm0_u_logic_Mvhvx44_2980,
      SEL => cortexm0_u_logic_Npk2z4_25928
    );
  cortexm0_u_logic_Mvhvx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y84",
      INIT => X"0000AAAA0000AEAE"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Ark2z4_25833,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Mcewx4,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_Howvx4_B73wx4_AND_2720_o,
      O => N1643
    );
  cortexm0_u_logic_Mvhvx44_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y84",
      INIT => X"C0C0FFC00000FF00"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Howvx4_B73wx4_AND_2720_o,
      ADR4 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      O => N1644
    );
  cortexm0_u_logic_Howvx4_B73wx4_AND_2720_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y84",
      INIT => X"0022000000220000"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => '1',
      O => cortexm0_u_logic_Howvx4_B73wx4_AND_2720_o
    );
  cortexm0_u_logic_Mcewx41 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y84",
      INIT => X"00200020"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Mcewx4_pack_5
    );
  cortexm0_u_logic_Fvhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y78",
      INIT => X"0055515500551155"
    )
    port map (
      ADR0 => cortexm0_u_logic_U2x2z4_25977,
      ADR4 => cortexm0_u_logic_Swy2z4_25978,
      ADR1 => cortexm0_u_logic_Izwvx4_Sh9vx4_OR_695_o,
      ADR5 => cortexm0_u_logic_Xhxvx4,
      ADR2 => cortexm0_u_logic_Dvy2z4_25981,
      ADR3 => N1471,
      O => cortexm0_u_logic_Fvhvx46_25976
    );
  cortexm0_u_logic_Fvhvx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y78",
      INIT => X"0F030F070F030F0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fvhvx43_25972,
      ADR4 => cortexm0_u_logic_Qem2z4_25973,
      ADR5 => cortexm0_u_logic_Hyy2z4_25974,
      ADR0 => cortexm0_u_logic_Lqwvx4,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_H9i2z4_25943,
      O => N1471
    );
  cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_911_o_cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_911_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ceswx4_Jeswx4_AND_3778_o,
      O => cortexm0_u_logic_Ceswx4_Jeswx4_AND_3778_o_0
    );
  cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_911_o_cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_911_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oohwx4_pack_8,
      O => cortexm0_u_logic_Oohwx4
    );
  cortexm0_u_logic_Ceswx4_Jeswx4_AND_3778_o3 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y83"
    )
    port map (
      IA => N1639,
      IB => N1640,
      O => cortexm0_u_logic_Ceswx4_Jeswx4_AND_3778_o,
      SEL => cortexm0_u_logic_H9i2z4_25943
    );
  cortexm0_u_logic_Ceswx4_Jeswx4_AND_3778_o3_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y83",
      INIT => X"FFFF888AFFFF0000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Oohwx4,
      ADR5 => cortexm0_u_logic_N4yvx4,
      ADR2 => cortexm0_u_logic_Dvy2z4_25981,
      ADR3 => cortexm0_u_logic_Epxvx4,
      ADR1 => cortexm0_u_logic_Yj6wx4,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      O => N1639
    );
  cortexm0_u_logic_Ceswx4_Jeswx4_AND_3778_o3_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y83",
      INIT => X"FFFFC8CCFFFF0000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_911_o,
      ADR1 => cortexm0_u_logic_N4yvx4,
      ADR2 => cortexm0_u_logic_Iufwx4,
      ADR0 => cortexm0_u_logic_Qem2z4_25973,
      ADR3 => cortexm0_u_logic_Swy2z4_25978,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      O => N1640
    );
  cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_911_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y83",
      INIT => X"FFDDFFFFFFDDFFFF"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Hyy2z4_25974,
      ADR4 => cortexm0_u_logic_U2x2z4_25977,
      ADR1 => cortexm0_u_logic_Qem2z4_25973,
      ADR5 => '1',
      O => cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_911_o
    );
  cortexm0_u_logic_Oohwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y83",
      INIT => X"DDFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Hyy2z4_25974,
      ADR4 => cortexm0_u_logic_U2x2z4_25977,
      ADR1 => cortexm0_u_logic_Qem2z4_25973,
      O => cortexm0_u_logic_Oohwx4_pack_8
    );
  cortexm0_u_logic_Fvhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y83",
      INIT => X"0CFF0C0C0CFF0CAE"
    )
    port map (
      ADR3 => cortexm0_u_logic_Yj6wx4,
      ADR0 => cortexm0_u_logic_Lqwvx4,
      ADR5 => cortexm0_u_logic_Epxvx4,
      ADR4 => cortexm0_u_logic_Fvhvx49_26823,
      ADR1 => cortexm0_u_logic_Swy2z4_25978,
      ADR2 => cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_911_o,
      O => cortexm0_u_logic_Fvhvx410_26816
    );
  cortexm0_u_logic_Bkxvx46_cortexm0_u_logic_Bkxvx46_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2591_o,
      O => cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2591_o_0
    );
  cortexm0_u_logic_Bkxvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y77",
      INIT => X"00CC00CC00EE00FE"
    )
    port map (
      ADR3 => cortexm0_u_logic_Qem2z4_25973,
      ADR5 => cortexm0_u_logic_Swy2z4_25978,
      ADR0 => cortexm0_u_logic_Bkxvx44_26585,
      ADR2 => cortexm0_u_logic_Bkxvx45_28875,
      ADR4 => cortexm0_u_logic_U2x2z4_25977,
      ADR1 => cortexm0_u_logic_Bkxvx43_26577,
      O => cortexm0_u_logic_Bkxvx46_28876
    );
  cortexm0_u_logic_Bkxvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y77",
      INIT => X"FFFFFFFFFF00FF08"
    )
    port map (
      ADR3 => cortexm0_u_logic_Bkxvx47_26583,
      ADR0 => cortexm0_u_logic_Bsy2z4_25709,
      ADR4 => cortexm0_u_logic_H9i2z4_25943,
      ADR1 => cortexm0_u_logic_Bkxvx48_26584,
      ADR2 => cortexm0_u_logic_Dvy2z4_25981,
      ADR5 => cortexm0_u_logic_Bkxvx46_28876,
      O => cortexm0_u_logic_Bkxvx49_26582
    );
  cortexm0_u_logic_H4gwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y77",
      INIT => X"3030000030300000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Nqy2z4_25999,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR4 => cortexm0_u_logic_Bsy2z4_25709,
      ADR5 => '1',
      O => cortexm0_u_logic_H4gwx4
    );
  cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2591_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y77",
      INIT => X"20200000"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Pty2z4_26586,
      ADR1 => cortexm0_u_logic_Nqy2z4_25999,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR4 => cortexm0_u_logic_Bsy2z4_25709,
      O => cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2591_o
    );
  cortexm0_u_logic_Bkxvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y77",
      INIT => X"FF3355115F115F11"
    )
    port map (
      ADR3 => cortexm0_u_logic_H9i2z4_25943,
      ADR1 => cortexm0_u_logic_L5wvx4_0,
      ADR5 => cortexm0_u_logic_Dvy2z4_25981,
      ADR4 => cortexm0_u_logic_Fk6wx4,
      ADR0 => cortexm0_u_logic_Pty2z4_26586,
      ADR2 => cortexm0_u_logic_H4gwx4,
      O => cortexm0_u_logic_Bkxvx45_28875
    );
  cortexm0_u_logic_Lhd3z4_cortexm0_u_logic_Lhd3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vfd3z4_pack_2,
      O => cortexm0_u_logic_Vfd3z4_26007
    );
  cortexm0_u_logic_D0wwx4_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y120",
      INIT => X"BF0BFFFFFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Lhd3z4_25764,
      ADR1 => cortexm0_u_logic_Fed3z4_26111,
      ADR2 => cortexm0_u_logic_Vfd3z4_26007,
      ADR5 => cortexm0_u_logic_Qfc3z4_26009,
      ADR3 => cortexm0_u_logic_Bjd3z4_26010,
      ADR4 => cortexm0_u_logic_Hub3z4_26011,
      O => cortexm0_u_logic_D0wwx4_0(2)
    );
  cortexm0_u_logic_Lhd3z4 : X_FF
    generic map(
      LOC => "SLICE_X3Y120",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lhd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Lhd3z4_IN,
      O => cortexm0_u_logic_Lhd3z4_25764,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_D0wwx4_2_2 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y120",
      INIT => X"CC000000CC000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Bec3z4_26008,
      ADR1 => cortexm0_u_logic_Pxb3z4_25856,
      ADR4 => cortexm0_u_logic_D0wwx4_0(2),
      ADR5 => '1',
      O => cortexm0_u_logic_D0wwx4
    );
  cortexm0_u_logic_V4ovx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X3Y120",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_V4ovx4_0,
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_V4ovx4_rt_2789
    );
  cortexm0_u_logic_Vfd3z4 : X_FF
    generic map(
      LOC => "SLICE_X3Y120",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vfd3z4_CLK,
      I => cortexm0_u_logic_V4ovx4_rt_2789,
      O => cortexm0_u_logic_Vfd3z4_pack_2,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Fed3z4 : X_FF
    generic map(
      LOC => "SLICE_X3Y120",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fed3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fed3z4_IN,
      O => cortexm0_u_logic_Fed3z4_26111,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Iufwx4_Qfsvx4_OR_631_o_cortexm0_u_logic_Iufwx4_Qfsvx4_OR_631_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vwhvx422_2843,
      O => cortexm0_u_logic_Vwhvx422_0
    );
  cortexm0_u_logic_Iufwx4_Qfsvx4_OR_631_o_cortexm0_u_logic_Iufwx4_Qfsvx4_OR_631_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Dziwx4_pack_7,
      O => cortexm0_u_logic_Dziwx4
    );
  cortexm0_u_logic_Vwhvx422 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y79"
    )
    port map (
      IA => N1645,
      IB => N1646,
      O => cortexm0_u_logic_Vwhvx422_2843,
      SEL => cortexm0_u_logic_Ugewx4
    );
  cortexm0_u_logic_Vwhvx422_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y79",
      INIT => X"0B0F0F0E0E0F0F0E"
    )
    port map (
      ADR2 => cortexm0_u_logic_Dziwx4,
      ADR1 => cortexm0_u_logic_Nqy2z4_25999,
      ADR3 => cortexm0_u_logic_Pty2z4_26586,
      ADR5 => cortexm0_u_logic_Zoy2z4_25998,
      ADR4 => cortexm0_u_logic_Bsy2z4_25709,
      ADR0 => cortexm0_u_logic_Dvy2z4_25981,
      O => N1645
    );
  cortexm0_u_logic_Vwhvx422_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y79",
      INIT => X"0000AE7E0000AEDE"
    )
    port map (
      ADR4 => cortexm0_u_logic_Dziwx4,
      ADR0 => cortexm0_u_logic_Bsy2z4_25709,
      ADR3 => cortexm0_u_logic_Dvy2z4_25981,
      ADR2 => cortexm0_u_logic_Pty2z4_26586,
      ADR1 => cortexm0_u_logic_Nqy2z4_25999,
      ADR5 => cortexm0_u_logic_Zoy2z4_25998,
      O => N1646
    );
  cortexm0_u_logic_Iufwx4_Qfsvx4_OR_631_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y79",
      INIT => X"F0FFFFFFF0FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Hyy2z4_25974,
      ADR4 => cortexm0_u_logic_Swy2z4_25978,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => '1',
      O => cortexm0_u_logic_Iufwx4_Qfsvx4_OR_631_o
    );
  cortexm0_u_logic_Dziwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y79",
      INIT => X"FFFFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Hyy2z4_25974,
      ADR4 => cortexm0_u_logic_Swy2z4_25978,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Dziwx4_pack_7
    );
  cortexm0_u_logic_Vwhvx423 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y79",
      INIT => X"BBBFAAAF333F000F"
    )
    port map (
      ADR4 => cortexm0_u_logic_L5wvx4_0,
      ADR1 => cortexm0_u_logic_Ct6wx4,
      ADR0 => cortexm0_u_logic_Hh3wx4,
      ADR5 => cortexm0_u_logic_Pyxvx4,
      ADR3 => cortexm0_u_logic_Iufwx4_Qfsvx4_OR_631_o,
      ADR2 => cortexm0_u_logic_U2x2z4_25977,
      O => cortexm0_u_logic_Vwhvx423_27844
    );
  cortexm0_u_logic_D6yvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y82",
      INIT => X"AACCAAAAF0CCFAAA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Qem2z4_25973,
      ADR5 => cortexm0_u_logic_Dvy2z4_25981,
      ADR2 => cortexm0_u_logic_Rxl2z4_26959,
      ADR0 => cortexm0_u_logic_Xly2z4_25996,
      ADR4 => cortexm0_u_logic_Hyy2z4_25974,
      ADR1 => cortexm0_u_logic_Nqy2z4_25999,
      O => N1591
    );
  cortexm0_u_logic_Owhvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y82",
      INIT => X"00AA00A044440000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Bsy2z4_25709,
      ADR3 => cortexm0_u_logic_Nqy2z4_25999,
      ADR0 => cortexm0_u_logic_Pty2z4_26586,
      ADR4 => cortexm0_u_logic_Dvy2z4_25981,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR1 => cortexm0_u_logic_Ugewx4,
      O => cortexm0_u_logic_Owhvx421_27880
    );
  cortexm0_u_logic_Eyhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y82",
      INIT => X"BBBBBAAA33333000"
    )
    port map (
      ADR1 => cortexm0_u_logic_H0kwx4,
      ADR4 => cortexm0_u_logic_Qem2z4_25973,
      ADR2 => cortexm0_u_logic_Swy2z4_25978,
      ADR3 => cortexm0_u_logic_Hyy2z4_25974,
      ADR0 => cortexm0_u_logic_Sjwvx4,
      ADR5 => cortexm0_u_logic_Eyhvx412_28881,
      O => cortexm0_u_logic_Eyhvx413_28422
    );
  cortexm0_u_logic_Eyhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y82",
      INIT => X"FFFFFFFFFFFFFF65"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nqy2z4_25999,
      ADR2 => cortexm0_u_logic_Bsy2z4_25709,
      ADR1 => cortexm0_u_logic_Zoy2z4_25998,
      ADR3 => cortexm0_u_logic_Dvy2z4_25981,
      ADR4 => cortexm0_u_logic_Hyy2z4_25974,
      ADR5 => cortexm0_u_logic_Pty2z4_26586,
      O => cortexm0_u_logic_Eyhvx412_28881
    );
  cortexm0_u_logic_Yuhvx49_cortexm0_u_logic_Yuhvx49_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1569,
      O => N1569_0
    );
  cortexm0_u_logic_Yuhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y81",
      INIT => X"101010101010FF10"
    )
    port map (
      ADR5 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => N1553,
      ADR0 => cortexm0_u_logic_Swy2z4_25978,
      ADR2 => cortexm0_u_logic_U2x2z4_25977,
      ADR1 => cortexm0_u_logic_Zjwvx4,
      O => cortexm0_u_logic_Yuhvx49_27569
    );
  cortexm0_u_logic_Yuhvx49_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y81",
      INIT => X"FCFCFF55FCFCFF55"
    )
    port map (
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => '1',
      O => N1553
    );
  cortexm0_u_logic_Fvhvx411_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y81",
      INIT => X"03000300"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => '1',
      O => N1569
    );
  cortexm0_u_logic_Fvhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y81",
      INIT => X"0000FF0000007200"
    )
    port map (
      ADR4 => cortexm0_u_logic_H9i2z4_25943,
      ADR3 => cortexm0_u_logic_Hyy2z4_25974,
      ADR5 => cortexm0_u_logic_Bsy2z4_25709,
      ADR0 => cortexm0_u_logic_Zoy2z4_25998,
      ADR2 => cortexm0_u_logic_Swy2z4_25978,
      ADR1 => cortexm0_u_logic_Nqy2z4_25999,
      O => cortexm0_u_logic_Fvhvx49_26823
    );
  N1491_N1491_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Dziwx4_Lcpvx4_OR_863_o_pack_4,
      O => cortexm0_u_logic_Dziwx4_Lcpvx4_OR_863_o
    );
  N1491_N1491_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qfsvx4_Mc9vx4_OR_920_o_pack_2,
      O => cortexm0_u_logic_Qfsvx4_Mc9vx4_OR_920_o
    );
  cortexm0_u_logic_U6wvx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y85",
      INIT => X"FFF5FFFFFFF5FFFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_U2x2z4_25977,
      ADR2 => cortexm0_u_logic_Bsy2z4_25709,
      ADR4 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Swy2z4_25978,
      ADR5 => '1',
      O => N1491
    );
  cortexm0_u_logic_Dziwx4_Lcpvx4_OR_863_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y85",
      INIT => X"FFDDFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Hyy2z4_25974,
      ADR0 => cortexm0_u_logic_U2x2z4_25977,
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Swy2z4_25978,
      O => cortexm0_u_logic_Dziwx4_Lcpvx4_OR_863_o_pack_4
    );
  cortexm0_u_logic_Df3wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y85",
      INIT => X"04F400F005F500F0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Sjwvx4,
      ADR0 => cortexm0_u_logic_Iufwx4,
      ADR2 => cortexm0_u_logic_Qem2z4_25973,
      ADR5 => cortexm0_u_logic_Hh3wx4,
      ADR1 => cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2591_o_0,
      ADR3 => cortexm0_u_logic_Dziwx4_Lcpvx4_OR_863_o,
      O => cortexm0_u_logic_Df3wx46_28126
    );
  cortexm0_u_logic_Hh3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y85",
      INIT => X"0505050505050505"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Dvy2z4_25981,
      ADR0 => cortexm0_u_logic_Swy2z4_25978,
      ADR5 => '1',
      O => cortexm0_u_logic_Hh3wx4
    );
  cortexm0_u_logic_Qfsvx4_Mc9vx4_OR_920_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y85",
      INIT => X"F5F5F5F5"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Dvy2z4_25981,
      ADR0 => cortexm0_u_logic_Swy2z4_25978,
      O => cortexm0_u_logic_Qfsvx4_Mc9vx4_OR_920_o_pack_2
    );
  cortexm0_u_logic_Mvhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y85",
      INIT => X"0F0F00008F0F8800"
    )
    port map (
      ADR1 => cortexm0_u_logic_D2ovx4,
      ADR0 => cortexm0_u_logic_Clewx4,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_S87wx4,
      ADR4 => cortexm0_u_logic_Ohwvx4,
      ADR2 => cortexm0_u_logic_Qfsvx4_Mc9vx4_OR_920_o,
      O => cortexm0_u_logic_Mvhvx47_27121
    );
  N1497_N1497_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Hwhvx48_2871,
      O => cortexm0_u_logic_Hwhvx48_0
    );
  N1497_N1497_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vwhvx431_2876,
      O => cortexm0_u_logic_Vwhvx431_0
    );
  cortexm0_u_logic_Owhvx417_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y80",
      INIT => X"D5D5D5D5D5D5D5D5"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR1 => cortexm0_u_logic_Swy2z4_25978,
      ADR0 => cortexm0_u_logic_Nqy2z4_25999,
      ADR5 => '1',
      O => N1497
    );
  cortexm0_u_logic_Hwhvx48 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y80",
      INIT => X"FFAD8888"
    )
    port map (
      ADR4 => cortexm0_u_logic_Hyy2z4_25974,
      ADR3 => cortexm0_u_logic_Dvy2z4_25981,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR1 => cortexm0_u_logic_Swy2z4_25978,
      ADR0 => cortexm0_u_logic_Nqy2z4_25999,
      O => cortexm0_u_logic_Hwhvx48_2871
    );
  cortexm0_u_logic_Yj6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y80",
      INIT => X"5555FFFF5555FFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Qem2z4_25973,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => '1',
      O => cortexm0_u_logic_Yj6wx4
    );
  cortexm0_u_logic_Vwhvx431 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y80",
      INIT => X"FF80FF80"
    )
    port map (
      ADR2 => cortexm0_u_logic_Vwhvx430_27944,
      ADR1 => cortexm0_u_logic_U2x2z4_25977,
      ADR3 => cortexm0_u_logic_Vwhvx424_28879,
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Vwhvx431_2876
    );
  cortexm0_u_logic_Vwhvx424 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y80",
      INIT => X"FFFF3331FFFF3330"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qdj2z4_26090,
      ADR2 => cortexm0_u_logic_Vwhvx422_0,
      ADR3 => cortexm0_u_logic_Vwhvx423_27844,
      ADR5 => cortexm0_u_logic_Uuewx4,
      ADR0 => cortexm0_u_logic_Swy2z4_25978,
      ADR4 => cortexm0_u_logic_Vwhvx420_28796,
      O => cortexm0_u_logic_Vwhvx424_28879
    );
  cortexm0_u_logic_Owhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y80",
      INIT => X"7530550055005500"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ohwvx4,
      ADR2 => N1497,
      ADR4 => cortexm0_u_logic_Gh6wx4,
      ADR1 => cortexm0_u_logic_Lqwvx4_Y99vx4_OR_865_o_0,
      ADR3 => cortexm0_u_logic_X16wx4_0,
      ADR0 => cortexm0_u_logic_Yj6wx4,
      O => cortexm0_u_logic_Owhvx417_28061
    );
  cortexm0_u_logic_Eyhvx45_cortexm0_u_logic_Eyhvx45_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_A8yvx4_pack_5,
      O => cortexm0_u_logic_A8yvx4
    );
  cortexm0_u_logic_Eyhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y86",
      INIT => X"FFFFCFCFFFFFCFDF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Uv6wx4,
      ADR1 => cortexm0_u_logic_Eyhvx43_26845,
      ADR0 => cortexm0_u_logic_Gcqvx4,
      ADR3 => cortexm0_u_logic_A4t2z4_26089,
      ADR5 => cortexm0_u_logic_Jf6wx4,
      ADR4 => cortexm0_u_logic_Eyhvx44_28882,
      O => cortexm0_u_logic_Eyhvx45_26848
    );
  cortexm0_u_logic_Eyhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y86",
      INIT => X"0030333300753377"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sznvx4_F3ovx4_OR_1390_o,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR2 => cortexm0_u_logic_Y6t2z4_26846,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_A8yvx4,
      O => cortexm0_u_logic_Eyhvx44_28882
    );
  cortexm0_u_logic_Hwhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y86",
      INIT => X"5500550155005501"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => '1',
      O => cortexm0_u_logic_Hwhvx418_28103
    );
  cortexm0_u_logic_A8yvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y86",
      INIT => X"AFFFAFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_A8yvx4_pack_5
    );
  cortexm0_u_logic_D6yvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y86",
      INIT => X"BF8FBF8F8F8F8F8F"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => N1591,
      ADR5 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Auk2z4_26485,
      ADR2 => cortexm0_u_logic_A8yvx4,
      O => cortexm0_u_logic_D6yvx43_28101
    );
  cortexm0_u_logic_Uyv2z4_cortexm0_u_logic_Uyv2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1503,
      O => N1503_0
    );
  cortexm0_u_logic_Uyv2z4_cortexm0_u_logic_Uyv2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mmux_H3ivx4115_1981,
      O => cortexm0_u_logic_Mmux_H3ivx4115_0
    );
  cortexm0_u_logic_Owhvx41211 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y101",
      INIT => X"AFFFAFFFAFFFAFFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_C34wx4_25755,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => '1',
      O => cortexm0_u_logic_Owhvx4121
    );
  cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4721_o2_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y101",
      INIT => X"FFFFFFFC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      O => N1503
    );
  cortexm0_u_logic_Uyv2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y101",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uyv2z4_CLK,
      I => cortexm0_u_logic_H6mvx4,
      O => cortexm0_u_logic_Uyv2z4_25584,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_H6mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y101",
      INIT => X"BF3FAA00BF3FAA00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fsyvx4,
      ADR1 => cortexm0_u_logic_Sta2z4,
      ADR3 => cortexm0_u_logic_C34wx4_25755,
      ADR4 => cortexm0_u_logic_Uyv2z4_25584,
      ADR0 => cortexm0_u_logic_Mmux_H3ivx411_28847,
      ADR5 => '1',
      O => cortexm0_u_logic_H6mvx4
    );
  cortexm0_u_logic_Mmux_H3ivx4116 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y101",
      INIT => X"0000AA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_C34wx4_25755,
      ADR4 => cortexm0_u_logic_Uyv2z4_25584,
      ADR0 => cortexm0_u_logic_Mmux_H3ivx411_28847,
      O => cortexm0_u_logic_Mmux_H3ivx4115_1981
    );
  cortexm0_u_logic_C34wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y101",
      INIT => X"5555555500110115"
    )
    port map (
      ADR0 => N712,
      ADR4 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o,
      ADR2 => cortexm0_u_logic_B1a3z4_25589,
      ADR3 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o,
      ADR1 => cortexm0_u_logic_P2a3z4_25586,
      ADR5 => cortexm0_u_logic_Mqa2z4_Tqa2z4_AND_6541_o,
      O => cortexm0_u_logic_C34wx4_25755
    );
  cortexm0_u_logic_Mmux_H3ivx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y101",
      INIT => X"AAAAAAAAAAAAAAAB"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1466_o_0,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_J43wx4,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Mmux_H3ivx411_28847
    );
  cortexm0_u_logic_Ruhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y87",
      INIT => X"FFFFFFFFFF33FF73"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ruhvx427_0,
      ADR0 => cortexm0_u_logic_Njxvx4,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      ADR1 => cortexm0_u_logic_Unewx43,
      ADR5 => cortexm0_u_logic_Ruhvx413_28841,
      O => cortexm0_u_logic_Ruhvx414_28365
    );
  cortexm0_u_logic_Ruhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y87",
      INIT => X"0000000200000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_A4t2z4_26089,
      ADR0 => cortexm0_u_logic_U2x2z4_25977,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_Swy2z4_25978,
      ADR3 => N1533_0,
      O => cortexm0_u_logic_Ruhvx413_28841
    );
  cortexm0_u_logic_F2o2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y105",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_F2o2z4_CLK,
      I => cortexm0_u_logic_Etmvx4_2067,
      O => cortexm0_u_logic_F2o2z4_27362,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Etmvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y105",
      INIT => X"0000F5F50000A820"
    )
    port map (
      ADR4 => N50,
      ADR2 => cortexm0_u_logic_Iwh2z4_0_0,
      ADR1 => cortexm0_u_logic_Oytvx4,
      ADR5 => cortexm0_u_logic_F2o2z4_27362,
      ADR0 => cortexm0_u_logic_Tna3z4_27059,
      ADR3 => cortexm0_u_logic_Aea3z4_27363,
      O => cortexm0_u_logic_Etmvx4_2067
    );
  cortexm0_u_logic_Dvy2z4_cortexm0_u_logic_Dvy2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Lqwvx4_Y99vx4_OR_865_o,
      O => cortexm0_u_logic_Lqwvx4_Y99vx4_OR_865_o_0
    );
  cortexm0_u_logic_Ct6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y88",
      INIT => X"F3F3F3F3F3F3F3F3"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Dvy2z4_25981,
      ADR2 => cortexm0_u_logic_Pty2z4_26586,
      ADR5 => '1',
      O => cortexm0_u_logic_Ct6wx4
    );
  cortexm0_u_logic_Lqwvx4_Y99vx4_OR_865_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y88",
      INIT => X"FFCFFFCF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Bsy2z4_25709,
      ADR1 => cortexm0_u_logic_Dvy2z4_25981,
      ADR2 => cortexm0_u_logic_Pty2z4_26586,
      O => cortexm0_u_logic_Lqwvx4_Y99vx4_OR_865_o
    );
  cortexm0_u_logic_Fvhvx418_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y88",
      INIT => X"AA00AA08EE44AA08"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qem2z4_25973,
      ADR3 => cortexm0_u_logic_Fvhvx417_28144,
      ADR4 => cortexm0_u_logic_Hyy2z4_25974,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_Swy2z4_25978,
      ADR5 => cortexm0_u_logic_Ct6wx4,
      O => N1583
    );
  cortexm0_u_logic_H5nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y88",
      INIT => X"FFE4FF44E4E44444"
    )
    port map (
      ADR0 => cortexm0_u_logic_Scpvx4_25710,
      ADR2 => cortexm0_u_logic_Jhy2z4_25711,
      ADR4 => cortexm0_u_logic_M9y2z4_25992,
      ADR1 => cortexm0_u_logic_Dvy2z4_25981,
      ADR3 => ahbmi_hrdata_2_IBUF_0,
      ADR5 => cortexm0_u_logic_Qbpvx4,
      O => N274
    );
  cortexm0_u_logic_Dvy2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y88",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dvy2z4_CLK,
      I => cortexm0_u_logic_H5nvx4_1830,
      O => cortexm0_u_logic_Dvy2z4_25981,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_H5nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y88",
      INIT => X"FFFFFAF0FFFFAA00"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Itw2z4_27704,
      ADR3 => cortexm0_u_logic_Pfovx4,
      ADR2 => ahbmi_hrdata_18_IBUF_0,
      ADR5 => cortexm0_u_logic_Vapvx4,
      ADR4 => N274,
      O => cortexm0_u_logic_H5nvx4_1830
    );
  cortexm0_u_logic_I3y2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y104",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_I3y2z4_CLK,
      I => cortexm0_u_logic_Ranvx4_2025,
      O => cortexm0_u_logic_I3y2z4_26193,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ranvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y104",
      INIT => X"F6F7F0F3AAAB0003"
    )
    port map (
      ADR1 => cortexm0_u_logic_Nbm2z4_25990,
      ADR0 => cortexm0_u_logic_By4wx4_26192,
      ADR3 => N520,
      ADR5 => cortexm0_u_logic_I3y2z4_26193,
      ADR2 => cortexm0_u_logic_Edovx4,
      ADR4 => cortexm0_u_logic_C9rvx4,
      O => cortexm0_u_logic_Ranvx4_2025
    );
  cortexm0_u_logic_F0y2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y104",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_F0y2z4_CLK,
      I => cortexm0_u_logic_Yanvx4,
      O => cortexm0_u_logic_F0y2z4_25583,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Yanvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y104",
      INIT => X"FAEA1000EAEA0000"
    )
    port map (
      ADR3 => ahbmi_hrdata_29_IBUF_0,
      ADR1 => cortexm0_u_logic_Nbm2z4_25990,
      ADR5 => cortexm0_u_logic_Ueovx4,
      ADR4 => cortexm0_u_logic_F0y2z4_25583,
      ADR2 => cortexm0_u_logic_Abovx4,
      ADR0 => cortexm0_u_logic_Edovx4,
      O => cortexm0_u_logic_Yanvx4
    );
  cortexm0_u_logic_Jhy2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y104",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jhy2z4_CLK,
      I => cortexm0_u_logic_Z7nvx4,
      O => cortexm0_u_logic_Jhy2z4_25711,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Z7nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y104",
      INIT => X"00AA00000C0C0C0C"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nbm2z4_25990,
      ADR4 => cortexm0_u_logic_Hlsvx4,
      ADR3 => cortexm0_u_logic_Scpvx4_25710,
      ADR0 => cortexm0_u_logic_Jhy2z4_25711,
      ADR1 => cortexm0_u_logic_Abovx4,
      ADR5 => cortexm0_u_logic_Edovx4,
      O => cortexm0_u_logic_Z7nvx4
    );
  cortexm0_u_logic_Edovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y104",
      INIT => X"00FF001F00EF000F"
    )
    port map (
      ADR3 => N625,
      ADR4 => cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4679_o1,
      ADR1 => cortexm0_u_logic_Qk0xx4,
      ADR0 => cortexm0_u_logic_Jk0xx4_26419,
      ADR5 => cortexm0_u_logic_Thm2z4_26420,
      ADR2 => cortexm0_u_logic_C6mwx4,
      O => cortexm0_u_logic_Edovx4
    );
  cortexm0_u_logic_Ahw2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y90",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ahw2z4_CLK,
      I => cortexm0_u_logic_Cqhvx4,
      O => cortexm0_u_logic_Ahw2z4_28473,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Cqhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y90",
      INIT => X"DCFFCCFF10000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Vaw2z4_26315,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => ahbmi_hrdata_10_IBUF_0,
      ADR5 => cortexm0_u_logic_Ahw2z4_28473,
      ADR0 => cortexm0_u_logic_Rbi3z4_27173,
      ADR4 => cortexm0_u_logic_Z7i2z4_26989,
      O => cortexm0_u_logic_Cqhvx4
    );
  cortexm0_u_logic_Ckw2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y90",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ckw2z4_CLK,
      I => cortexm0_u_logic_Ophvx4,
      O => cortexm0_u_logic_Ckw2z4_26944,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ophvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y90",
      INIT => X"FFFF00004F0F4000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Vaw2z4_26315,
      ADR5 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR1 => ahbmi_hrdata_12_IBUF_0,
      ADR4 => cortexm0_u_logic_Ckw2z4_26944,
      ADR0 => cortexm0_u_logic_Rbi3z4_27173,
      ADR3 => cortexm0_u_logic_Z7i2z4_26989,
      O => cortexm0_u_logic_Ophvx4
    );
  cortexm0_u_logic_Urw2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y90",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Urw2z4_CLK,
      I => cortexm0_u_logic_Fohvx4,
      O => cortexm0_u_logic_Urw2z4_28510,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Fohvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y90",
      INIT => X"F7F3F3F304000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Vaw2z4_26315,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR3 => ahbmi_hrdata_1_IBUF_0,
      ADR5 => cortexm0_u_logic_Urw2z4_28510,
      ADR0 => cortexm0_u_logic_Rbi3z4_27173,
      ADR4 => cortexm0_u_logic_Z7i2z4_26989,
      O => cortexm0_u_logic_Fohvx4
    );
  cortexm0_u_logic_Fvhvx414_cortexm0_u_logic_Fvhvx414_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6667_o_pack_5,
      O => cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6667_o
    );
  cortexm0_u_logic_Fvhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y92",
      INIT => X"7300500000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_U2x2z4_25977,
      ADR0 => cortexm0_u_logic_Dvy2z4_25981,
      ADR2 => cortexm0_u_logic_Swy2z4_25978,
      ADR1 => cortexm0_u_logic_Bsy2z4_25709,
      ADR4 => cortexm0_u_logic_Hyy2z4_25974,
      O => cortexm0_u_logic_Fvhvx414_28845
    );
  cortexm0_u_logic_Mvhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y92",
      INIT => X"FFFFAAAAFFFFBAFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Kvfwx4,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6667_o,
      ADR0 => cortexm0_u_logic_V6swx4_Pcyvx4_AND_6855_o,
      O => cortexm0_u_logic_Mvhvx49_27161
    );
  cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6660_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y92",
      INIT => X"0000500000005000"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => '1',
      O => cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6660_o
    );
  cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6667_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y92",
      INIT => X"80000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      O => cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6667_o_pack_5
    );
  cortexm0_u_logic_Fvhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y92",
      INIT => X"EEFEEEFEEEFECCFC"
    )
    port map (
      ADR0 => cortexm0_u_logic_H9i2z4_25943,
      ADR5 => N1583,
      ADR4 => cortexm0_u_logic_Fvhvx414_28845,
      ADR1 => N1575_0,
      ADR2 => cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6667_o,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      O => cortexm0_u_logic_Fvhvx418_28097
    );
  cortexm0_u_logic_Gtp2z4_cortexm0_u_logic_Gtp2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N570,
      O => N570_0
    );
  cortexm0_u_logic_U0vvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y103",
      INIT => X"EECCEAC0EECCEFCF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Cam2z4_26217,
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_Mtqvx4,
      ADR5 => cortexm0_u_logic_Hq1wx4,
      ADR3 => cortexm0_u_logic_O1rvx4,
      ADR0 => cortexm0_u_logic_Gtp2z4_27306,
      O => N461
    );
  cortexm0_u_logic_Mbnvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y103",
      INIT => X"0000888800008888"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Rbi3z4_27173,
      ADR1 => cortexm0_u_logic_Z7i2z4_26989,
      ADR0 => ahbmi_hrdata_27_IBUF_0,
      ADR5 => '1',
      O => N568
    );
  cortexm0_u_logic_Tbnvx41_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y103",
      INIT => X"0000C0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => ahbmi_hrdata_26_IBUF_0,
      ADR4 => cortexm0_u_logic_Rbi3z4_27173,
      ADR1 => cortexm0_u_logic_Z7i2z4_26989,
      ADR3 => '1',
      O => N570
    );
  cortexm0_u_logic_N4rvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y103",
      INIT => X"00000000000B000F"
    )
    port map (
      ADR5 => cortexm0_u_logic_U7w2z4_25582,
      ADR3 => cortexm0_u_logic_Ywi2z4_25581,
      ADR1 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o,
      ADR4 => cortexm0_u_logic_Qjuwx4,
      ADR2 => cortexm0_u_logic_Tuvwx4,
      ADR0 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_N4rvx4
    );
  cortexm0_u_logic_Gtp2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y103",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gtp2z4_CLK,
      I => cortexm0_u_logic_Mbnvx4,
      O => cortexm0_u_logic_Gtp2z4_27306,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mbnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y103",
      INIT => X"FF00EE22FFF0F0F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Nbm2z4_25990,
      ADR0 => N568,
      ADR2 => cortexm0_u_logic_N4rvx4,
      ADR3 => cortexm0_u_logic_Gtp2z4_27306,
      ADR5 => cortexm0_u_logic_Abovx4,
      ADR4 => cortexm0_u_logic_Edovx4,
      O => cortexm0_u_logic_Mbnvx4
    );
  cortexm0_u_logic_T1y2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_T1y2z4_CLK,
      I => cortexm0_u_logic_Slnvx4,
      O => cortexm0_u_logic_T1y2z4_27903,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Slnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y95",
      INIT => X"FFFFEFFFAFAFEFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Rbi3z4_27173,
      ADR0 => cortexm0_u_logic_Nbm2z4_25990,
      ADR3 => cortexm0_u_logic_Z7i2z4_26989,
      ADR5 => cortexm0_u_logic_T1y2z4_27903,
      ADR2 => cortexm0_u_logic_Abovx4,
      ADR4 => cortexm0_u_logic_Edovx4,
      O => cortexm0_u_logic_Slnvx4
    );
  cortexm0_u_logic_C34wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y100",
      INIT => X"FFFF0000FFFF0010"
    )
    port map (
      ADR3 => cortexm0_u_logic_Uaj2z4_26214,
      ADR5 => cortexm0_u_logic_Cam2z4_26217,
      ADR1 => cortexm0_u_logic_Trq2z4_26216,
      ADR0 => cortexm0_u_logic_Tdp2z4_26215,
      ADR2 => cortexm0_u_logic_G0w2z4_25739,
      ADR4 => cortexm0_u_logic_Thm2z4_26420,
      O => N712
    );
  cortexm0_u_logic_C34wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y100",
      INIT => X"CC00CCCCCC00CC04"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wpsvx4,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_Ik4wx47_0,
      ADR2 => cortexm0_u_logic_Ye4wx4,
      ADR0 => cortexm0_u_logic_Thm2z4_26420,
      ADR3 => cortexm0_u_logic_Ik4wx46_28846,
      O => N1011
    );
  cortexm0_u_logic_Ik4wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y100",
      INIT => X"FFFFFFFFFCFCECFC"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_W7hwx4,
      ADR3 => cortexm0_u_logic_Pcyvx4,
      ADR2 => cortexm0_u_logic_Ik4wx45_0,
      ADR1 => cortexm0_u_logic_Ik4wx44_25961,
      ADR5 => cortexm0_u_logic_Ik4wx43_25940,
      O => cortexm0_u_logic_Ik4wx46_28846
    );
  cortexm0_u_logic_C34wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y100",
      INIT => X"CCCC008CCCCC0088"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wpsvx4,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Ik4wx47_0,
      ADR2 => N712,
      ADR5 => cortexm0_u_logic_Mqa2z4_Tqa2z4_AND_6541_o,
      ADR4 => cortexm0_u_logic_Ik4wx46_28846,
      O => N1012
    );
  cortexm0_u_logic_Mvhvx413_cortexm0_u_logic_Mvhvx413_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mvhvx415_1832,
      O => cortexm0_u_logic_Mvhvx415_0
    );
  cortexm0_u_logic_Mvhvx415 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y89"
    )
    port map (
      IA => N1651,
      IB => N1652,
      O => cortexm0_u_logic_Mvhvx415_1832,
      SEL => cortexm0_u_logic_U2x2z4_25977
    );
  cortexm0_u_logic_Mvhvx415_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y89",
      INIT => X"BBEEAAEEAAAAAAAA"
    )
    port map (
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_Qdj2z4_26090,
      ADR3 => cortexm0_u_logic_H9i2z4_25943,
      ADR4 => cortexm0_u_logic_Hyy2z4_25974,
      ADR0 => cortexm0_u_logic_Mvhvx413_28844,
      O => N1651
    );
  cortexm0_u_logic_Mvhvx415_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y89",
      INIT => X"FFFF5777FFFF0000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_Qem2z4_25973,
      ADR3 => cortexm0_u_logic_Swy2z4_25978,
      ADR2 => cortexm0_u_logic_Bsy2z4_25709,
      ADR0 => cortexm0_u_logic_H9i2z4_25943,
      ADR4 => cortexm0_u_logic_Mvhvx413_28844,
      O => N1652
    );
  cortexm0_u_logic_Mvhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y89",
      INIT => X"0000080800000800"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qdj2z4_26090,
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Hyy2z4_25974,
      ADR3 => cortexm0_u_logic_Mvhvx411_28843,
      ADR5 => cortexm0_u_logic_Mvhvx412_28174,
      O => cortexm0_u_logic_Mvhvx413_28844
    );
  cortexm0_u_logic_Mvhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y89",
      INIT => X"55F7555555555555"
    )
    port map (
      ADR3 => cortexm0_u_logic_Dvy2z4_25981,
      ADR4 => cortexm0_u_logic_Pty2z4_26586,
      ADR5 => cortexm0_u_logic_Nqy2z4_25999,
      ADR1 => cortexm0_u_logic_Bsy2z4_25709,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR0 => cortexm0_u_logic_Oigwx4,
      O => cortexm0_u_logic_Mvhvx411_28843
    );
  PWR_12_o_HRDATA_31_equal_1_o_31_3 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y94",
      INIT => X"0400000000000000"
    )
    port map (
      ADR1 => ahbmi_hrdata_31_IBUF_0,
      ADR3 => ahbmi_hrdata_28_IBUF_0,
      ADR2 => ahbmi_hrdata_24_IBUF_0,
      ADR5 => ahbmi_hrdata_30_IBUF_0,
      ADR4 => ahbmi_hrdata_29_IBUF_0,
      ADR0 => ahbmi_hrdata_25_IBUF_0,
      O => PWR_12_o_HRDATA_31_equal_1_o_31_2_28154
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y113",
      INIT => X"0000077707770777"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tib3z4_26642,
      ADR4 => cortexm0_u_logic_Vgs2z4_26228,
      ADR1 => cortexm0_u_logic_P2a3z4_25586,
      ADR2 => cortexm0_u_logic_Kwa2z4,
      ADR5 => cortexm0_u_logic_Qsa2z4,
      ADR0 => cortexm0_u_logic_Sta2z4,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o11_28852
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y113",
      INIT => X"2A00000000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Z4l2z4_26236,
      ADR2 => cortexm0_u_logic_Jruvx4,
      ADR0 => cortexm0_u_logic_SF2841,
      ADR4 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o12_26712,
      ADR3 => cortexm0_u_logic_SF2842,
      ADR5 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o11_28852,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o13
    );
  cortexm0_u_logic_Sta2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y113",
      INIT => X"0010000000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Uaj2z4_26214,
      ADR3 => cortexm0_u_logic_Tdp2z4_26215,
      ADR4 => cortexm0_u_logic_G0w2z4_25739,
      ADR0 => cortexm0_u_logic_Trq2z4_26216,
      ADR2 => cortexm0_u_logic_Cam2z4_26217,
      ADR5 => cortexm0_u_logic_R1w2z4_26161,
      O => cortexm0_u_logic_Sta2z4
    );
  cortexm0_u_logic_P2a3z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y113",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_P2uvx4_Mf8vx4_AND_645_o,
      CLK => NlwBufferSignal_cortexm0_u_logic_P2a3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_P2a3z4_IN,
      O => cortexm0_u_logic_P2a3z4_25586,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o18 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y113",
      INIT => X"03030F0F0303FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Z4l2z4_26236,
      ADR1 => cortexm0_u_logic_P2a3z4_25586,
      ADR5 => cortexm0_u_logic_Jruvx4,
      ADR4 => cortexm0_u_logic_Sta2z4,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o19_26893
    );
  cortexm0_u_logic_Wshwx4_cortexm0_u_logic_Wshwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1493,
      O => N1493_0
    );
  cortexm0_u_logic_Wshwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y83",
      INIT => X"00A000A000A000A0"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_H9i2z4_25943,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_U2x2z4_25977,
      ADR5 => '1',
      O => cortexm0_u_logic_Wshwx4
    );
  cortexm0_u_logic_Owhvx419_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y83",
      INIT => X"FFFFFFDF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Swy2z4_25978,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => cortexm0_u_logic_H9i2z4_25943,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_U2x2z4_25977,
      O => N1493
    );
  cortexm0_u_logic_Oytvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y108",
      INIT => X"0000000000000001"
    )
    port map (
      ADR5 => cortexm0_u_logic_K7g3z4_27404,
      ADR3 => cortexm0_u_logic_Rsa3z4_27168,
      ADR1 => cortexm0_u_logic_Iua3z4_27405,
      ADR2 => cortexm0_u_logic_Z8b3z4_27406,
      ADR0 => cortexm0_u_logic_Qxa3z4_25785,
      ADR4 => cortexm0_u_logic_Gza3z4_27407,
      O => cortexm0_u_logic_Oytvx42_27403
    );
  cortexm0_u_logic_Iua3z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y108",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Iua3z4_CLK,
      I => cortexm0_u_logic_Ypmvx4,
      O => cortexm0_u_logic_Iua3z4_27405,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ypmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y108",
      INIT => X"DFDDCFCC5F550F00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Iwh2z4_12_0,
      ADR5 => cortexm0_u_logic_X7tvx4,
      ADR0 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      ADR4 => cortexm0_u_logic_Iua3z4_27405,
      ADR2 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR3 => cortexm0_u_logic_L7a3z4_28044,
      O => cortexm0_u_logic_Ypmvx4
    );
  cortexm0_u_logic_Rsa3z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y108",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rsa3z4_CLK,
      I => cortexm0_u_logic_Kpmvx4,
      O => cortexm0_u_logic_Rsa3z4_27168,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Kpmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y108",
      INIT => X"A0ECA0ECFFFFA0EC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Iwh2z4_14_0,
      ADR0 => cortexm0_u_logic_X7tvx4,
      ADR5 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      ADR4 => cortexm0_u_logic_Rsa3z4_27168,
      ADR3 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR1 => cortexm0_u_logic_U5a3z4_27172,
      O => cortexm0_u_logic_Kpmvx4
    );
  cortexm0_u_logic_Qxa3z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y108",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qxa3z4_CLK,
      I => cortexm0_u_logic_Vrmvx4,
      O => cortexm0_u_logic_Qxa3z4_25785,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Vrmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y108",
      INIT => X"F444FFFFF444F444"
    )
    port map (
      ADR3 => cortexm0_u_logic_X7tvx4,
      ADR2 => cortexm0_u_logic_Iwh2z4_5_0,
      ADR0 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR5 => cortexm0_u_logic_Qxa3z4_25785,
      ADR1 => cortexm0_u_logic_Mka3z4_25820,
      ADR4 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      O => cortexm0_u_logic_Vrmvx4
    );
  cortexm0_u_logic_C4b3z4_cortexm0_u_logic_C4b3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o_pack_6,
      O => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o
    );
  cortexm0_u_logic_C4b3z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y109",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_C4b3z4_CLK,
      I => cortexm0_u_logic_Xsmvx4,
      O => cortexm0_u_logic_C4b3z4_27410,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Xsmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y109",
      INIT => X"AEFF0CFFAEAE0C0C"
    )
    port map (
      ADR0 => cortexm0_u_logic_Iwh2z4_1_0,
      ADR4 => cortexm0_u_logic_X7tvx4,
      ADR3 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      ADR5 => cortexm0_u_logic_C4b3z4_27410,
      ADR2 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR1 => cortexm0_u_logic_Qfa3z4_28450,
      O => cortexm0_u_logic_Xsmvx4
    );
  cortexm0_u_logic_X7tvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y109",
      INIT => X"3100F5003100F500"
    )
    port map (
      ADR1 => cortexm0_u_logic_Japwx4,
      ADR4 => cortexm0_u_logic_K3l2z4_25851,
      ADR3 => cortexm0_u_logic_Tna3z4_27059,
      ADR2 => cortexm0_u_logic_F2o2z4_27362,
      ADR0 => cortexm0_u_logic_Oytvx4,
      ADR5 => '1',
      O => cortexm0_u_logic_X7tvx4
    );
  cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y109",
      INIT => X"FDFFF5FF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Japwx4,
      ADR4 => cortexm0_u_logic_K3l2z4_25851,
      ADR3 => cortexm0_u_logic_Tna3z4_27059,
      ADR2 => cortexm0_u_logic_F2o2z4_27362,
      ADR0 => cortexm0_u_logic_Oytvx4,
      O => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o_pack_6
    );
  cortexm0_u_logic_Ddi3z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y109",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ddi3z4_CLK,
      I => cortexm0_u_logic_Gnmvx4,
      O => cortexm0_u_logic_Ddi3z4_27401,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Gnmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y109",
      INIT => X"AA00FAF0EECCFEFC"
    )
    port map (
      ADR3 => cortexm0_u_logic_X7tvx4,
      ADR0 => cortexm0_u_logic_Iwh2z4_22_0,
      ADR4 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      ADR2 => cortexm0_u_logic_Ddi3z4_27401,
      ADR5 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR1 => cortexm0_u_logic_Cma3z4_27422,
      O => cortexm0_u_logic_Gnmvx4
    );
  cortexm0_u_logic_Oytvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y109",
      INIT => X"C000C00000000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Oytvx41_27398,
      ADR2 => cortexm0_u_logic_Oytvx42_27403,
      ADR1 => cortexm0_u_logic_Oytvx43_27409,
      ADR5 => cortexm0_u_logic_Oytvx44_27413,
      O => cortexm0_u_logic_Oytvx4
    );
  cortexm0_u_logic_Z5pvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y110",
      INIT => X"00D000D0D0D000D0"
    )
    port map (
      ADR3 => cortexm0_u_logic_S4w2z4_25965,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Pcyvx4,
      ADR2 => cortexm0_u_logic_Z5pvx43_25966,
      ADR5 => cortexm0_u_logic_Yvb2z4_Fwb2z4_AND_6651_o,
      ADR4 => cortexm0_u_logic_Ik4wx4,
      O => cortexm0_u_logic_Z5pvx41_25964
    );
  cortexm0_u_logic_Ik4wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y110",
      INIT => X"F0F5F0A0F1F7E080"
    )
    port map (
      ADR1 => cortexm0_u_logic_B1a3z4_25589,
      ADR3 => cortexm0_u_logic_P2a3z4_25586,
      ADR5 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o,
      ADR4 => N1011,
      ADR2 => N1012,
      ADR0 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o,
      O => cortexm0_u_logic_Ik4wx4
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o9_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y110",
      INIT => X"FFFF00FB00FB00FB"
    )
    port map (
      ADR4 => cortexm0_u_logic_Zad3z4_26378,
      ADR2 => cortexm0_u_logic_Cps2z4_26379,
      ADR5 => cortexm0_u_logic_K9ovx4,
      ADR0 => cortexm0_u_logic_Douvx4,
      ADR3 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o13,
      ADR1 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o20_26383,
      O => N530
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o20 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y110",
      INIT => X"0000F0F00000F0FA"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Bjd3z4_26010,
      ADR3 => cortexm0_u_logic_Azs2z4_26277,
      ADR2 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o2_26375,
      ADR0 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o9,
      ADR4 => N530,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y114",
      INIT => X"F0F00000F3F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Dwa2z4,
      ADR5 => cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6582_o,
      ADR3 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o12,
      ADR2 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o9,
      ADR4 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o7,
      O => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y114",
      INIT => X"2A002A0000002A00"
    )
    port map (
      ADR2 => cortexm0_u_logic_X9n2z4_25588,
      ADR1 => cortexm0_u_logic_Zta2z4,
      ADR5 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o5,
      ADR4 => N986,
      ADR3 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o1_28704,
      ADR0 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o3_27106,
      O => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o7
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o111 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y114",
      INIT => X"0033333300FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Lhd3z4_25764,
      ADR5 => cortexm0_u_logic_Pab3z4_26042,
      ADR4 => cortexm0_u_logic_Pguvx4,
      ADR1 => cortexm0_u_logic_Kwa2z4,
      O => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o11_26040
    );
  cortexm0_u_logic_X9n2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y114",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_W2uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_X9n2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_X9n2z4_IN,
      O => cortexm0_u_logic_X9n2z4_25588,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y114",
      INIT => X"0015000015150000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Mis2z4_26038,
      ADR2 => cortexm0_u_logic_B1a3z4_25589,
      ADR1 => cortexm0_u_logic_Sta2z4,
      ADR3 => cortexm0_u_logic_Qsa2z4,
      ADR4 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o11_26040,
      ADR0 => N982,
      O => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o12
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o19 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y115",
      INIT => X"A000A000B300A000"
    )
    port map (
      ADR1 => cortexm0_u_logic_P2a3z4_25586,
      ADR5 => cortexm0_u_logic_Jruvx4,
      ADR3 => cortexm0_u_logic_SF2841,
      ADR0 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o19_26893,
      ADR2 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o18_28855,
      ADR4 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o17_28856,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o20_26383
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o16 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y115",
      INIT => X"105030F0115533FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Vfd3z4_26007,
      ADR3 => cortexm0_u_logic_Kkb3z4_26643,
      ADR1 => cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6611_o,
      ADR4 => cortexm0_u_logic_Gua2z4,
      ADR2 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o16_26783,
      ADR5 => N898,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o17_28856
    );
  cortexm0_u_logic_SF28421 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y115",
      INIT => X"030F030F33FF33FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Vfd3z4_26007,
      ADR3 => cortexm0_u_logic_Kkb3z4_26643,
      ADR1 => cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6611_o,
      ADR2 => cortexm0_u_logic_Gua2z4,
      O => cortexm0_u_logic_SF2842
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o17 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y115",
      INIT => X"151500003F3F0000"
    )
    port map (
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Tib3z4_26642,
      ADR2 => cortexm0_u_logic_Vgs2z4_26228,
      ADR0 => cortexm0_u_logic_Kwa2z4,
      ADR1 => cortexm0_u_logic_Qsa2z4,
      ADR4 => cortexm0_u_logic_SF2842,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o18_28855
    );
  cortexm0_u_logic_Oytvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y107",
      INIT => X"0000000000000001"
    )
    port map (
      ADR1 => cortexm0_u_logic_Jpa3z4_26965,
      ADR5 => cortexm0_u_logic_C4b3z4_27410,
      ADR2 => cortexm0_u_logic_O0o2z4_27411,
      ADR0 => cortexm0_u_logic_She3z4_26066,
      ADR3 => cortexm0_u_logic_Zva3z4_26413,
      ADR4 => cortexm0_u_logic_S3i3z4_27412,
      O => cortexm0_u_logic_Oytvx43_27409
    );
  cortexm0_u_logic_Jpa3z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y107",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jpa3z4_CLK,
      I => cortexm0_u_logic_Bomvx4,
      O => cortexm0_u_logic_Jpa3z4_26965,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Bomvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y107",
      INIT => X"F222F222FFFFF222"
    )
    port map (
      ADR2 => cortexm0_u_logic_X7tvx4,
      ADR3 => cortexm0_u_logic_Iwh2z4_19_0,
      ADR5 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      ADR4 => cortexm0_u_logic_Jpa3z4_26965,
      ADR1 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR0 => cortexm0_u_logic_L8m2z4_26966,
      O => cortexm0_u_logic_Bomvx4
    );
  cortexm0_u_logic_Zva3z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y107",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zva3z4_CLK,
      I => cortexm0_u_logic_Mqmvx4,
      O => cortexm0_u_logic_Zva3z4_26413,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mqmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y107",
      INIT => X"D5D5C0C0FFD5FFC0"
    )
    port map (
      ADR1 => cortexm0_u_logic_X7tvx4,
      ADR2 => cortexm0_u_logic_Iwh2z4_10_0,
      ADR0 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      ADR4 => cortexm0_u_logic_Zva3z4_26413,
      ADR5 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR3 => cortexm0_u_logic_C9a3z4_26629,
      O => cortexm0_u_logic_Mqmvx4
    );
  cortexm0_u_logic_She3z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y107",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_She3z4_CLK,
      I => cortexm0_u_logic_Fqmvx4,
      O => cortexm0_u_logic_She3z4_26066,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Fqmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y107",
      INIT => X"CFEF0FAFCCEE00AA"
    )
    port map (
      ADR4 => cortexm0_u_logic_Iwh2z4_11_0,
      ADR1 => cortexm0_u_logic_X7tvx4,
      ADR2 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      ADR5 => cortexm0_u_logic_She3z4_26066,
      ADR3 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR0 => cortexm0_u_logic_Bge3z4_27295,
      O => cortexm0_u_logic_Fqmvx4
    );
  cortexm0_u_logic_Bjd3z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y119",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bjd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Bjd3z4_IN,
      O => cortexm0_u_logic_Bjd3z4_26010,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Dwl2z4_cortexm0_u_logic_Dwl2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N574_pack_7,
      O => N574
    );
  cortexm0_u_logic_C2rvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y106",
      INIT => X"FFFFF000FDDDF111"
    )
    port map (
      ADR4 => cortexm0_u_logic_G0w2z4_25739,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => cortexm0_u_logic_Mtqvx4,
      ADR0 => cortexm0_u_logic_Hq1wx4,
      ADR2 => cortexm0_u_logic_O1rvx4,
      ADR3 => cortexm0_u_logic_Dwl2z4_25743,
      O => N470
    );
  cortexm0_u_logic_Hcnvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y106",
      INIT => X"0F0000000F000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Rbi3z4_27173,
      ADR4 => cortexm0_u_logic_Z7i2z4_26989,
      ADR3 => ahbmi_hrdata_25_IBUF_0,
      ADR5 => '1',
      O => N572
    );
  cortexm0_u_logic_Vcnvx41_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y106",
      INIT => X"0C0C0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => ahbmi_hrdata_24_IBUF_0,
      ADR2 => cortexm0_u_logic_Rbi3z4_27173,
      ADR4 => cortexm0_u_logic_Z7i2z4_26989,
      ADR3 => '1',
      O => N574_pack_7
    );
  cortexm0_u_logic_Dwl2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y106",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dwl2z4_CLK,
      I => cortexm0_u_logic_Hcnvx4,
      O => cortexm0_u_logic_Dwl2z4_25743,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hcnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y106",
      INIT => X"F0E4F000F0E4FFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nbm2z4_25990,
      ADR1 => N572,
      ADR5 => cortexm0_u_logic_Kzqvx4_0,
      ADR2 => cortexm0_u_logic_Dwl2z4_25743,
      ADR4 => cortexm0_u_logic_Abovx4,
      ADR3 => cortexm0_u_logic_Edovx4,
      O => cortexm0_u_logic_Hcnvx4
    );
  cortexm0_u_logic_Kyi2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y106",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kyi2z4_CLK,
      I => cortexm0_u_logic_Vcnvx4,
      O => cortexm0_u_logic_Kyi2z4_26908,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Vcnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y106",
      INIT => X"FF33FB3BFF00C808"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nbm2z4_25990,
      ADR0 => N574,
      ADR5 => cortexm0_u_logic_Kkrvx4,
      ADR3 => cortexm0_u_logic_Kyi2z4_26908,
      ADR1 => cortexm0_u_logic_Abovx4,
      ADR4 => cortexm0_u_logic_Edovx4,
      O => cortexm0_u_logic_Vcnvx4
    );
  cortexm0_u_logic_Hwhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y82",
      INIT => X"CCC0CC80CC80CC80"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_Hwhvx46_28857,
      ADR0 => cortexm0_u_logic_Hwhvx47_0,
      ADR4 => cortexm0_u_logic_Pty2z4_26586,
      ADR5 => cortexm0_u_logic_Hwhvx48_0,
      ADR3 => cortexm0_u_logic_Hwhvx42_26921,
      O => cortexm0_u_logic_Hwhvx49_28859
    );
  cortexm0_u_logic_Hwhvx417_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y82",
      INIT => X"FFFFFFFFFF2AFF0A"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bsy2z4_25709,
      ADR4 => cortexm0_u_logic_Wshwx4,
      ADR1 => cortexm0_u_logic_Dvy2z4_25981,
      ADR2 => cortexm0_u_logic_Ndhwx421,
      ADR3 => cortexm0_u_logic_Hwhvx416_26936,
      ADR5 => cortexm0_u_logic_Hwhvx49_28859,
      O => N1527
    );
  cortexm0_u_logic_Hwhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y82",
      INIT => X"8888888800088008"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hyy2z4_25974,
      ADR1 => cortexm0_u_logic_Pty2z4_26586,
      ADR5 => cortexm0_u_logic_Dvy2z4_25981,
      ADR2 => cortexm0_u_logic_Nqy2z4_25999,
      ADR3 => cortexm0_u_logic_Zoy2z4_25998,
      ADR4 => cortexm0_u_logic_H9i2z4_25943,
      O => cortexm0_u_logic_Hwhvx43_28858
    );
  cortexm0_u_logic_Hwhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y82",
      INIT => X"FFFFAAAAFCFCA8FC"
    )
    port map (
      ADR2 => cortexm0_u_logic_C1svx4_N3svx4_XOR_89_o,
      ADR5 => cortexm0_u_logic_Swy2z4_25978,
      ADR1 => cortexm0_u_logic_Hwhvx45_0,
      ADR0 => cortexm0_u_logic_Qem2z4_25973,
      ADR3 => cortexm0_u_logic_H9i2z4_25943,
      ADR4 => cortexm0_u_logic_Hwhvx43_28858,
      O => cortexm0_u_logic_Hwhvx46_28857
    );
  cortexm0_u_logic_Bkxvx41_cortexm0_u_logic_Bkxvx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1581_pack_2,
      O => N1581
    );
  cortexm0_u_logic_Bkxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y84",
      INIT => X"0000BBB000000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Mkrwx4,
      ADR5 => cortexm0_u_logic_Lbiwx4,
      ADR3 => cortexm0_u_logic_Sznvx4_F3ovx4_OR_1390_o,
      ADR0 => cortexm0_u_logic_Jky2z4_26576,
      ADR1 => cortexm0_u_logic_Srgwx4_Zrvvx4_AND_3775_o,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Bkxvx41_26573
    );
  cortexm0_u_logic_Mkrwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y84",
      INIT => X"0303000003030000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_Msyvx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Mkrwx4
    );
  cortexm0_u_logic_Owhvx422_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y84",
      INIT => X"0000ABAB"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_Msyvx4,
      O => N1581_pack_2
    );
  cortexm0_u_logic_J3xvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y84",
      INIT => X"0088000800CC00CC"
    )
    port map (
      ADR3 => cortexm0_u_logic_Mkrwx4,
      ADR1 => cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_911_o,
      ADR0 => cortexm0_u_logic_Ct6wx4,
      ADR4 => cortexm0_u_logic_Lqwvx4_Y99vx4_OR_865_o_0,
      ADR2 => cortexm0_u_logic_J16wx4_0,
      ADR5 => cortexm0_u_logic_Wshwx4,
      O => cortexm0_u_logic_J3xvx4
    );
  cortexm0_u_logic_Owhvx422 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y84",
      INIT => X"F000F000F000F222"
    )
    port map (
      ADR2 => cortexm0_u_logic_Px5wx4,
      ADR3 => cortexm0_u_logic_Owhvx421_27880,
      ADR4 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => cortexm0_u_logic_Emi2z4_25916,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => N1581,
      O => cortexm0_u_logic_Owhvx422_27265
    );
  cortexm0_u_logic_P6xvx4_W6xvx4_AND_891_o_cortexm0_u_logic_P6xvx4_W6xvx4_AND_891_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pxyvx4_M3ovx4_OR_624_o_pack_6,
      O => cortexm0_u_logic_Pxyvx4_M3ovx4_OR_624_o
    );
  cortexm0_u_logic_P6xvx4_W6xvx4_AND_891_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y86",
      INIT => X"1011000010110000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Viy2z4_26357,
      ADR5 => '1',
      O => cortexm0_u_logic_P6xvx4_W6xvx4_AND_891_o
    );
  cortexm0_u_logic_Pxyvx4_M3ovx4_OR_624_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y86",
      INIT => X"AAFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => '1',
      O => cortexm0_u_logic_Pxyvx4_M3ovx4_OR_624_o_pack_6
    );
  cortexm0_u_logic_Df3wx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y86",
      INIT => X"AAAAAA8AAAAAAAAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pxyvx4_M3ovx4_OR_624_o,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Njxvx4,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      O => N1573
    );
  cortexm0_u_logic_Df3wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y86",
      INIT => X"000000FF020002FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_B73wx4,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => N1573,
      O => cortexm0_u_logic_Df3wx42_28622
    );
  cortexm0_u_logic_T93wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y93",
      INIT => X"FFFFFFFF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_T93wx4
    );
  cortexm0_u_logic_Ik4wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y93",
      INIT => X"AAFFAAFFAAFFAAFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      O => cortexm0_u_logic_Ik4wx41_28871
    );
  cortexm0_u_logic_Ik4wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y93",
      INIT => X"F0D0F000F0C0F000"
    )
    port map (
      ADR4 => cortexm0_u_logic_H9i2z4_25943,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_H0kwx4,
      ADR0 => cortexm0_u_logic_Oqb2z4,
      ADR3 => cortexm0_u_logic_Ik4wx41_28871,
      ADR1 => cortexm0_u_logic_T93wx4,
      O => cortexm0_u_logic_Ik4wx42_28870
    );
  cortexm0_u_logic_Ik4wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y93",
      INIT => X"FFFFFCFCFFFFF0A0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Ik4wx4341,
      ADR3 => cortexm0_u_logic_T93wx4,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      ADR4 => cortexm0_u_logic_Ik4wx42_28870,
      O => cortexm0_u_logic_Ik4wx43_25940
    );
  cortexm0_u_logic_Fvhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y87",
      INIT => X"FFFFFEFCFFFFFCFC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fvhvx410_26816,
      ADR1 => cortexm0_u_logic_Fvhvx412_28865,
      ADR3 => cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6660_o,
      ADR0 => cortexm0_u_logic_Ki8vx4_Mj8vx4_OR_684_o,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Fvhvx48_28866,
      O => cortexm0_u_logic_Fvhvx413_26815
    );
  cortexm0_u_logic_Fvhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y87",
      INIT => X"5050000073503300"
    )
    port map (
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => N1495_0,
      ADR0 => cortexm0_u_logic_Swy2z4_25978,
      ADR2 => cortexm0_u_logic_Pyxvx4,
      ADR4 => cortexm0_u_logic_U2x2z4_25977,
      O => cortexm0_u_logic_Fvhvx48_28866
    );
  cortexm0_u_logic_Fvhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y87",
      INIT => X"FFFF0300FFFF5755"
    )
    port map (
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_A8yvx4,
      ADR5 => cortexm0_u_logic_Kvfwx4,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Fvhvx411_28864,
      O => cortexm0_u_logic_Fvhvx412_28865
    );
  cortexm0_u_logic_Fvhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y87",
      INIT => X"FFFFA000FFFFC0C0"
    )
    port map (
      ADR2 => N1569_0,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Emi2z4_25916,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Gv6wx4,
      O => cortexm0_u_logic_Fvhvx411_28864
    );
  cortexm0_u_logic_Fmqvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y95",
      INIT => X"FFFFF000FFFFFAAA"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_P6xvx4_W6xvx4_AND_891_o,
      ADR3 => cortexm0_u_logic_Yzi2z4_26714,
      ADR2 => cortexm0_u_logic_Zpqvx4,
      ADR0 => cortexm0_u_logic_Dwl2z4_25743,
      ADR5 => cortexm0_u_logic_Wyxvx4_Aopvx4_OR_208_o,
      O => cortexm0_u_logic_Fmqvx42_26711
    );
  cortexm0_u_logic_Lbn2z4 : X_FF
    generic map(
      LOC => "SLICE_X3Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lbn2z4_CLK,
      I => cortexm0_u_logic_Tbnvx4,
      O => cortexm0_u_logic_Lbn2z4_25579,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Tbnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y95",
      INIT => X"AAAFA0AFAAAFC0CF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Nbm2z4_25990,
      ADR1 => N570_0,
      ADR3 => cortexm0_u_logic_E4pwx4_L4pwx4_OR_824_o_28483,
      ADR0 => cortexm0_u_logic_Lbn2z4_25579,
      ADR2 => cortexm0_u_logic_Abovx4,
      ADR4 => cortexm0_u_logic_Edovx4,
      O => cortexm0_u_logic_Tbnvx4
    );
  cortexm0_u_logic_Z4xvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y95",
      INIT => X"FFCEFFCEFF0AFF0A"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_P6xvx4_W6xvx4_AND_891_o,
      ADR1 => cortexm0_u_logic_Rxl2z4_26959,
      ADR5 => cortexm0_u_logic_Zpqvx4,
      ADR0 => cortexm0_u_logic_Lbn2z4_25579,
      ADR2 => cortexm0_u_logic_Wyxvx4_Aopvx4_OR_208_o,
      O => cortexm0_u_logic_Z4xvx42_27593
    );
  cortexm0_u_logic_Zpqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y95",
      INIT => X"00880000008A000A"
    )
    port map (
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR0 => cortexm0_u_logic_H9i2z4_25943,
      ADR5 => cortexm0_u_logic_Lcpvx4_Izwvx4_OR_936_o,
      ADR2 => cortexm0_u_logic_Swy2z4_25978,
      ADR4 => cortexm0_u_logic_Xhxvx4,
      ADR1 => cortexm0_u_logic_Hyy2z4_25974,
      O => cortexm0_u_logic_Zpqvx4
    );
  PWR_12_o_HRDATA_31_equal_1_o_31_4 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y94",
      INIT => X"0000000000000001"
    )
    port map (
      ADR2 => ahbmi_hrdata_27_IBUF_0,
      ADR4 => ahbmi_hrdata_26_IBUF_0,
      ADR3 => ahbmi_hrdata_16_IBUF_0,
      ADR0 => ahbmi_hrdata_17_IBUF_0,
      ADR1 => ahbmi_hrdata_18_IBUF_0,
      ADR5 => ahbmi_hrdata_19_IBUF_0,
      O => PWR_12_o_HRDATA_31_equal_1_o_31_3_28155
    );
  PWR_12_o_HRDATA_31_equal_1_o_31_2 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y94",
      INIT => X"8000000000000000"
    )
    port map (
      ADR5 => ahbmi_hrdata_21_IBUF_0,
      ADR3 => ahbmi_hrdata_20_IBUF_0,
      ADR4 => ahbmi_hrdata_23_IBUF_0,
      ADR2 => ahbmi_hrdata_22_IBUF_0,
      ADR1 => ahbmi_hrdata_13_IBUF_0,
      ADR0 => ahbmi_hrdata_12_IBUF_0,
      O => PWR_12_o_HRDATA_31_equal_1_o_31_1_28153
    );
  cortexm0_u_logic_Ufy2z4 : X_FF
    generic map(
      LOC => "SLICE_X3Y97",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ufy2z4_CLK,
      I => cortexm0_u_logic_G8nvx4,
      O => cortexm0_u_logic_Ufy2z4_28505,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_G8nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y97",
      INIT => X"FFF8FFFFF0F8FFFF"
    )
    port map (
      ADR0 => ahbmi_hrdata_23_IBUF_0,
      ADR2 => cortexm0_u_logic_Nbm2z4_25990,
      ADR1 => cortexm0_u_logic_Ueovx4,
      ADR5 => cortexm0_u_logic_Ufy2z4_28505,
      ADR4 => cortexm0_u_logic_Abovx4,
      ADR3 => cortexm0_u_logic_Edovx4,
      O => cortexm0_u_logic_G8nvx4
    );
  cortexm0_u_logic_Qem2z4_cortexm0_u_logic_Qem2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N714,
      O => N714_0
    );
  cortexm0_u_logic_Oigwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y88",
      INIT => X"0000333300003333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Swy2z4_25978,
      ADR1 => cortexm0_u_logic_Qem2z4_25973,
      ADR5 => '1',
      O => cortexm0_u_logic_Oigwx4
    );
  cortexm0_u_logic_T7cwx41_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y88",
      INIT => X"CC33CC33"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_C3z2z4_26486,
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Qem2z4_25973,
      O => N714
    );
  cortexm0_u_logic_Owhvx425 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y88",
      INIT => X"0033003350730033"
    )
    port map (
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      ADR3 => cortexm0_u_logic_S4xvx4_Zrvvx4_OR_1372_o,
      ADR0 => cortexm0_u_logic_Qdj2z4_26090,
      ADR5 => cortexm0_u_logic_Bdqvx4,
      ADR2 => cortexm0_u_logic_C2yvx4,
      ADR4 => cortexm0_u_logic_Oigwx4,
      O => cortexm0_u_logic_Owhvx425_28104
    );
  cortexm0_u_logic_Ajnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y88",
      INIT => X"FEAEAEAEFC0C0C0C"
    )
    port map (
      ADR2 => cortexm0_u_logic_Scpvx4_25710,
      ADR4 => cortexm0_u_logic_Jhy2z4_25711,
      ADR3 => cortexm0_u_logic_Bdm2z4_25989,
      ADR1 => cortexm0_u_logic_Qem2z4_25973,
      ADR0 => ahbmi_hrdata_5_IBUF_0,
      ADR5 => cortexm0_u_logic_Qbpvx4,
      O => N296
    );
  cortexm0_u_logic_Qem2z4 : X_FF
    generic map(
      LOC => "SLICE_X3Y88",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qem2z4_CLK,
      I => cortexm0_u_logic_Ajnvx4_2478,
      O => cortexm0_u_logic_Qem2z4_25973,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ajnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y88",
      INIT => X"FFFFFAAAFFFFF000"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Byw2z4_27692,
      ADR2 => cortexm0_u_logic_Pfovx4,
      ADR0 => ahbmi_hrdata_21_IBUF_0,
      ADR5 => cortexm0_u_logic_Vapvx4,
      ADR4 => N296,
      O => cortexm0_u_logic_Ajnvx4_2478
    );
  cortexm0_u_logic_Eyhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y89",
      INIT => X"F0FCF0F0F5FDF5F5"
    )
    port map (
      ADR2 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6654_o,
      ADR3 => cortexm0_u_logic_S87wx4,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_Kzxvx4,
      ADR0 => cortexm0_u_logic_Bswvx4,
      ADR5 => cortexm0_u_logic_Msyvx4,
      O => cortexm0_u_logic_Eyhvx49_26851
    );
  cortexm0_u_logic_Byw2z4 : X_FF
    generic map(
      LOC => "SLICE_X3Y89",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Byw2z4_CLK,
      I => cortexm0_u_logic_Dnhvx4,
      O => cortexm0_u_logic_Byw2z4_27692,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Dnhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y89",
      INIT => X"F5FDF5F500080000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Vaw2z4_26315,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR1 => ahbmi_hrdata_5_IBUF_0,
      ADR5 => cortexm0_u_logic_Byw2z4_27692,
      ADR3 => cortexm0_u_logic_Rbi3z4_27173,
      ADR4 => cortexm0_u_logic_Z7i2z4_26989,
      O => cortexm0_u_logic_Dnhvx4
    );
  cortexm0_u_logic_Owhvx438 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y92",
      INIT => X"FF00000045000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_C2yvx4,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_S4w2z4_25965,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_C34wx4_25755,
      ADR5 => cortexm0_u_logic_Owhvx437_28869,
      O => cortexm0_u_logic_Owhvx438_28764
    );
  cortexm0_u_logic_Owhvx437 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y92",
      INIT => X"00000000DDCC0D00"
    )
    port map (
      ADR5 => N1280,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_C34wx4_25755,
      ADR1 => cortexm0_u_logic_Xhqvx4,
      O => cortexm0_u_logic_Owhvx437_28869
    );
  cortexm0_u_logic_Fvhvx42_cortexm0_u_logic_Fvhvx42_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1099_o_pack_5,
      O => cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1099_o
    );
  cortexm0_u_logic_Fvhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y85",
      INIT => X"0F1F000000110000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fjewx4,
      ADR5 => cortexm0_u_logic_Qp3wx4,
      ADR2 => cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1099_o,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Jf6wx4,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      O => cortexm0_u_logic_Fvhvx42_26810
    );
  cortexm0_u_logic_Owhvx423 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y85",
      INIT => X"0030A0B00030A0B0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => '1',
      O => cortexm0_u_logic_Owhvx423_28862
    );
  cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1099_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y85",
      INIT => X"FFFFF3F3"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1099_o_pack_5
    );
  cortexm0_u_logic_Owhvx427 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y85",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR4 => cortexm0_u_logic_Howvx4_B73wx4_AND_2720_o,
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR3 => cortexm0_u_logic_Owhvx426_28161,
      ADR2 => cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3812_o,
      ADR1 => cortexm0_u_logic_Owhvx425_28104,
      ADR5 => cortexm0_u_logic_Owhvx424_28861,
      O => cortexm0_u_logic_Owhvx427_27263
    );
  cortexm0_u_logic_Owhvx424 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y85",
      INIT => X"CCCC0008CCCC0000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Owhvx423_28862,
      ADR5 => cortexm0_u_logic_B73wx4,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Owhvx424_28861
    );
  cortexm0_u_logic_Pty2z4_cortexm0_u_logic_Pty2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N110,
      O => N110_0
    );
  cortexm0_u_logic_Abgwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y90",
      INIT => X"33FF33FF33FF33FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Pty2z4_26586,
      ADR3 => cortexm0_u_logic_Dvy2z4_25981,
      ADR5 => '1',
      O => cortexm0_u_logic_Abgwx4
    );
  cortexm0_u_logic_X07wx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y90",
      INIT => X"033F033F"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Swy2z4_25978,
      ADR1 => cortexm0_u_logic_Pty2z4_26586,
      ADR3 => cortexm0_u_logic_Dvy2z4_25981,
      O => N110
    );
  cortexm0_u_logic_Yafwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y90",
      INIT => X"3F3F3F3F33323F3F"
    )
    port map (
      ADR1 => cortexm0_u_logic_U2x2z4_25977,
      ADR2 => cortexm0_u_logic_Qem2z4_25973,
      ADR3 => cortexm0_u_logic_Swy2z4_25978,
      ADR0 => cortexm0_u_logic_Nqy2z4_25999,
      ADR5 => cortexm0_u_logic_Abgwx4,
      ADR4 => cortexm0_u_logic_H9i2z4_25943,
      O => cortexm0_u_logic_Yafwx42_27213
    );
  cortexm0_u_logic_O5nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y90",
      INIT => X"FFCACACAFF0A0A0A"
    )
    port map (
      ADR2 => cortexm0_u_logic_Scpvx4_25710,
      ADR1 => cortexm0_u_logic_Jhy2z4_25711,
      ADR5 => cortexm0_u_logic_Y7y2z4_26191,
      ADR0 => cortexm0_u_logic_Pty2z4_26586,
      ADR4 => ahbmi_hrdata_1_IBUF_0,
      ADR3 => cortexm0_u_logic_Qbpvx4,
      O => N276
    );
  cortexm0_u_logic_Pty2z4 : X_FF
    generic map(
      LOC => "SLICE_X3Y90",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pty2z4_CLK,
      I => cortexm0_u_logic_O5nvx4_2506,
      O => cortexm0_u_logic_Pty2z4_26586,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_O5nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y90",
      INIT => X"FFFFECECFFFFA0A0"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Urw2z4_28510,
      ADR2 => cortexm0_u_logic_Pfovx4,
      ADR1 => ahbmi_hrdata_17_IBUF_0,
      ADR5 => cortexm0_u_logic_Vapvx4,
      ADR4 => N276,
      O => cortexm0_u_logic_O5nvx4_2506
    );
  cortexm0_u_logic_Fey2z4 : X_FF
    generic map(
      LOC => "SLICE_X3Y98",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fey2z4_CLK,
      I => cortexm0_u_logic_N8nvx4,
      O => cortexm0_u_logic_Fey2z4_28476,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_N8nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y98",
      INIT => X"F0F8F0F000080000"
    )
    port map (
      ADR4 => ahbmi_hrdata_22_IBUF_0,
      ADR3 => cortexm0_u_logic_Nbm2z4_25990,
      ADR0 => cortexm0_u_logic_Ueovx4,
      ADR5 => cortexm0_u_logic_Fey2z4_28476,
      ADR1 => cortexm0_u_logic_Abovx4,
      ADR2 => cortexm0_u_logic_Edovx4,
      O => cortexm0_u_logic_N8nvx4
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y114",
      INIT => X"0030000030300000"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Qrp2z4_27217,
      ADR3 => cortexm0_u_logic_Fxa2z4,
      ADR1 => N984,
      ADR2 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o4,
      ADR4 => cortexm0_u_logic_SF2052,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o2_26375
    );
  cortexm0_u_logic_Dwa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y114",
      INIT => X"0000008000000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Uaj2z4_26214,
      ADR3 => cortexm0_u_logic_Tdp2z4_26215,
      ADR0 => cortexm0_u_logic_G0w2z4_25739,
      ADR1 => cortexm0_u_logic_Trq2z4_26216,
      ADR2 => cortexm0_u_logic_Cam2z4_26217,
      ADR5 => cortexm0_u_logic_R1w2z4_26161,
      O => cortexm0_u_logic_Dwa2z4
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y114",
      INIT => X"FFFFF8F8F888F888"
    )
    port map (
      ADR4 => cortexm0_u_logic_Bjd3z4_26010,
      ADR1 => cortexm0_u_logic_Tqs2z4_26276,
      ADR3 => cortexm0_u_logic_Azs2z4_26277,
      ADR5 => cortexm0_u_logic_Pguvx4,
      ADR2 => cortexm0_u_logic_Dwa2z4,
      ADR0 => cortexm0_u_logic_Mxa2z4,
      O => N984
    );
  cortexm0_u_logic_Pguvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y114",
      INIT => X"0000000000000080"
    )
    port map (
      ADR3 => cortexm0_u_logic_Uaj2z4_26214,
      ADR4 => cortexm0_u_logic_Tdp2z4_26215,
      ADR0 => cortexm0_u_logic_G0w2z4_25739,
      ADR2 => cortexm0_u_logic_Trq2z4_26216,
      ADR5 => cortexm0_u_logic_Cam2z4_26217,
      ADR1 => cortexm0_u_logic_R1w2z4_26161,
      O => cortexm0_u_logic_Pguvx4
    );
  cortexm0_u_logic_Kwa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y115",
      INIT => X"0000000002000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Uaj2z4_26214,
      ADR1 => cortexm0_u_logic_Tdp2z4_26215,
      ADR2 => cortexm0_u_logic_G0w2z4_25739,
      ADR0 => cortexm0_u_logic_Trq2z4_26216,
      ADR4 => cortexm0_u_logic_Cam2z4_26217,
      ADR5 => cortexm0_u_logic_R1w2z4_26161,
      O => cortexm0_u_logic_Kwa2z4
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o16_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y115",
      INIT => X"FFFFFFFFAA00AA00"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Vgs2z4_26228,
      ADR5 => cortexm0_u_logic_Kwa2z4,
      ADR3 => cortexm0_u_logic_Qsa2z4,
      O => N898
    );
  cortexm0_u_logic_Qsa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y115",
      INIT => X"1000000000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Uaj2z4_26214,
      ADR0 => cortexm0_u_logic_Tdp2z4_26215,
      ADR1 => cortexm0_u_logic_G0w2z4_25739,
      ADR4 => cortexm0_u_logic_Trq2z4_26216,
      ADR3 => cortexm0_u_logic_Cam2z4_26217,
      ADR2 => cortexm0_u_logic_R1w2z4_26161,
      O => cortexm0_u_logic_Qsa2z4
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o15 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y115",
      INIT => X"000000000F0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Tib3z4_26642,
      ADR2 => cortexm0_u_logic_Vgs2z4_26228,
      ADR4 => cortexm0_u_logic_Qsa2z4,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o16_26783
    );
  cortexm0_u_logic_Gza3z4 : X_FF
    generic map(
      LOC => "SLICE_X3Y108",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gza3z4_CLK,
      I => cortexm0_u_logic_Csmvx4,
      O => cortexm0_u_logic_Gza3z4_27407,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Csmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y108",
      INIT => X"CFEF0FAFCCEE00AA"
    )
    port map (
      ADR4 => cortexm0_u_logic_Iwh2z4_4_0,
      ADR1 => cortexm0_u_logic_X7tvx4,
      ADR2 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      ADR5 => cortexm0_u_logic_Gza3z4_27407,
      ADR3 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR0 => cortexm0_u_logic_Taa3z4_28489,
      O => cortexm0_u_logic_Csmvx4
    );
  cortexm0_u_logic_Thm2z4_cortexm0_u_logic_Thm2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N864_pack_6,
      O => N864
    );
  cortexm0_u_logic_Ranvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y103",
      INIT => X"FFFFFFFF00AA028A"
    )
    port map (
      ADR2 => cortexm0_u_logic_Thm2z4_26420,
      ADR5 => N864,
      ADR4 => cortexm0_u_logic_Qk0xx4,
      ADR3 => cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4679_o1,
      ADR1 => cortexm0_u_logic_Jk0xx4_26419,
      ADR0 => cortexm0_u_logic_C6mwx4,
      O => N520
    );
  cortexm0_u_logic_Abovx41_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y103",
      INIT => X"FFFF7F7FFFFF7F7F"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Rbi3z4_27173,
      ADR0 => cortexm0_u_logic_Rqywx4,
      ADR1 => cortexm0_u_logic_Z7i2z4_26989,
      ADR2 => ahbmi_hrdata_18_IBUF_0,
      ADR5 => '1',
      O => N862
    );
  cortexm0_u_logic_Abovx41_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y103",
      INIT => X"FFFF77FF"
    )
    port map (
      ADR3 => ahbmi_hrdata_30_IBUF_0,
      ADR4 => cortexm0_u_logic_Rbi3z4_27173,
      ADR0 => cortexm0_u_logic_Rqywx4,
      ADR1 => cortexm0_u_logic_Z7i2z4_26989,
      ADR2 => '1',
      O => N864_pack_6
    );
  cortexm0_u_logic_Thm2z4 : X_FF
    generic map(
      LOC => "SLICE_X3Y103",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Thm2z4_CLK,
      I => cortexm0_u_logic_Xdnvx4,
      O => cortexm0_u_logic_Thm2z4_26420,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Xdnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y103",
      INIT => X"FFFFAAAF55500000"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4679_o1,
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => cortexm0_u_logic_Thm2z4_26420,
      ADR2 => cortexm0_u_logic_Qk0xx4,
      ADR3 => cortexm0_u_logic_Jk0xx4_26419,
      O => cortexm0_u_logic_Xdnvx4
    );
  cortexm0_u_logic_Mqa2z4_Tqa2z4_AND_6541_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y104",
      INIT => X"FF05FF15FF55FF55"
    )
    port map (
      ADR0 => cortexm0_u_logic_Trq2z4_26216,
      ADR5 => cortexm0_u_logic_Cam2z4_26217,
      ADR2 => cortexm0_u_logic_G0w2z4_25739,
      ADR4 => cortexm0_u_logic_R1w2z4_26161,
      ADR1 => cortexm0_u_logic_Uaj2z4_26214,
      ADR3 => cortexm0_u_logic_Tdp2z4_26215,
      O => cortexm0_u_logic_Mqa2z4_Tqa2z4_AND_6541_o
    );
  cortexm0_u_logic_Etmvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y105",
      INIT => X"0000000040000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Mjl2z4_25848,
      ADR3 => cortexm0_u_logic_K3l2z4_25851,
      ADR5 => cortexm0_u_logic_Lz93z4_25850,
      ADR2 => cortexm0_u_logic_Kop2z4_25852,
      ADR1 => cortexm0_u_logic_Ffs2z4_25849,
      ADR0 => cortexm0_u_logic_J6i2z4_25617,
      O => N50
    );
  cortexm0_u_logic_Jruvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y113",
      INIT => X"0000000002000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Uaj2z4_26214,
      ADR3 => cortexm0_u_logic_G0w2z4_25739,
      ADR5 => cortexm0_u_logic_R1w2z4_26161,
      ADR0 => cortexm0_u_logic_Trq2z4_26216,
      ADR2 => cortexm0_u_logic_Cam2z4_26217,
      ADR1 => cortexm0_u_logic_Tdp2z4_26215,
      O => cortexm0_u_logic_Jruvx4
    );
  cortexm0_u_logic_Oytvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y107",
      INIT => X"0000000000000001"
    )
    port map (
      ADR3 => cortexm0_u_logic_M5f3z4_27399,
      ADR0 => cortexm0_u_logic_Aze3z4_27400,
      ADR2 => cortexm0_u_logic_Dhb3z4_26644,
      ADR4 => cortexm0_u_logic_Ddi3z4_27401,
      ADR1 => cortexm0_u_logic_Ogo2z4_26542,
      ADR5 => cortexm0_u_logic_Z2h3z4_27402,
      O => cortexm0_u_logic_Oytvx41_27398
    );
  cortexm0_u_logic_Aze3z4 : X_FF
    generic map(
      LOC => "SLICE_X3Y107",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Aze3z4_CLK,
      I => cortexm0_u_logic_Tqmvx4,
      O => cortexm0_u_logic_Aze3z4_27400,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Tqmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y107",
      INIT => X"DD55CC00FDF5FCF0"
    )
    port map (
      ADR1 => cortexm0_u_logic_X7tvx4,
      ADR3 => cortexm0_u_logic_Iwh2z4_9_0,
      ADR5 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR4 => cortexm0_u_logic_Aze3z4_27400,
      ADR2 => cortexm0_u_logic_Kxe3z4_27556,
      ADR0 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      O => cortexm0_u_logic_Tqmvx4
    );
  cortexm0_u_logic_M5f3z4 : X_FF
    generic map(
      LOC => "SLICE_X3Y107",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_M5f3z4_CLK,
      I => cortexm0_u_logic_Armvx4,
      O => cortexm0_u_logic_M5f3z4_27399,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Armvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y107",
      INIT => X"DFCFDDCC5F0F5500"
    )
    port map (
      ADR1 => cortexm0_u_logic_X7tvx4,
      ADR5 => cortexm0_u_logic_Iwh2z4_8_0,
      ADR0 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR4 => cortexm0_u_logic_M5f3z4_27399,
      ADR3 => cortexm0_u_logic_W3f3z4_27552,
      ADR2 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      O => cortexm0_u_logic_Armvx4
    );
  cortexm0_u_logic_Ogo2z4 : X_FF
    generic map(
      LOC => "SLICE_X3Y107",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ogo2z4_CLK,
      I => cortexm0_u_logic_Nnmvx4,
      O => cortexm0_u_logic_Ogo2z4_26542,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Nnmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y107",
      INIT => X"F7F57755F3F03300"
    )
    port map (
      ADR4 => cortexm0_u_logic_X7tvx4,
      ADR2 => cortexm0_u_logic_Iwh2z4_21_0,
      ADR1 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR5 => cortexm0_u_logic_Ogo2z4_26542,
      ADR3 => cortexm0_u_logic_Ieh3z4_26543,
      ADR0 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      O => cortexm0_u_logic_Nnmvx4
    );
  cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y106",
      INIT => X"003F3F3F003F3F3F"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Gza3z4_27407,
      ADR3 => cortexm0_u_logic_Japwx4,
      ADR2 => cortexm0_u_logic_H6tvx4,
      ADR1 => cortexm0_u_logic_Taa3z4_28489,
      O => N1439
    );
  cortexm0_u_logic_Taa3z4 : X_FF
    generic map(
      LOC => "SLICE_X3Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Taa3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Taa3z4_IN,
      O => cortexm0_u_logic_Taa3z4_28489,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Xc2wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y95",
      INIT => X"FFFFBFAFFFFFAAAA"
    )
    port map (
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Njxvx4,
      ADR2 => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4721_o2_27272,
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1166_o,
      O => N54
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o24121 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y93",
      INIT => X"0030003000300030"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_U2x2z4_25977,
      ADR3 => cortexm0_u_logic_Hyy2z4_25974,
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o2412
    );
  cortexm0_u_logic_Mmux_Oqb2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y93",
      INIT => X"0505353505053535"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Qdj2z4_26090,
      ADR0 => cortexm0_u_logic_U2x2z4_25977,
      ADR1 => cortexm0_u_logic_Hyy2z4_25974,
      ADR2 => cortexm0_u_logic_H9i2z4_25943,
      O => cortexm0_u_logic_Oqb2z4
    );
  cortexm0_u_logic_M4nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y93",
      INIT => X"FAF0AA00EECCEECC"
    )
    port map (
      ADR5 => cortexm0_u_logic_Scpvx4_25710,
      ADR2 => cortexm0_u_logic_Fey2z4_28476,
      ADR4 => cortexm0_u_logic_Jhy2z4_25711,
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      ADR0 => ahbmi_hrdata_6_IBUF_0,
      ADR3 => cortexm0_u_logic_Qbpvx4,
      O => N268
    );
  cortexm0_u_logic_H9i2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_H9i2z4_CLK,
      I => cortexm0_u_logic_M4nvx4_3212,
      O => cortexm0_u_logic_H9i2z4_25943,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_M4nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y93",
      INIT => X"FFFCFFF0FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Qzw2z4_28511,
      ADR4 => cortexm0_u_logic_Pfovx4,
      ADR5 => ahbmi_hrdata_22_IBUF_0,
      ADR3 => cortexm0_u_logic_Vapvx4,
      ADR2 => N268,
      O => cortexm0_u_logic_M4nvx4_3212
    );
  cortexm0_u_logic_Xly2z4_cortexm0_u_logic_Xly2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1541,
      O => N1541_0
    );
  cortexm0_u_logic_M0jwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y89",
      INIT => X"FFFFCCCCFFFFCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Xly2z4_25996,
      ADR4 => cortexm0_u_logic_Zoy2z4_25998,
      ADR5 => '1',
      O => cortexm0_u_logic_M0jwx4
    );
  cortexm0_u_logic_Eyhvx416_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y89",
      INIT => X"F0F0D0F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qem2z4_25973,
      ADR3 => cortexm0_u_logic_Eyhvx414_0,
      ADR0 => cortexm0_u_logic_Hyewx4,
      ADR1 => cortexm0_u_logic_Xly2z4_25996,
      ADR4 => cortexm0_u_logic_Zoy2z4_25998,
      O => N1541
    );
  cortexm0_u_logic_Qxhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y89",
      INIT => X"CCCCCCCCCCCCCCC8"
    )
    port map (
      ADR1 => cortexm0_u_logic_Swy2z4_25978,
      ADR0 => cortexm0_u_logic_Yzi2z4_26714,
      ADR4 => cortexm0_u_logic_Rxl2z4_26959,
      ADR3 => cortexm0_u_logic_Viy2z4_26357,
      ADR2 => cortexm0_u_logic_Jky2z4_26576,
      ADR5 => cortexm0_u_logic_M0jwx4,
      O => cortexm0_u_logic_Qxhvx46_27348
    );
  cortexm0_u_logic_X6nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y89",
      INIT => X"FEF2EE22F2F22222"
    )
    port map (
      ADR1 => cortexm0_u_logic_Scpvx4_25710,
      ADR3 => cortexm0_u_logic_Jhy2z4_25711,
      ADR5 => cortexm0_u_logic_Owq2z4_26620,
      ADR0 => cortexm0_u_logic_Xly2z4_25996,
      ADR2 => ahbmi_hrdata_12_IBUF_0,
      ADR4 => cortexm0_u_logic_Qbpvx4,
      O => N286
    );
  cortexm0_u_logic_Xly2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y89",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xly2z4_CLK,
      I => cortexm0_u_logic_X6nvx4_3134,
      O => cortexm0_u_logic_Xly2z4_25996,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_X6nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y89",
      INIT => X"FFFFFFA0FFFFA0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Ckw2z4_26944,
      ADR2 => cortexm0_u_logic_Pfovx4,
      ADR5 => ahbmi_hrdata_28_IBUF_0,
      ADR3 => cortexm0_u_logic_Vapvx4,
      ADR4 => N286,
      O => cortexm0_u_logic_X6nvx4_3134
    );
  cortexm0_u_logic_Viy2z4_cortexm0_u_logic_Viy2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J16wx4,
      O => cortexm0_u_logic_J16wx4_0
    );
  cortexm0_u_logic_Yuhvx4211 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y90",
      INIT => X"8080000080800000"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Nqy2z4_25999,
      ADR0 => cortexm0_u_logic_Yzi2z4_26714,
      ADR2 => cortexm0_u_logic_Rxl2z4_26959,
      ADR1 => cortexm0_u_logic_Viy2z4_26357,
      ADR5 => '1',
      O => cortexm0_u_logic_Ugewx4
    );
  cortexm0_u_logic_J16wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y90",
      INIT => X"FF00FFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Zoy2z4_25998,
      ADR4 => cortexm0_u_logic_Nqy2z4_25999,
      ADR2 => '1',
      ADR0 => '1',
      ADR1 => '1',
      O => cortexm0_u_logic_J16wx4
    );
  cortexm0_u_logic_Qxhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y90",
      INIT => X"CCCCCCCD00000001"
    )
    port map (
      ADR1 => cortexm0_u_logic_Dvy2z4_25981,
      ADR2 => cortexm0_u_logic_Pty2z4_26586,
      ADR4 => cortexm0_u_logic_Nqy2z4_25999,
      ADR0 => cortexm0_u_logic_Zoy2z4_25998,
      ADR3 => cortexm0_u_logic_Bsy2z4_25709,
      ADR5 => cortexm0_u_logic_Ugewx4,
      O => cortexm0_u_logic_Qxhvx43_27339
    );
  cortexm0_u_logic_L7nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y90",
      INIT => X"FEF4F4F4EE444444"
    )
    port map (
      ADR0 => cortexm0_u_logic_Scpvx4_25710,
      ADR4 => cortexm0_u_logic_Jhy2z4_25711,
      ADR3 => cortexm0_u_logic_Lbn2z4_25579,
      ADR1 => cortexm0_u_logic_Viy2z4_26357,
      ADR2 => ahbmi_hrdata_10_IBUF_0,
      ADR5 => cortexm0_u_logic_Qbpvx4,
      O => N290
    );
  cortexm0_u_logic_Viy2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y90",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Viy2z4_CLK,
      I => cortexm0_u_logic_L7nvx4_3168,
      O => cortexm0_u_logic_Viy2z4_26357,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_L7nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y90",
      INIT => X"FFFFFAF0FAF0FAF0"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Ahw2z4_28473,
      ADR3 => cortexm0_u_logic_Pfovx4,
      ADR5 => ahbmi_hrdata_26_IBUF_0,
      ADR4 => cortexm0_u_logic_Vapvx4,
      ADR2 => N290,
      O => cortexm0_u_logic_L7nvx4_3168
    );
  cortexm0_u_logic_Rxl2z4_cortexm0_u_logic_Rxl2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_205_o,
      O => cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_205_o_0
    );
  cortexm0_u_logic_Mxor_Zwxvx4_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y88",
      INIT => X"9966996699669966"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Rxl2z4_26959,
      ADR1 => cortexm0_u_logic_Viy2z4_26357,
      ADR3 => cortexm0_u_logic_Yzi2z4_26714,
      ADR5 => '1',
      O => cortexm0_u_logic_Zwxvx4
    );
  cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_205_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y88",
      INIT => X"EE88EE88"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Rxl2z4_26959,
      ADR1 => cortexm0_u_logic_Viy2z4_26357,
      ADR3 => cortexm0_u_logic_Yzi2z4_26714,
      O => cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_205_o
    );
  cortexm0_u_logic_Mxor_Brxvx4_Y5svx4_XOR_46_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y88",
      INIT => X"9669699669969669"
    )
    port map (
      ADR4 => cortexm0_u_logic_Jky2z4_26576,
      ADR2 => cortexm0_u_logic_Lny2z4_25997,
      ADR1 => cortexm0_u_logic_Nqy2z4_25999,
      ADR3 => cortexm0_u_logic_Xly2z4_25996,
      ADR5 => cortexm0_u_logic_Zwxvx4,
      ADR0 => cortexm0_u_logic_Zoy2z4_25998,
      O => cortexm0_u_logic_Brxvx4_Y5svx4_XOR_46_o
    );
  cortexm0_u_logic_S7nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y88",
      INIT => X"FEAEFC0CAEAE0C0C"
    )
    port map (
      ADR2 => cortexm0_u_logic_Scpvx4_25710,
      ADR5 => cortexm0_u_logic_Jhy2z4_25711,
      ADR3 => cortexm0_u_logic_Dwl2z4_25743,
      ADR1 => cortexm0_u_logic_Rxl2z4_26959,
      ADR0 => ahbmi_hrdata_9_IBUF_0,
      ADR4 => cortexm0_u_logic_Qbpvx4,
      O => N292
    );
  cortexm0_u_logic_Rxl2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y88",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rxl2z4_CLK,
      I => cortexm0_u_logic_S7nvx4_3090,
      O => cortexm0_u_logic_Rxl2z4_26959,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_S7nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y88",
      INIT => X"FFFFEAC0FFFFEAC0"
    )
    port map (
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Mfw2z4_28491,
      ADR3 => cortexm0_u_logic_Pfovx4,
      ADR1 => ahbmi_hrdata_25_IBUF_0,
      ADR2 => cortexm0_u_logic_Vapvx4,
      ADR4 => N292,
      O => cortexm0_u_logic_S7nvx4_3090
    );
  cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3508_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y92",
      INIT => X"FFFF7FFFFFFF5FFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Vssvx4,
      ADR0 => cortexm0_u_logic_Wai2z4_25774,
      ADR4 => cortexm0_u_logic_Ffs2z4_25849,
      ADR3 => ahbmi_hrdata_10_IBUF_0,
      ADR5 => cortexm0_u_logic_Lstwx42_25773,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3508_o1_26457
    );
  cortexm0_u_logic_Ik4wx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y96",
      INIT => X"F5F5F5F5F5F5F5F5"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      O => cortexm0_u_logic_Ik4wx411
    );
  cortexm0_u_logic_Pcyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y96",
      INIT => X"00FF000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      O => cortexm0_u_logic_Pcyvx4
    );
  cortexm0_u_logic_Ik4wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y96",
      INIT => X"F0F0F0F0F0E0F0F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_W7hwx4,
      ADR0 => cortexm0_u_logic_Ik4wx411,
      ADR4 => cortexm0_u_logic_Pcyvx4,
      O => cortexm0_u_logic_Ik4wx44_25961
    );
  cortexm0_u_logic_R0t2z4_cortexm0_u_logic_R0t2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N995,
      O => N995_0
    );
  cortexm0_u_logic_R0t2z4_cortexm0_u_logic_R0t2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vwhvx416_3264,
      O => cortexm0_u_logic_Vwhvx416_0
    );
  cortexm0_u_logic_Hp2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y97",
      INIT => X"FF00FFFFFF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_A4t2z4_26089,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => '1',
      O => cortexm0_u_logic_Hp2wx4
    );
  cortexm0_u_logic_W6qvx41_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y97",
      INIT => X"AFFFAFAF"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Mrsvx4,
      ADR2 => cortexm0_u_logic_Ppsvx4,
      ADR4 => cortexm0_u_logic_A4t2z4_26089,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      O => N995
    );
  cortexm0_u_logic_Vwhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y97",
      INIT => X"88008C0CFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_A8yvx4,
      ADR2 => cortexm0_u_logic_G9w2z4_26760,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Pcyvx4,
      ADR5 => cortexm0_u_logic_Hp2wx4,
      O => cortexm0_u_logic_Vwhvx417_28036
    );
  cortexm0_u_logic_W9fwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y97",
      INIT => X"BBFFBBFFBBFFBBFF"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_G9w2z4_26760,
      ADR1 => cortexm0_u_logic_R0t2z4_27174,
      ADR3 => cortexm0_u_logic_G7x2z4_27175,
      ADR5 => '1',
      O => cortexm0_u_logic_W9fwx4
    );
  cortexm0_u_logic_Vwhvx416 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y97",
      INIT => X"00004000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_G9w2z4_26760,
      ADR1 => cortexm0_u_logic_R0t2z4_27174,
      ADR3 => cortexm0_u_logic_G7x2z4_27175,
      O => cortexm0_u_logic_Vwhvx416_3264
    );
  cortexm0_u_logic_R0t2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y97",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_U1uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_R0t2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_R0t2z4_IN,
      O => cortexm0_u_logic_R0t2z4_27174,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Ppsvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y97",
      INIT => X"40004000FF00CC00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ppsvx410_27285,
      ADR1 => cortexm0_u_logic_I1c2z4,
      ADR5 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_Ppsvx45_27919,
      ADR0 => cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6667_o,
      ADR4 => cortexm0_u_logic_W9fwx4,
      O => cortexm0_u_logic_Ppsvx4
    );
  cortexm0_u_logic_H0kwx4_cortexm0_u_logic_H0kwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_837_o_pack_8,
      O => cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_837_o
    );
  cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_837_o3 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y87"
    )
    port map (
      IA => N1653,
      IB => N1654,
      O => cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_837_o_pack_8,
      SEL => cortexm0_u_logic_H9i2z4_25943
    );
  cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_837_o3_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y87",
      INIT => X"FFFFB3BBFFFFBB33"
    )
    port map (
      ADR0 => cortexm0_u_logic_H0kwx4,
      ADR3 => cortexm0_u_logic_Hyy2z4_25974,
      ADR2 => cortexm0_u_logic_Ajfwx42411,
      ADR5 => cortexm0_u_logic_Qem2z4_25973,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      O => N1653
    );
  cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_837_o3_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y87",
      INIT => X"FFAAFFAAFF02FFAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_911_o,
      ADR5 => cortexm0_u_logic_H0kwx4,
      ADR1 => cortexm0_u_logic_Qem2z4_25973,
      ADR2 => cortexm0_u_logic_Hyy2z4_25974,
      ADR4 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      O => N1654
    );
  cortexm0_u_logic_H0kwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y87",
      INIT => X"FFFFFF00FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Qdj2z4_26090,
      ADR4 => cortexm0_u_logic_U2x2z4_25977,
      O => cortexm0_u_logic_H0kwx4
    );
  cortexm0_u_logic_W3mvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y87",
      INIT => X"4444444F44444444"
    )
    port map (
      ADR5 => cortexm0_u_logic_Nqy2z4_25999,
      ADR3 => cortexm0_u_logic_Lcpvx4_Izwvx4_OR_936_o,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_Dthwx4,
      ADR0 => cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_837_o,
      ADR1 => cortexm0_u_logic_Yzi2z4_26714,
      O => N252
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o15_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o15_3301,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o15_0
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o15 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y98"
    )
    port map (
      IA => N1627,
      IB => N1628,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o15_3301,
      SEL => cortexm0_u_logic_Nsk2z4_25835
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o15_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y98",
      INIT => X"FFA8FFA8FF08FF08"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Emi2z4_25916,
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Hp2wx4,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o14_0,
      O => N1627
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o15_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y98",
      INIT => X"EEEEAFAFAAEEAAAF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Hp2wx4,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o14_0,
      O => N1628
    );
  cortexm0_u_logic_Mww2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mww2z4_CLK,
      I => cortexm0_u_logic_Knhvx4,
      O => cortexm0_u_logic_Mww2z4_28504,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Knhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y91",
      INIT => X"F7F5F5F502000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Vaw2z4_26315,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR3 => ahbmi_hrdata_4_IBUF_0,
      ADR5 => cortexm0_u_logic_Mww2z4_28504,
      ADR1 => cortexm0_u_logic_Rbi3z4_27173,
      ADR4 => cortexm0_u_logic_Z7i2z4_26989,
      O => cortexm0_u_logic_Knhvx4
    );
  cortexm0_u_logic_Owhvx433 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y94",
      INIT => X"0C0C0C0C040C0C0C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Rngwx4,
      ADR2 => cortexm0_u_logic_A4t2z4_26089,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_S4w2z4_25965,
      O => cortexm0_u_logic_Owhvx433_28888
    );
  cortexm0_u_logic_Owhvx434 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y94",
      INIT => X"C400CC00F400FF00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Owhvx433_28888,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_C34wx4_25755,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Owhvx434_28887
    );
  cortexm0_u_logic_Owhvx435 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y94",
      INIT => X"F0F0F0F8F0F0F0F0"
    )
    port map (
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_S4w2z4_25965,
      ADR5 => cortexm0_u_logic_Emi2z4_25916,
      ADR1 => cortexm0_u_logic_Owhvx4121,
      ADR2 => cortexm0_u_logic_Owhvx434_28887,
      O => cortexm0_u_logic_Owhvx435_28763
    );
  cortexm0_u_logic_Kkrvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y107",
      INIT => X"2323232222232222"
    )
    port map (
      ADR0 => cortexm0_u_logic_U7w2z4_25582,
      ADR1 => cortexm0_u_logic_Ywi2z4_25581,
      ADR5 => cortexm0_u_logic_S4pwx4,
      ADR4 => cortexm0_u_logic_Kkrvx45_26911,
      ADR2 => cortexm0_u_logic_Tuvwx4,
      ADR3 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_Kkrvx4
    );
  cortexm0_u_logic_C9rvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y107",
      INIT => X"0000080400000201"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kyi2z4_26908,
      ADR0 => cortexm0_u_logic_Owq2z4_26620,
      ADR4 => N353_0,
      ADR3 => cortexm0_u_logic_W5rvx4,
      ADR2 => cortexm0_u_logic_Kzqvx4_0,
      ADR5 => cortexm0_u_logic_Kkrvx4,
      O => cortexm0_u_logic_C9rvx43_28894
    );
  cortexm0_u_logic_Bdm2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y107",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bdm2z4_CLK,
      I => cortexm0_u_logic_U8nvx4,
      O => cortexm0_u_logic_Bdm2z4_25989,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_U8nvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y107",
      INIT => X"FFFFECA0ECA0ECA0"
    )
    port map (
      ADR0 => ahbmi_hrdata_21_IBUF_0,
      ADR1 => cortexm0_u_logic_U8nvx41_25988,
      ADR2 => cortexm0_u_logic_Jvqvx4,
      ADR4 => cortexm0_u_logic_Bdm2z4_25989,
      ADR5 => cortexm0_u_logic_Edovx4,
      ADR3 => cortexm0_u_logic_C9rvx4,
      O => cortexm0_u_logic_U8nvx4
    );
  cortexm0_u_logic_C9rvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y107",
      INIT => X"FAFEF0F0AAAE0000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Nbm2z4_25990,
      ADR1 => cortexm0_u_logic_Kzqvx4_0,
      ADR4 => cortexm0_u_logic_C9rvx41_27669,
      ADR2 => cortexm0_u_logic_Abovx4,
      ADR0 => cortexm0_u_logic_C9rvx43_28894,
      ADR3 => N484,
      O => cortexm0_u_logic_C9rvx4
    );
  N52_N52_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1024,
      O => N1024_0
    );
  cortexm0_u_logic_Tuvwx41_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y101"
    )
    port map (
      IA => N1383,
      IB => N1384,
      O => N1024,
      SEL => cortexm0_u_logic_Jk0xx4_26419
    );
  cortexm0_u_logic_Tuvwx41_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y101",
      INIT => X"FFFFFAFBF0F3FAFB"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ye4wx4,
      ADR3 => cortexm0_u_logic_E5owx43_0,
      ADR1 => cortexm0_u_logic_Hzj2z4_26128,
      ADR4 => cortexm0_u_logic_Qk0xx4,
      ADR0 => cortexm0_u_logic_Thm2z4_26420,
      ADR5 => cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4679_o1,
      O => N1383
    );
  cortexm0_u_logic_Tuvwx41_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y101",
      INIT => X"EEEEEEEFEEEEEEEF"
    )
    port map (
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Uyv2z4_25584,
      ADR2 => cortexm0_u_logic_Wbk2z4_25585,
      ADR3 => cortexm0_u_logic_Hzj2z4_26128,
      ADR1 => cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4679_o1,
      ADR0 => cortexm0_u_logic_Ye4wx4,
      O => N1384
    );
  cortexm0_u_logic_Jk0xx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y101",
      INIT => X"FF3FFF33FF0FFF00"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Auk2z4_26485,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1166_o,
      ADR2 => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o,
      ADR1 => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4721_o_0,
      O => N52
    );
  cortexm0_u_logic_Jk0xx4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y101",
      INIT => X"00A200A000000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Us2wx4_Whgvx4_OR_1317_o,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_B73wx4,
      ADR1 => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o,
      ADR4 => cortexm0_u_logic_Fgm2z4_25658,
      ADR2 => N52,
      O => cortexm0_u_logic_Jk0xx4_26419
    );
  N1074_N1074_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kzqvx4,
      O => cortexm0_u_logic_Kzqvx4_0
    );
  cortexm0_u_logic_Kzqvx43 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y109"
    )
    port map (
      IA => N1695,
      IB => N1696,
      O => cortexm0_u_logic_Kzqvx4,
      SEL => cortexm0_u_logic_Kzqvx42_28376
    );
  cortexm0_u_logic_Kzqvx43_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y109",
      INIT => X"005500550055FF55"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_E5owx42_26108,
      ADR4 => cortexm0_u_logic_Ozywx4,
      ADR5 => N1395,
      ADR0 => N1074,
      O => N1695
    );
  cortexm0_u_logic_Kzqvx43_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y109",
      INIT => X"000000FF550F550F"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Ozywx4,
      ADR5 => cortexm0_u_logic_E5owx42_26108,
      ADR4 => N1397,
      ADR2 => N1393,
      ADR0 => N1394,
      O => N1696
    );
  cortexm0_u_logic_E5owx44_SW7 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y109",
      INIT => X"FFFFFFFFFFFFFFEF"
    )
    port map (
      ADR4 => cortexm0_u_logic_U7w2z4_25582,
      ADR1 => cortexm0_u_logic_S4pwx4,
      ADR0 => cortexm0_u_logic_Wbk2z4_25585,
      ADR3 => cortexm0_u_logic_Ywi2z4_25581,
      ADR5 => cortexm0_u_logic_Hzj2z4_26128,
      ADR2 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1074
    );
  cortexm0_u_logic_E5owx44_SW8_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y109",
      INIT => X"FFBAFFAAFFFAFFFA"
    )
    port map (
      ADR0 => cortexm0_u_logic_U7w2z4_25582,
      ADR3 => cortexm0_u_logic_Ywi2z4_25581,
      ADR1 => cortexm0_u_logic_Hzj2z4_26128,
      ADR2 => cortexm0_u_logic_E5owx43_0,
      ADR5 => cortexm0_u_logic_Hzywx4,
      ADR4 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1394
    );
  cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o1_cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N669,
      O => N669_0
    );
  cortexm0_u_logic_Leuvx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y102"
    )
    port map (
      IA => N1347,
      IB => N1348,
      O => N669,
      SEL => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3232_o_25737
    );
  cortexm0_u_logic_Leuvx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y102",
      INIT => X"EECCAA00EECCAF0F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tbuvx4_0,
      ADR2 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o,
      ADR5 => cortexm0_u_logic_Hq1wx4,
      ADR0 => cortexm0_u_logic_Owq2z4_26620,
      ADR3 => cortexm0_u_logic_O1rvx4,
      ADR1 => cortexm0_u_logic_Trq2z4_26216,
      O => N1347
    );
  cortexm0_u_logic_Leuvx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y102",
      INIT => X"ECECFFECA0A0A0A0"
    )
    port map (
      ADR5 => cortexm0_u_logic_Trq2z4_26216,
      ADR3 => cortexm0_u_logic_Mtqvx43_26159,
      ADR4 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6654_o,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_Owq2z4_26620,
      ADR0 => cortexm0_u_logic_O1rvx4,
      O => N1348
    );
  cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y102",
      INIT => X"CCFFCCFFFFFF00FF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4289_o,
      ADR5 => cortexm0_u_logic_Oldwx4,
      ADR1 => cortexm0_u_logic_Zbwwx4_Gcwwx4_AND_4269_o,
      ADR3 => cortexm0_u_logic_L5owx4,
      O => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o1_28891
    );
  cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y102",
      INIT => X"32FA000022AA0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o1_28891,
      ADR5 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o7,
      ADR2 => N1439,
      ADR3 => ahbmi_hrdata_28_IBUF_0,
      ADR1 => cortexm0_u_logic_B7owx4,
      ADR0 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o4,
      O => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o
    );
  cortexm0_u_logic_By4wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y105",
      INIT => X"FFFEFFFEFFFEFFFE"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Qcy2z4_25993,
      ADR1 => cortexm0_u_logic_M9y2z4_25992,
      ADR0 => cortexm0_u_logic_Y7y2z4_26191,
      ADR2 => cortexm0_u_logic_W4y2z4_26194,
      O => N262
    );
  cortexm0_u_logic_P9nvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y105",
      INIT => X"FF0FFF00FF1BFF00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Thm2z4_26420,
      ADR3 => N862,
      ADR5 => cortexm0_u_logic_Qk0xx4,
      ADR2 => cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4679_o1,
      ADR0 => cortexm0_u_logic_Jk0xx4_26419,
      ADR4 => cortexm0_u_logic_C6mwx4,
      O => N518
    );
  cortexm0_u_logic_Qcy2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y105",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qcy2z4_CLK,
      I => cortexm0_u_logic_B9nvx4,
      O => cortexm0_u_logic_Qcy2z4_25993,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_B9nvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y105",
      INIT => X"FFECFFA0ECECA0A0"
    )
    port map (
      ADR0 => ahbmi_hrdata_20_IBUF_0,
      ADR3 => cortexm0_u_logic_B9nvx41_28095,
      ADR2 => cortexm0_u_logic_Jvqvx4,
      ADR4 => cortexm0_u_logic_Qcy2z4_25993,
      ADR1 => cortexm0_u_logic_Edovx4,
      ADR5 => cortexm0_u_logic_C9rvx4,
      O => cortexm0_u_logic_B9nvx4
    );
  cortexm0_u_logic_M9y2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y105",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_M9y2z4_CLK,
      I => cortexm0_u_logic_P9nvx4_3428,
      O => cortexm0_u_logic_M9y2z4_25992,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_P9nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y105",
      INIT => X"FFFF0C0CC05D0C5D"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nbm2z4_25990,
      ADR2 => cortexm0_u_logic_Msub_n16536_cy(4),
      ADR0 => N518,
      ADR4 => cortexm0_u_logic_M9y2z4_25992,
      ADR5 => cortexm0_u_logic_Edovx4,
      ADR1 => cortexm0_u_logic_C9rvx4,
      O => cortexm0_u_logic_P9nvx4_3428
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o14_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o14_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o14_3318,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o14_0
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o14 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y100"
    )
    port map (
      IA => N1601,
      IB => N1602,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o14_3318,
      SEL => cortexm0_u_logic_Hp2wx4
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o14_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y100",
      INIT => X"F0F0FF30F0F07530"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_Npk2z4_25928,
      O => N1601
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o14_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y100",
      INIT => X"FFB0FFB0B0B0F5B0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      O => N1602
    );
  cortexm0_u_logic_U8nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y103",
      INIT => X"DDDDDDD911111115"
    )
    port map (
      ADR5 => cortexm0_u_logic_Bdm2z4_25989,
      ADR1 => cortexm0_u_logic_Nbm2z4_25990,
      ADR2 => cortexm0_u_logic_Bby2z4_25991,
      ADR3 => cortexm0_u_logic_M9y2z4_25992,
      ADR4 => cortexm0_u_logic_Qcy2z4_25993,
      ADR0 => cortexm0_u_logic_Msub_n16536_cy(4),
      O => cortexm0_u_logic_U8nvx41_25988
    );
  cortexm0_u_logic_Jvqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y104",
      INIT => X"0000AFBF0000AF8F"
    )
    port map (
      ADR4 => N850,
      ADR0 => cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4679_o1,
      ADR3 => cortexm0_u_logic_Qk0xx4,
      ADR1 => cortexm0_u_logic_Jk0xx4_26419,
      ADR5 => cortexm0_u_logic_Thm2z4_26420,
      ADR2 => cortexm0_u_logic_C6mwx4,
      O => cortexm0_u_logic_Jvqvx4
    );
  cortexm0_u_logic_Bby2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y104",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bby2z4_CLK,
      I => cortexm0_u_logic_I9nvx4,
      O => cortexm0_u_logic_Bby2z4_25991,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_I9nvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y104",
      INIT => X"FEFAEEAAFCF0CC00"
    )
    port map (
      ADR0 => ahbmi_hrdata_19_IBUF_0,
      ADR1 => cortexm0_u_logic_I9nvx41_0,
      ADR5 => cortexm0_u_logic_Jvqvx4,
      ADR4 => cortexm0_u_logic_Bby2z4_25991,
      ADR2 => cortexm0_u_logic_Edovx4,
      ADR3 => cortexm0_u_logic_C9rvx4,
      O => cortexm0_u_logic_I9nvx4
    );
  cortexm0_u_logic_W4y2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y104",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_W4y2z4_CLK,
      I => cortexm0_u_logic_Kanvx4,
      O => cortexm0_u_logic_W4y2z4_26194,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Kanvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y104",
      INIT => X"FFFFECA0ECA0ECA0"
    )
    port map (
      ADR2 => ahbmi_hrdata_31_IBUF_0,
      ADR1 => cortexm0_u_logic_Kanvx41_0,
      ADR0 => cortexm0_u_logic_Jvqvx4,
      ADR4 => cortexm0_u_logic_W4y2z4_26194,
      ADR5 => cortexm0_u_logic_Edovx4,
      ADR3 => cortexm0_u_logic_C9rvx4,
      O => cortexm0_u_logic_Kanvx4
    );
  cortexm0_u_logic_K6y2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y104",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_K6y2z4_CLK,
      I => cortexm0_u_logic_Danvx4,
      O => cortexm0_u_logic_K6y2z4_25712,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Danvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y104",
      INIT => X"FEEEFAAAFCCCF000"
    )
    port map (
      ADR3 => ahbmi_hrdata_16_IBUF_0,
      ADR1 => cortexm0_u_logic_Danvx41_27965,
      ADR2 => cortexm0_u_logic_Jvqvx4,
      ADR0 => cortexm0_u_logic_K6y2z4_25712,
      ADR5 => cortexm0_u_logic_Edovx4,
      ADR4 => cortexm0_u_logic_C9rvx4,
      O => cortexm0_u_logic_Danvx4
    );
  cortexm0_u_logic_Nbm2z4_cortexm0_u_logic_Nbm2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N353,
      O => N353_0
    );
  cortexm0_u_logic_C6mwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y106",
      INIT => X"FCFAFCFAFFFAF0FA"
    )
    port map (
      ADR2 => cortexm0_u_logic_Mqa2z4_Tqa2z4_AND_6541_o,
      ADR1 => N689,
      ADR4 => N688_0,
      ADR0 => N687,
      ADR3 => cortexm0_u_logic_Ozywx4,
      ADR5 => cortexm0_u_logic_E5owx42_26108,
      O => cortexm0_u_logic_C6mwx41_26077
    );
  cortexm0_u_logic_C6mwx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y106",
      INIT => X"FD08FF00CCCCFF00"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hzywx4,
      ADR1 => N1024_0,
      ADR3 => N1023,
      ADR4 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      ADR2 => cortexm0_u_logic_Ozywx4,
      ADR5 => cortexm0_u_logic_E5owx42_26108,
      O => N904
    );
  cortexm0_u_logic_Nbm2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y106",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nbm2z4_CLK,
      I => cortexm0_u_logic_Zlnvx4,
      O => cortexm0_u_logic_Nbm2z4_25990,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Zlnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y106",
      INIT => X"CFFF00FFCFFF00FF"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Fsyvx4,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => cortexm0_u_logic_Nbm2z4_25990,
      ADR3 => cortexm0_u_logic_Abovx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Zlnvx4
    );
  cortexm0_u_logic_C9rvx42_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y106",
      INIT => X"5555FFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Dwl2z4_25743,
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Nbm2z4_25990,
      ADR3 => '1',
      O => N353
    );
  cortexm0_u_logic_Abovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y106",
      INIT => X"8C8C8C8C8888888C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Rqywx4,
      ADR5 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o,
      ADR0 => N904,
      ADR2 => cortexm0_u_logic_C6mwx41_26077,
      ADR4 => cortexm0_u_logic_C6mwx43_26078,
      ADR3 => cortexm0_u_logic_C6mwx42_26079,
      O => cortexm0_u_logic_Abovx4
    );
  cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o5_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y108",
      INIT => X"FFEAFFC0EAEAC0C0"
    )
    port map (
      ADR4 => ahbmi_hrdata_20_IBUF_0,
      ADR5 => cortexm0_u_logic_Iua3z4_27405,
      ADR1 => cortexm0_u_logic_Oar2z4_25779,
      ADR3 => cortexm0_u_logic_Japwx4,
      ADR2 => cortexm0_u_logic_Ts5wx4,
      ADR0 => cortexm0_u_logic_B7owx4,
      O => N1577
    );
  cortexm0_u_logic_Adt2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y108",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_U1uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Adt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Adt2z4_IN,
      O => cortexm0_u_logic_Adt2z4_25830,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y108",
      INIT => X"0000077700000777"
    )
    port map (
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_L7a3z4_28044,
      ADR0 => cortexm0_u_logic_Dpc3z4_28022,
      ADR1 => cortexm0_u_logic_M5tvx4,
      ADR2 => cortexm0_u_logic_H6tvx4,
      ADR4 => N1577,
      O => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o5_28418
    );
  cortexm0_u_logic_E5owx44_SW8_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y110",
      INIT => X"FDFDFDFCFCFCFCFC"
    )
    port map (
      ADR4 => cortexm0_u_logic_Uyv2z4_25584,
      ADR3 => cortexm0_u_logic_Wbk2z4_25585,
      ADR1 => cortexm0_u_logic_U7w2z4_25582,
      ADR2 => cortexm0_u_logic_Ywi2z4_25581,
      ADR0 => cortexm0_u_logic_Hzj2z4_26128,
      ADR5 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1393
    );
  cortexm0_u_logic_SF21431 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y110",
      INIT => X"CCECFFFFFFFFFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_A4t2z4_26089,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Mtqvx43_26159,
      ADR3 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6654_o,
      ADR0 => cortexm0_u_logic_Ye4wx4,
      ADR1 => cortexm0_u_logic_Y9t2z4_26059,
      O => cortexm0_u_logic_SF2143
    );
  cortexm0_u_logic_Q7mvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y110",
      INIT => X"F333333300000000"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_SF2143,
      ADR2 => cortexm0_u_logic_Ye4wx4,
      ADR4 => cortexm0_u_logic_R1w2z4_26161,
      ADR3 => cortexm0_u_logic_Fsyvx4,
      ADR1 => cortexm0_u_logic_U7w2z4_25582,
      O => N1473
    );
  cortexm0_u_logic_U7w2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y110",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_U7w2z4_CLK,
      I => cortexm0_u_logic_Q7mvx4_3572,
      O => cortexm0_u_logic_U7w2z4_25582,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Q7mvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y110",
      INIT => X"222FFFFF2F2FFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_S4w2z4_25965,
      ADR5 => cortexm0_u_logic_Ik4wx4,
      ADR3 => cortexm0_u_logic_Q5vvx435_28533,
      ADR0 => cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1466_o_0,
      ADR1 => cortexm0_u_logic_C34wx4_25755,
      ADR4 => N1473,
      O => cortexm0_u_logic_Q7mvx4_3572
    );
  cortexm0_u_logic_Oar2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y116",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Oar2z4_CLK,
      I => cortexm0_u_logic_Nzhvx4,
      O => cortexm0_u_logic_Oar2z4_25779,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Nzhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y116",
      INIT => X"3F3F153F2A2A0000"
    )
    port map (
      ADR0 => HWDATA(12),
      ADR3 => cortexm0_u_logic_Yz4wx4,
      ADR4 => cortexm0_u_logic_D9ovx4,
      ADR5 => cortexm0_u_logic_Oar2z4_25779,
      ADR1 => cortexm0_u_logic_Fsyvx4,
      ADR2 => cortexm0_u_logic_Kwa2z4,
      O => cortexm0_u_logic_Nzhvx4
    );
  cortexm0_u_logic_Bkxvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y77",
      INIT => X"CCCCCCCCDCCCDDCC"
    )
    port map (
      ADR0 => cortexm0_u_logic_Swy2z4_25978,
      ADR3 => cortexm0_u_logic_U2x2z4_25977,
      ADR5 => cortexm0_u_logic_Pty2z4_26586,
      ADR4 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_Qem2z4_25973,
      ADR1 => cortexm0_u_logic_Qdj2z4_26090,
      O => cortexm0_u_logic_Bkxvx48_26584
    );
  cortexm0_u_logic_Qxhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y77",
      INIT => X"FFCCFCFCFFDCCCCC"
    )
    port map (
      ADR4 => cortexm0_u_logic_Bsy2z4_25709,
      ADR3 => cortexm0_u_logic_Dvy2z4_25981,
      ADR2 => cortexm0_u_logic_Nqy2z4_25999,
      ADR0 => cortexm0_u_logic_Zoy2z4_25998,
      ADR5 => cortexm0_u_logic_Pty2z4_26586,
      ADR1 => cortexm0_u_logic_Swy2z4_25978,
      O => cortexm0_u_logic_Qxhvx42_28906
    );
  cortexm0_u_logic_Qxhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y77",
      INIT => X"CCCCCCCC0000CCC8"
    )
    port map (
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      ADR4 => cortexm0_u_logic_Iufwx4,
      ADR0 => cortexm0_u_logic_Qxhvx43_27339,
      ADR3 => cortexm0_u_logic_Qxhvx42_28906,
      ADR2 => cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2591_o_0,
      ADR5 => cortexm0_u_logic_Qxhvx41_28905,
      O => cortexm0_u_logic_Qxhvx44_27338
    );
  cortexm0_u_logic_Qxhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y77",
      INIT => X"5F0F000050040000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_Dvy2z4_25981,
      ADR3 => cortexm0_u_logic_Pty2z4_26586,
      ADR1 => cortexm0_u_logic_Hyy2z4_25974,
      ADR0 => cortexm0_u_logic_Qem2z4_25973,
      ADR5 => cortexm0_u_logic_Swy2z4_25978,
      O => cortexm0_u_logic_Qxhvx41_28905
    );
  N453_N453_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N450,
      O => N450_0
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o4_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y117"
    )
    port map (
      IA => N1665,
      IB => N1666,
      O => N450,
      SEL => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o4_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y117",
      INIT => X"FF00FC0CFF00CCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o1_26980,
      ADR1 => N884,
      ADR2 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o2_27386,
      ADR5 => cortexm0_u_logic_Fczwx4,
      ADR3 => N702,
      O => N1665
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o4_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y117",
      INIT => X"0000CCF0FFFFCCF0"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_U5pwx41_25954,
      ADR3 => cortexm0_u_logic_U5pwx42_25933,
      ADR2 => cortexm0_u_logic_Kbzwx4,
      ADR1 => N659,
      ADR5 => N453,
      O => N1666
    );
  cortexm0_u_logic_U5pwx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y117",
      INIT => X"EE44EE44CCC4CE44"
    )
    port map (
      ADR0 => cortexm0_u_logic_Jjuwx41_26238,
      ADR5 => cortexm0_u_logic_Jjuwx42_26237,
      ADR2 => cortexm0_u_logic_N10xx4,
      ADR3 => cortexm0_u_logic_Jzzwx4,
      ADR1 => cortexm0_u_logic_Qzzwx4,
      ADR4 => cortexm0_u_logic_F40xx4,
      O => N453
    );
  cortexm0_u_logic_Dpc3z4_cortexm0_u_logic_Dpc3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o6_3636,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o6_0
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o5 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y115"
    )
    port map (
      IA => N1685,
      IB => N1686,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o6_3636,
      SEL => cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6582_o
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o5_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y115",
      INIT => X"00001111030F33FF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Usl2z4_26890,
      ADR4 => cortexm0_u_logic_Svs2z4_27043,
      ADR3 => cortexm0_u_logic_Oxuvx4,
      ADR1 => cortexm0_u_logic_Bmb3z4_0,
      ADR2 => cortexm0_u_logic_Wva2z4,
      ADR0 => cortexm0_u_logic_Iuuvx4,
      O => N1685
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o5_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y115",
      INIT => X"0000001300001313"
    )
    port map (
      ADR1 => cortexm0_u_logic_Usl2z4_26890,
      ADR2 => cortexm0_u_logic_Svs2z4_27043,
      ADR0 => cortexm0_u_logic_Wva2z4,
      ADR3 => cortexm0_u_logic_Oxuvx4,
      ADR5 => cortexm0_u_logic_Bmb3z4_0,
      ADR4 => cortexm0_u_logic_T7d3z4_0,
      O => N1686
    );
  cortexm0_u_logic_Dpc3z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y115",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dpc3z4_CLK,
      I => cortexm0_u_logic_D3nvx4,
      O => cortexm0_u_logic_Dpc3z4_28022,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_D3nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y115",
      INIT => X"F7F7FF7702020022"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ze1wx4,
      ADR4 => cortexm0_u_logic_Wq5wx4,
      ADR2 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o,
      ADR5 => cortexm0_u_logic_Dpc3z4_28022,
      ADR0 => cortexm0_u_logic_Zyovx4,
      ADR1 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_D3nvx4
    );
  cortexm0_u_logic_Qfc3z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y120",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qfc3z4_CLK,
      I => cortexm0_u_logic_S0nvx4,
      O => cortexm0_u_logic_Qfc3z4_26009,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_S0nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y120",
      INIT => X"FF7FFFFF00080000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Y9t2z4_26059,
      ADR4 => cortexm0_u_logic_M5tvx4,
      ADR0 => cortexm0_u_logic_K3l2z4_25851,
      ADR5 => cortexm0_u_logic_Qfc3z4_26009,
      ADR3 => cortexm0_u_logic_R40wx4,
      ADR2 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_S0nvx4
    );
  cortexm0_u_logic_Hub3z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y120",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hub3z4_CLK,
      I => cortexm0_u_logic_Y1ivx4_26855,
      O => cortexm0_u_logic_Hub3z4_26011,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Y1ivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y120",
      INIT => X"55510400FFF30C00"
    )
    port map (
      ADR2 => cortexm0_u_logic_R40wx4,
      ADR0 => cortexm0_u_logic_Fsyvx4,
      ADR5 => cortexm0_u_logic_Pguvx4,
      ADR4 => cortexm0_u_logic_Hub3z4_26011,
      ADR1 => cortexm0_u_logic_Y9t2z4_26059,
      ADR3 => N48,
      O => cortexm0_u_logic_Y1ivx4_26855
    );
  cortexm0_u_logic_Gua2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y120",
      INIT => X"0000000000001000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Uaj2z4_26214,
      ADR4 => cortexm0_u_logic_Tdp2z4_26215,
      ADR2 => cortexm0_u_logic_G0w2z4_25739,
      ADR3 => cortexm0_u_logic_Trq2z4_26216,
      ADR1 => cortexm0_u_logic_Cam2z4_26217,
      ADR0 => cortexm0_u_logic_R1w2z4_26161,
      O => cortexm0_u_logic_Gua2z4
    );
  cortexm0_u_logic_Pxb3z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y120",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pxb3z4_CLK,
      I => cortexm0_u_logic_F2ivx4,
      O => cortexm0_u_logic_Pxb3z4_25856,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_F2ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y120",
      INIT => X"2333AFFF2020A0A0"
    )
    port map (
      ADR2 => HWDATA_2_0,
      ADR3 => cortexm0_u_logic_Yz4wx4,
      ADR0 => cortexm0_u_logic_D9ovx4,
      ADR5 => cortexm0_u_logic_Pxb3z4_25856,
      ADR1 => cortexm0_u_logic_Fsyvx4,
      ADR4 => cortexm0_u_logic_Gua2z4,
      O => cortexm0_u_logic_F2ivx4
    );
  cortexm0_u_logic_Mmux_H3ivx4113 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y114",
      INIT => X"FFFFFFFFFFFFFAFE"
    )
    port map (
      ADR3 => cortexm0_u_logic_Oar2z4_25779,
      ADR1 => cortexm0_u_logic_Nzhvx4,
      ADR5 => cortexm0_u_logic_Mmux_H3ivx416_25781,
      ADR0 => cortexm0_u_logic_Mmux_H3ivx417_25782,
      ADR4 => cortexm0_u_logic_Mmux_H3ivx4111_25783,
      ADR2 => cortexm0_u_logic_Mmux_H3ivx4110_25784,
      O => cortexm0_u_logic_Mmux_H3ivx4112_28902
    );
  cortexm0_u_logic_Mmux_H3ivx4117 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y114",
      INIT => X"FFFFFFFFFFFAFFFE"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ble3z4_25775,
      ADR1 => cortexm0_u_logic_Uzhvx4,
      ADR2 => cortexm0_u_logic_Mmux_H3ivx4114_25777,
      ADR0 => cortexm0_u_logic_Mmux_H3ivx4115_0,
      ADR3 => cortexm0_u_logic_Mmux_H3ivx415_25778,
      ADR5 => cortexm0_u_logic_Mmux_H3ivx4112_28902,
      O => cortexm0_u_logic_Mmux_H3ivx4116_28901
    );
  cortexm0_u_logic_Mmux_H3ivx4118 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y114",
      INIT => X"FF00FF00FF4FFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_U7w2z4_25582,
      ADR2 => cortexm0_u_logic_Q5vvx43,
      ADR1 => cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1466_o_0,
      ADR0 => cortexm0_u_logic_C34wx4_25755,
      ADR4 => cortexm0_u_logic_SF2143,
      ADR3 => cortexm0_u_logic_Mmux_H3ivx4116_28901,
      O => cortexm0_u_logic_Mmux_H3ivx4117_28900
    );
  cortexm0_u_logic_Gji2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y114",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gji2z4_CLK,
      I => cortexm0_u_logic_H3ivx4,
      O => cortexm0_u_logic_Gji2z4_25829,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Mmux_H3ivx4120 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y114",
      INIT => X"FF33FF33FAFAAAAA"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wpywx4_0,
      ADR3 => cortexm0_u_logic_Mmux_H3ivx4118_25827,
      ADR0 => cortexm0_u_logic_Mmux_H3ivx41,
      ADR5 => cortexm0_u_logic_Gji2z4_25829,
      ADR2 => cortexm0_u_logic_Adt2z4_25830,
      ADR4 => cortexm0_u_logic_Mmux_H3ivx4117_28900,
      O => cortexm0_u_logic_H3ivx4
    );
  cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y111",
      INIT => X"0105030F115533FF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Gza3z4_27407,
      ADR3 => cortexm0_u_logic_Japwx4,
      ADR2 => cortexm0_u_logic_H6tvx4,
      ADR5 => cortexm0_u_logic_Taa3z4_28489,
      ADR0 => cortexm0_u_logic_Ipb3z4_26857,
      ADR4 => cortexm0_u_logic_Ts5wx4,
      O => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o3
    );
  cortexm0_u_logic_Gha3z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y111",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gha3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gha3z4_IN,
      O => cortexm0_u_logic_Gha3z4_28456,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y111",
      INIT => X"FF10FF30FF50FF70"
    )
    port map (
      ADR2 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o3,
      ADR1 => cortexm0_u_logic_B2uvx4_0,
      ADR0 => cortexm0_u_logic_M5tvx4,
      ADR4 => cortexm0_u_logic_Fhc3z4_26875,
      ADR5 => cortexm0_u_logic_Adt2z4_25830,
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      O => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o4
    );
  cortexm0_u_logic_K0wwx4_0_2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y121",
      INIT => X"33FF33FF33FF33FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR1 => cortexm0_u_logic_Ztc3z4_27364,
      ADR3 => cortexm0_u_logic_Gxk2z4_27365,
      O => N756
    );
  cortexm0_u_logic_Ztc3z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y121",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ztc3z4_CLK,
      I => cortexm0_u_logic_Cknvx4,
      O => cortexm0_u_logic_Ztc3z4_27364,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Cknvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y121",
      INIT => X"8ABAAAAAAAAAAAAA"
    )
    port map (
      ADR5 => cortexm0_u_logic_Y9t2z4_26059,
      ADR4 => cortexm0_u_logic_M5tvx4,
      ADR2 => cortexm0_u_logic_K3l2z4_25851,
      ADR0 => cortexm0_u_logic_Ztc3z4_27364,
      ADR1 => cortexm0_u_logic_Zhyvx4,
      ADR3 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_Cknvx4
    );
  cortexm0_u_logic_Gxk2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y121",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gxk2z4_CLK,
      I => cortexm0_u_logic_T2ivx4_28904,
      O => cortexm0_u_logic_Gxk2z4_27365,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_T2ivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y121",
      INIT => X"0000FD08FD08FD08"
    )
    port map (
      ADR2 => cortexm0_u_logic_Zhyvx4,
      ADR4 => cortexm0_u_logic_Fsyvx4,
      ADR5 => cortexm0_u_logic_K9ovx4,
      ADR3 => cortexm0_u_logic_Gxk2z4_27365,
      ADR0 => cortexm0_u_logic_Y9t2z4_26059,
      ADR1 => N46_0,
      O => cortexm0_u_logic_T2ivx4_28904
    );
  cortexm0_u_logic_Mmux_H3ivx418 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y121",
      INIT => X"3F330F003F330F00"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_T2ivx4_28904,
      ADR1 => cortexm0_u_logic_Gxk2z4_27365,
      ADR3 => cortexm0_u_logic_D1ivx4_28451,
      ADR2 => cortexm0_u_logic_F4c3z4_25937,
      O => cortexm0_u_logic_Mmux_H3ivx418_28464
    );
  cortexm0_u_logic_Ruhvx42_cortexm0_u_logic_Ruhvx42_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_L5wvx4,
      O => cortexm0_u_logic_L5wvx4_0
    );
  cortexm0_u_logic_Ruhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y78",
      INIT => X"00010A0B00000A0A"
    )
    port map (
      ADR2 => cortexm0_u_logic_A4t2z4_26089,
      ADR0 => cortexm0_u_logic_H9i2z4_25943,
      ADR4 => N1483,
      ADR5 => cortexm0_u_logic_Ipkwx4_0,
      ADR3 => cortexm0_u_logic_Qdj2z4_26090,
      ADR1 => cortexm0_u_logic_Swy2z4_25978,
      O => cortexm0_u_logic_Ruhvx42_27328
    );
  cortexm0_u_logic_Ruhvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y78",
      INIT => X"FFFF57FFFFFFFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Xhxvx4,
      ADR0 => cortexm0_u_logic_Hyy2z4_25974,
      ADR3 => cortexm0_u_logic_U2x2z4_25977,
      ADR2 => cortexm0_u_logic_Abgwx4,
      ADR1 => cortexm0_u_logic_Bsy2z4_25709,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      O => N1483
    );
  cortexm0_u_logic_Xhxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y78",
      INIT => X"3300330033003300"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Qem2z4_25973,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => '1',
      O => cortexm0_u_logic_Xhxvx4
    );
  cortexm0_u_logic_L5wvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y78",
      INIT => X"00003300"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Swy2z4_25978,
      ADR1 => cortexm0_u_logic_Qem2z4_25973,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_L5wvx4
    );
  cortexm0_u_logic_Bkxvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y78",
      INIT => X"0000000002030000"
    )
    port map (
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      ADR2 => cortexm0_u_logic_Dvy2z4_25981,
      ADR4 => cortexm0_u_logic_Pty2z4_26586,
      ADR5 => cortexm0_u_logic_H4gwx4,
      ADR0 => cortexm0_u_logic_Swy2z4_25978,
      ADR3 => cortexm0_u_logic_Xhxvx4,
      O => cortexm0_u_logic_Bkxvx44_26585
    );
  cortexm0_u_logic_N7c3z4_cortexm0_u_logic_N7c3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4641_o,
      O => cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4641_o_0
    );
  cortexm0_u_logic_N7c3z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y118",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_N7c3z4_CLK,
      I => cortexm0_u_logic_K1ivx4,
      O => cortexm0_u_logic_N7c3z4_25771,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_K1ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y118",
      INIT => X"51F350F055FF0000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Iuuvx4,
      ADR1 => cortexm0_u_logic_Yz4wx4,
      ADR2 => cortexm0_u_logic_D9ovx4,
      ADR4 => cortexm0_u_logic_N7c3z4_25771,
      ADR3 => cortexm0_u_logic_Fsyvx4,
      ADR5 => HWDATA(5),
      O => cortexm0_u_logic_K1ivx4
    );
  cortexm0_u_logic_Mmux_H3ivx4110 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y118",
      INIT => X"FFF7FFF3FFF5FFF0"
    )
    port map (
      ADR0 => cortexm0_u_logic_X0c3z4_25935,
      ADR1 => cortexm0_u_logic_N7c3z4_25771,
      ADR2 => cortexm0_u_logic_Mmux_H3ivx418_28464,
      ADR3 => cortexm0_u_logic_Mmux_H3ivx419_26127,
      ADR4 => cortexm0_u_logic_W0ivx4,
      ADR5 => cortexm0_u_logic_K1ivx4,
      O => cortexm0_u_logic_Mmux_H3ivx4110_25784
    );
  cortexm0_u_logic_Mmux_N10xx411 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y118",
      INIT => X"F5F520A0FFFF0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Usl2z4_26890,
      ADR1 => cortexm0_u_logic_Uic3z4_25792,
      ADR2 => cortexm0_u_logic_Bmb3z4_0,
      ADR3 => cortexm0_u_logic_N7c3z4_25771,
      ADR5 => cortexm0_u_logic_Fhc3z4_26875,
      ADR0 => cortexm0_u_logic_Ipb3z4_26857,
      O => cortexm0_u_logic_N10xx4
    );
  cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y118",
      INIT => X"0013001300130013"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Adt2z4_25830,
      ADR1 => cortexm0_u_logic_Fhc3z4_26875,
      ADR2 => cortexm0_u_logic_Ipb3z4_26857,
      ADR0 => cortexm0_u_logic_Ts5wx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o7
    );
  cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4641_o_4_2 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y118",
      INIT => X"C0C00000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4641_o_4_Q,
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Fhc3z4_26875,
      ADR2 => cortexm0_u_logic_Ipb3z4_26857,
      ADR0 => '1',
      O => cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4641_o
    );
  cortexm0_u_logic_L0uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y119",
      INIT => X"0080000000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ffs2z4_25849,
      ADR3 => cortexm0_u_logic_Kop2z4_25852,
      ADR5 => cortexm0_u_logic_Lz93z4_25850,
      ADR4 => cortexm0_u_logic_Mjl2z4_25848,
      ADR0 => cortexm0_u_logic_J6i2z4_25617,
      ADR1 => cortexm0_u_logic_K3l2z4_25851,
      O => cortexm0_u_logic_L0uvx4
    );
  cortexm0_u_logic_Jjuwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y119",
      INIT => X"FAFAF0F0AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Uic3z4_25792,
      ADR5 => cortexm0_u_logic_N7c3z4_25771,
      ADR4 => cortexm0_u_logic_Fhc3z4_26875,
      ADR0 => cortexm0_u_logic_Ipb3z4_26857,
      O => cortexm0_u_logic_Jjuwx41_26238
    );
  cortexm0_u_logic_Bec3z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y119",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bec3z4_CLK,
      I => cortexm0_u_logic_L0nvx4,
      O => cortexm0_u_logic_Bec3z4_26008,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_L0nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y119",
      INIT => X"FFFF00007FFF4000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Y9t2z4_26059,
      ADR1 => cortexm0_u_logic_M5tvx4,
      ADR3 => cortexm0_u_logic_K3l2z4_25851,
      ADR4 => cortexm0_u_logic_Bec3z4_26008,
      ADR5 => cortexm0_u_logic_Wa32z4_Db32z4_AND_5503_o,
      ADR0 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_L0nvx4
    );
  cortexm0_u_logic_Uic3z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y119",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uic3z4_CLK,
      I => cortexm0_u_logic_G1nvx4,
      O => cortexm0_u_logic_Uic3z4_25792,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_G1nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y119",
      INIT => X"FF7FFFFF00080000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Y9t2z4_26059,
      ADR0 => cortexm0_u_logic_K3l2z4_25851,
      ADR1 => cortexm0_u_logic_M5tvx4,
      ADR5 => cortexm0_u_logic_Uic3z4_25792,
      ADR3 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o,
      ADR2 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_G1nvx4
    );
  cortexm0_u_logic_Yafwx45_cortexm0_u_logic_Yafwx45_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Eyhvx414_4123,
      O => cortexm0_u_logic_Eyhvx414_0
    );
  cortexm0_u_logic_Yafwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y89",
      INIT => X"F5FFF4FFF4FFF4FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qdj2z4_26090,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Yafwx42_27213,
      ADR1 => cortexm0_u_logic_Yafwx41_0,
      ADR2 => cortexm0_u_logic_Yafwx44_28922,
      ADR3 => cortexm0_u_logic_Dziwx4_Lcpvx4_OR_863_o,
      O => cortexm0_u_logic_Yafwx45_28924
    );
  cortexm0_u_logic_Yafwx46 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y89",
      INIT => X"5555555500550055"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR3 => cortexm0_u_logic_J3xvx4,
      ADR5 => cortexm0_u_logic_Yafwx45_28924,
      O => cortexm0_u_logic_Yafwx4
    );
  cortexm0_u_logic_Yafwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y89",
      INIT => X"0000333300003333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Bsy2z4_25709,
      ADR1 => cortexm0_u_logic_Dvy2z4_25981,
      ADR5 => '1',
      O => cortexm0_u_logic_Yafwx43_28923
    );
  cortexm0_u_logic_Eyhvx414 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y89",
      INIT => X"04000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Swy2z4_25978,
      ADR2 => cortexm0_u_logic_Nqy2z4_25999,
      ADR0 => cortexm0_u_logic_Lny2z4_25997,
      ADR4 => cortexm0_u_logic_Bsy2z4_25709,
      ADR1 => cortexm0_u_logic_Dvy2z4_25981,
      O => cortexm0_u_logic_Eyhvx414_4123
    );
  cortexm0_u_logic_Yafwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y89",
      INIT => X"CCEE00AACCEF00AF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_Sznvx4_0,
      ADR0 => cortexm0_u_logic_M66wx4_0,
      ADR1 => cortexm0_u_logic_Lxwvx4_0,
      ADR4 => cortexm0_u_logic_Yafwx43_28923,
      O => cortexm0_u_logic_Yafwx44_28922
    );
  cortexm0_u_logic_U2x2z4_cortexm0_u_logic_U2x2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_X16wx4,
      O => cortexm0_u_logic_X16wx4_0
    );
  cortexm0_u_logic_U2x2z4_cortexm0_u_logic_U2x2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Lxwvx4,
      O => cortexm0_u_logic_Lxwvx4_0
    );
  cortexm0_u_logic_Gh6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y90",
      INIT => X"0A0A0A0A0A0A0A0A"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_A4t2z4_26089,
      ADR0 => cortexm0_u_logic_U2x2z4_25977,
      ADR5 => '1',
      O => cortexm0_u_logic_Gh6wx4
    );
  cortexm0_u_logic_X16wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y90",
      INIT => X"00000101"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_Qdj2z4_26090,
      ADR2 => cortexm0_u_logic_A4t2z4_26089,
      ADR0 => cortexm0_u_logic_U2x2z4_25977,
      O => cortexm0_u_logic_X16wx4
    );
  cortexm0_u_logic_Lcpvx4_Izwvx4_OR_936_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y90",
      INIT => X"0F0FFFFF0F0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_U2x2z4_25977,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => '1',
      O => cortexm0_u_logic_Lcpvx4_Izwvx4_OR_936_o
    );
  cortexm0_u_logic_Lxwvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y90",
      INIT => X"50500000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Swy2z4_25978,
      ADR4 => cortexm0_u_logic_U2x2z4_25977,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Lxwvx4
    );
  cortexm0_u_logic_Hjnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y90",
      INIT => X"FFACFF0CACAC0C0C"
    )
    port map (
      ADR2 => cortexm0_u_logic_Scpvx4_25710,
      ADR4 => cortexm0_u_logic_Jhy2z4_25711,
      ADR0 => cortexm0_u_logic_Ufy2z4_28505,
      ADR1 => cortexm0_u_logic_U2x2z4_25977,
      ADR3 => ahbmi_hrdata_7_IBUF_0,
      ADR5 => cortexm0_u_logic_Qbpvx4,
      O => N298
    );
  cortexm0_u_logic_U2x2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y90",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_U2x2z4_CLK,
      I => cortexm0_u_logic_Hjnvx4_4135,
      O => cortexm0_u_logic_U2x2z4_25977,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hjnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y90",
      INIT => X"FFFFFAF0FAF0FAF0"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_F1x2z4_28454,
      ADR3 => cortexm0_u_logic_Pfovx4,
      ADR5 => ahbmi_hrdata_23_IBUF_0,
      ADR4 => cortexm0_u_logic_Vapvx4,
      ADR2 => N298,
      O => cortexm0_u_logic_Hjnvx4_4135
    );
  cortexm0_u_logic_SF510_cortexm0_u_logic_SF510_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_U9gvx4_Z6gvx4_OR_1161_o_pack_3,
      O => cortexm0_u_logic_U9gvx4_Z6gvx4_OR_1161_o
    );
  cortexm0_u_logic_SF5101 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y85",
      INIT => X"F3F3FFFFF3F3FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Srgwx4,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => '1',
      O => cortexm0_u_logic_SF510
    );
  cortexm0_u_logic_U9gvx4_Z6gvx4_OR_1161_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y85",
      INIT => X"FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      O => cortexm0_u_logic_U9gvx4_Z6gvx4_OR_1161_o_pack_3
    );
  cortexm0_u_logic_Xxhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y85",
      INIT => X"33330000000A000A"
    )
    port map (
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_B73wx4,
      ADR3 => cortexm0_u_logic_U9gvx4_Z6gvx4_OR_1161_o,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_Pxyvx4,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      O => cortexm0_u_logic_Xxhvx44_28916
    );
  cortexm0_u_logic_Xxhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y85",
      INIT => X"FFAFFF0FFFEFFFCF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Xxhvx43_27577,
      ADR4 => cortexm0_u_logic_Px5wx4,
      ADR3 => cortexm0_u_logic_Xxhvx44_28916,
      ADR1 => cortexm0_u_logic_Mcewx4,
      ADR5 => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o211,
      ADR2 => cortexm0_u_logic_Unewx43,
      O => cortexm0_u_logic_Xxhvx45_28915
    );
  cortexm0_u_logic_Xxhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y85",
      INIT => X"FFFFFFFFFFFFEEFE"
    )
    port map (
      ADR0 => cortexm0_u_logic_Xxhvx410_27580,
      ADR2 => cortexm0_u_logic_S9kwx4_Z9kwx4_AND_2880_o,
      ADR3 => cortexm0_u_logic_Ihewx4,
      ADR4 => cortexm0_u_logic_Xxhvx412_27582,
      ADR5 => cortexm0_u_logic_Xxhvx45_28915,
      ADR1 => cortexm0_u_logic_Xxhvx46_27583,
      O => cortexm0_u_logic_Xxhvx413
    );
  cortexm0_u_logic_Owhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y80",
      INIT => X"77F733F3FFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Gh6wx4,
      ADR0 => cortexm0_u_logic_Zjwvx4,
      ADR1 => cortexm0_u_logic_Swy2z4_25978,
      ADR5 => cortexm0_u_logic_Ulgwx4,
      ADR2 => cortexm0_u_logic_Pty2z4_26586,
      ADR3 => cortexm0_u_logic_Izwvx4_Sh9vx4_OR_695_o,
      O => cortexm0_u_logic_Owhvx413_28908
    );
  cortexm0_u_logic_Owhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y80",
      INIT => X"FF200000F0200000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Owhvx413_28908,
      ADR2 => cortexm0_u_logic_Swy2z4_25978,
      ADR1 => cortexm0_u_logic_Zjwvx4,
      ADR0 => cortexm0_u_logic_Gh6wx4,
      ADR3 => cortexm0_u_logic_X16wx4_0,
      ADR5 => cortexm0_u_logic_Uuewx4,
      O => cortexm0_u_logic_Owhvx414_27269
    );
  cortexm0_u_logic_Ky5wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y81",
      INIT => X"0000000000000010"
    )
    port map (
      ADR1 => cortexm0_u_logic_A4t2z4_26089,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Rngwx4,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Ky5wx4
    );
  cortexm0_u_logic_Lyhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y81",
      INIT => X"FFFFFFFF00A60000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Px5wx4,
      ADR3 => cortexm0_u_logic_Tc7wx4,
      ADR0 => cortexm0_u_logic_Nqy2z4_25999,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR1 => cortexm0_u_logic_Bsy2z4_25709,
      ADR5 => cortexm0_u_logic_Lyhvx45_28909,
      O => cortexm0_u_logic_Lyhvx46_27185
    );
  cortexm0_u_logic_Lyhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y81",
      INIT => X"CCCCCDCCCCCCCDCD"
    )
    port map (
      ADR4 => cortexm0_u_logic_H0kwx4,
      ADR2 => cortexm0_u_logic_Mvgwx4,
      ADR0 => cortexm0_u_logic_H9i2z4_25943,
      ADR5 => cortexm0_u_logic_Zjwvx4,
      ADR3 => cortexm0_u_logic_L5wvx4_0,
      ADR1 => cortexm0_u_logic_Ky5wx4,
      O => cortexm0_u_logic_Lyhvx45_28909
    );
  cortexm0_u_logic_Eyhvx41_cortexm0_u_logic_Eyhvx41_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4xvx43_3942,
      O => cortexm0_u_logic_Z4xvx43_0
    );
  cortexm0_u_logic_Eyhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y82",
      INIT => X"0000000000000100"
    )
    port map (
      ADR0 => cortexm0_u_logic_Swy2z4_25978,
      ADR2 => cortexm0_u_logic_Yj6wx4,
      ADR4 => cortexm0_u_logic_Lqwvx4,
      ADR3 => cortexm0_u_logic_H9i2z4_25943,
      ADR1 => cortexm0_u_logic_Fk6wx4,
      ADR5 => cortexm0_u_logic_C1svx4_N3svx4_XOR_89_o,
      O => cortexm0_u_logic_Eyhvx41_28910
    );
  cortexm0_u_logic_Eyhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y82",
      INIT => X"0C0C04040C0C0C0C"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_U2x2z4_25977,
      ADR2 => cortexm0_u_logic_A4t2z4_26089,
      ADR5 => cortexm0_u_logic_Dziwx4,
      ADR4 => cortexm0_u_logic_Eyhvx41_28910,
      ADR0 => cortexm0_u_logic_Ulgwx4,
      O => cortexm0_u_logic_Eyhvx42_26840
    );
  cortexm0_u_logic_Fk6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y82",
      INIT => X"0F0FFFFF0F0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Bsy2z4_25709,
      ADR4 => cortexm0_u_logic_Nqy2z4_25999,
      ADR5 => '1',
      O => cortexm0_u_logic_Fk6wx4
    );
  cortexm0_u_logic_Z4xvx43 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y82",
      INIT => X"FFDCFF50"
    )
    port map (
      ADR3 => cortexm0_u_logic_Z4xvx42_27593,
      ADR1 => cortexm0_u_logic_Dsqvx4,
      ADR0 => cortexm0_u_logic_Qaxvx4_Xaxvx4_AND_901_o,
      ADR2 => cortexm0_u_logic_Bsy2z4_25709,
      ADR4 => cortexm0_u_logic_Nqy2z4_25999,
      O => cortexm0_u_logic_Z4xvx43_3942
    );
  cortexm0_u_logic_Qaxvx4_Xaxvx4_AND_901_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y82",
      INIT => X"FCFDFEFEFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qem2z4_25973,
      ADR4 => cortexm0_u_logic_H9i2z4_25943,
      ADR2 => cortexm0_u_logic_U2x2z4_25977,
      ADR1 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => cortexm0_u_logic_Hyy2z4_25974,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Qaxvx4_Xaxvx4_AND_901_o
    );
  cortexm0_u_logic_Owhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y84",
      INIT => X"4CCC0CCC40C000C0"
    )
    port map (
      ADR1 => cortexm0_u_logic_X16wx4_0,
      ADR2 => cortexm0_u_logic_Swy2z4_25978,
      ADR3 => cortexm0_u_logic_Ulgwx4,
      ADR4 => cortexm0_u_logic_Pty2z4_26586,
      ADR0 => cortexm0_u_logic_Izwvx4_Sh9vx4_OR_695_o,
      ADR5 => cortexm0_u_logic_Uuewx4,
      O => cortexm0_u_logic_Owhvx49_28914
    );
  cortexm0_u_logic_Owhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y84",
      INIT => X"FFFFCCCC0F5F0C4C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Owhvx412_28912,
      ADR4 => cortexm0_u_logic_Owhvx414_27269,
      ADR3 => cortexm0_u_logic_Chxvx4,
      ADR0 => cortexm0_u_logic_Sznvx4_0,
      ADR2 => cortexm0_u_logic_L8t2z4_25926,
      ADR5 => cortexm0_u_logic_Owhvx49_28914,
      O => cortexm0_u_logic_Owhvx415_27267
    );
  cortexm0_u_logic_Owhvx412_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y84",
      INIT => X"FFEEFFEEFFEE5F4E"
    )
    port map (
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_Hq1wx4,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Bqcwx4,
      O => N1455
    );
  cortexm0_u_logic_Owhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y84",
      INIT => X"05CDFFFF0505FFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Kvfwx4,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => N1455,
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_Srgwx4,
      O => cortexm0_u_logic_Owhvx412_28912
    );
  cortexm0_u_logic_Ruhvx418_cortexm0_u_logic_Ruhvx418_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ipkwx4,
      O => cortexm0_u_logic_Ipkwx4_0
    );
  cortexm0_u_logic_Ruhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y79",
      INIT => X"A0B00000A0A00000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Px5wx4,
      ADR2 => cortexm0_u_logic_H9i2z4_25943,
      ADR3 => cortexm0_u_logic_Pty2z4_26586,
      ADR5 => cortexm0_u_logic_Ugewx4,
      ADR1 => cortexm0_u_logic_Bsy2z4_25709,
      ADR0 => cortexm0_u_logic_Ruhvx417_0,
      O => cortexm0_u_logic_Ruhvx418_26743
    );
  cortexm0_u_logic_Px5wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y79",
      INIT => X"0000000000000001"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qdj2z4_26090,
      ADR5 => cortexm0_u_logic_U2x2z4_25977,
      ADR3 => cortexm0_u_logic_Iufwx4,
      ADR2 => cortexm0_u_logic_Mvgwx4,
      ADR0 => cortexm0_u_logic_Qem2z4_25973,
      ADR4 => cortexm0_u_logic_Swy2z4_25978,
      O => cortexm0_u_logic_Px5wx4
    );
  cortexm0_u_logic_Iufwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y79",
      INIT => X"AAAAFFFFAAAAFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Hyy2z4_25974,
      ADR5 => '1',
      O => cortexm0_u_logic_Iufwx4
    );
  cortexm0_u_logic_Ipkwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y79",
      INIT => X"00020000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qem2z4_25973,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_U2x2z4_25977,
      ADR4 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Hyy2z4_25974,
      O => cortexm0_u_logic_Ipkwx4
    );
  cortexm0_u_logic_Fvhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y79",
      INIT => X"0000550500001415"
    )
    port map (
      ADR4 => cortexm0_u_logic_Iufwx4,
      ADR0 => cortexm0_u_logic_Swy2z4_25978,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR3 => cortexm0_u_logic_Bsy2z4_25709,
      ADR1 => cortexm0_u_logic_Pty2z4_26586,
      ADR5 => cortexm0_u_logic_Nqy2z4_25999,
      O => cortexm0_u_logic_Fvhvx43_25972
    );
  cortexm0_u_logic_K6yvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y86",
      INIT => X"FFFFCFCEFFFF0F0A"
    )
    port map (
      ADR2 => cortexm0_u_logic_Hq1wx4_Pxyvx4_OR_924_o,
      ADR3 => cortexm0_u_logic_W9fwx4,
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR4 => cortexm0_u_logic_K6yvx41_28918,
      ADR5 => cortexm0_u_logic_Jky2z4_26576,
      ADR1 => cortexm0_u_logic_Ruhvx427_0,
      O => cortexm0_u_logic_K6yvx42_28801
    );
  cortexm0_u_logic_K6yvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y86",
      INIT => X"000088CC0A0A0ACE"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ilpvx4,
      ADR5 => cortexm0_u_logic_Emi2z4_25916,
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Sznvx4_F3ovx4_OR_1390_o,
      O => cortexm0_u_logic_K6yvx41_28918
    );
  cortexm0_u_logic_Oiw2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y86",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Oiw2z4_CLK,
      I => cortexm0_u_logic_Vphvx4,
      O => cortexm0_u_logic_Oiw2z4_27304,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Vphvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y86",
      INIT => X"F2F0FFFF02000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Vaw2z4_26315,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR3 => ahbmi_hrdata_11_IBUF_0,
      ADR5 => cortexm0_u_logic_Oiw2z4_27304,
      ADR1 => cortexm0_u_logic_Rbi3z4_27173,
      ADR0 => cortexm0_u_logic_Z7i2z4_26989,
      O => cortexm0_u_logic_Vphvx4
    );
  cortexm0_u_logic_Eyhvx43_cortexm0_u_logic_Eyhvx43_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1551_pack_2,
      O => N1551
    );
  cortexm0_u_logic_Eyhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y88",
      INIT => X"00008F8800000F00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Pxyvx4,
      ADR3 => cortexm0_u_logic_Ki8vx4_Mj8vx4_OR_684_o,
      ADR2 => cortexm0_u_logic_S87wx4,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_W9fwx4,
      ADR5 => cortexm0_u_logic_Emi2z4_25916,
      O => cortexm0_u_logic_Eyhvx43_26845
    );
  cortexm0_u_logic_Ki8vx4_Mj8vx4_OR_684_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y88",
      INIT => X"FFCCFFCCFFCCFFCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_G9w2z4_26760,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR5 => '1',
      O => cortexm0_u_logic_Ki8vx4_Mj8vx4_OR_684_o
    );
  cortexm0_u_logic_Owhvx430_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y88",
      INIT => X"FFF0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      O => N1551_pack_2
    );
  cortexm0_u_logic_Owhvx430 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y88",
      INIT => X"00000F0044054F00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR2 => N1551,
      O => cortexm0_u_logic_Owhvx430_27264
    );
  cortexm0_u_logic_Lyhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y87",
      INIT => X"000500000C0D0C0C"
    )
    port map (
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      ADR0 => cortexm0_u_logic_Njxvx4,
      ADR1 => cortexm0_u_logic_Clewx4,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Lyhvx48_28920
    );
  cortexm0_u_logic_Lyhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y87",
      INIT => X"FFFFFF00FFFFFFDC"
    )
    port map (
      ADR5 => cortexm0_u_logic_Wt2wx4,
      ADR2 => cortexm0_u_logic_O76wx4_0,
      ADR0 => cortexm0_u_logic_Xviwx4,
      ADR1 => cortexm0_u_logic_Clewx4_R5dwx4_AND_5859_o,
      ADR3 => cortexm0_u_logic_Lyhvx48_28920,
      ADR4 => cortexm0_u_logic_Lyhvx47_28919,
      O => cortexm0_u_logic_Lyhvx49_27190
    );
  cortexm0_u_logic_Lyhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y87",
      INIT => X"000080A000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ohwvx4,
      ADR5 => cortexm0_u_logic_Hyy2z4_25974,
      ADR0 => cortexm0_u_logic_Gh6wx4,
      ADR4 => cortexm0_u_logic_Lqwvx4_Y99vx4_OR_865_o_0,
      ADR1 => cortexm0_u_logic_J16wx4_0,
      ADR3 => cortexm0_u_logic_Swy2z4_25978,
      O => cortexm0_u_logic_Lyhvx47_28919
    );
  cortexm0_u_logic_Enw2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Enw2z4_CLK,
      I => cortexm0_u_logic_Aphvx4,
      O => cortexm0_u_logic_Enw2z4_27934,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Aphvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y91",
      INIT => X"F0F80008FFFF0000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Vaw2z4_26315,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR1 => ahbmi_hrdata_14_IBUF_0,
      ADR4 => cortexm0_u_logic_Enw2z4_27934,
      ADR3 => cortexm0_u_logic_Rbi3z4_27173,
      ADR0 => cortexm0_u_logic_Z7i2z4_26989,
      O => cortexm0_u_logic_Aphvx4
    );
  cortexm0_u_logic_Rfpvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y83",
      INIT => X"00C000C0FFFF88C8"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_W9fwx4,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => cortexm0_u_logic_S87wx4,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      O => cortexm0_u_logic_Rfpvx44_28911
    );
  cortexm0_u_logic_Rfpvx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y83",
      INIT => X"0F0F0F0F08000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Y6t2z4_26846,
      ADR5 => cortexm0_u_logic_Rfpvx44_28911,
      O => N1579
    );
  cortexm0_u_logic_Uv6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y83",
      INIT => X"00FF00FF003F007F"
    )
    port map (
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Uv6wx4
    );
  cortexm0_u_logic_Y6t2z4_cortexm0_u_logic_Y6t2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I9nvx41_4307,
      O => cortexm0_u_logic_I9nvx41_0
    );
  cortexm0_u_logic_Y6t2z4_cortexm0_u_logic_Y6t2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Hw52z4_Huqvx4_AND_5855_o,
      O => cortexm0_u_logic_Hw52z4_Huqvx4_AND_5855_o_0
    );
  cortexm0_u_logic_B9nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y98",
      INIT => X"F033E133F033E133"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nbm2z4_25990,
      ADR2 => cortexm0_u_logic_Qcy2z4_25993,
      ADR4 => cortexm0_u_logic_Bby2z4_25991,
      ADR0 => cortexm0_u_logic_M9y2z4_25992,
      ADR1 => cortexm0_u_logic_Msub_n16536_cy(4),
      ADR5 => '1',
      O => cortexm0_u_logic_B9nvx41_28095
    );
  cortexm0_u_logic_I9nvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y98",
      INIT => X"EE331133"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nbm2z4_25990,
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Bby2z4_25991,
      ADR0 => cortexm0_u_logic_M9y2z4_25992,
      ADR1 => cortexm0_u_logic_Msub_n16536_cy(4),
      O => cortexm0_u_logic_I9nvx41_4307
    );
  cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6654_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y98",
      INIT => X"8000000080000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Y6t2z4_26846,
      ADR5 => '1',
      O => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6654_o
    );
  cortexm0_u_logic_Hw52z4_Huqvx4_AND_5855_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y98",
      INIT => X"00008000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Y6t2z4_26846,
      O => cortexm0_u_logic_Hw52z4_Huqvx4_AND_5855_o
    );
  cortexm0_u_logic_Msub_n16536_cy_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y98",
      INIT => X"FFFE0000FFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Nbm2z4_25990,
      ADR3 => cortexm0_u_logic_Y7y2z4_26191,
      ADR1 => cortexm0_u_logic_I3y2z4_26193,
      ADR0 => cortexm0_u_logic_K6y2z4_25712,
      ADR2 => cortexm0_u_logic_W4y2z4_26194,
      ADR5 => cortexm0_u_logic_By4wx4_26192,
      O => cortexm0_u_logic_Msub_n16536_cy(4)
    );
  cortexm0_u_logic_Y6t2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y98",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_J5vvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y6t2z4_CLK,
      I => cortexm0_u_logic_By4wx4_26192,
      O => cortexm0_u_logic_Y6t2z4_26846,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_By4wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y98",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nbm2z4_25990,
      ADR5 => cortexm0_u_logic_K6y2z4_25712,
      ADR4 => cortexm0_u_logic_I3y2z4_26193,
      ADR1 => cortexm0_u_logic_Bdm2z4_25989,
      ADR3 => cortexm0_u_logic_Bby2z4_25991,
      ADR2 => N262,
      O => cortexm0_u_logic_By4wx4_26192
    );
  cortexm0_u_logic_Vwhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y97",
      INIT => X"FFFFFFFBFFFFFBFB"
    )
    port map (
      ADR3 => cortexm0_u_logic_Vwhvx416_0,
      ADR5 => cortexm0_u_logic_P9fwx4_0,
      ADR1 => cortexm0_u_logic_Dziwx4_Lcpvx4_OR_863_o,
      ADR2 => cortexm0_u_logic_Vwhvx419_28928,
      ADR0 => cortexm0_u_logic_Vwhvx417_28036,
      ADR4 => cortexm0_u_logic_Vwhvx415_28929,
      O => cortexm0_u_logic_Vwhvx420_28796
    );
  cortexm0_u_logic_Vwhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y97",
      INIT => X"0000000F0002000F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_Fjewx4,
      ADR1 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      O => cortexm0_u_logic_Vwhvx415_28929
    );
  cortexm0_u_logic_Vq0xx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y97",
      INIT => X"55FF55FF55FF55FF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      O => cortexm0_u_logic_Vq0xx4
    );
  cortexm0_u_logic_Vwhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y97",
      INIT => X"0000000000050207"
    )
    port map (
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => N1507_0,
      ADR3 => cortexm0_u_logic_Vq0xx4,
      O => cortexm0_u_logic_Vwhvx419_28928
    );
  cortexm0_u_logic_Xhqvx4_cortexm0_u_logic_Xhqvx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ilpvx4_pack_9,
      O => cortexm0_u_logic_Ilpvx4
    );
  cortexm0_u_logic_Xhqvx4_cortexm0_u_logic_Xhqvx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Clewx4_pack_8,
      O => cortexm0_u_logic_Clewx4
    );
  cortexm0_u_logic_Xhqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y92",
      INIT => X"0000000F0000000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_A4t2z4_26089,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => '1',
      O => cortexm0_u_logic_Xhqvx4
    );
  cortexm0_u_logic_Ilpvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y92",
      INIT => X"00000055"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Ilpvx4_pack_9
    );
  cortexm0_u_logic_Xxhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y92",
      INIT => X"00000000EEEE0C00"
    )
    port map (
      ADR5 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Clewx4,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_Gji2z4_25829,
      ADR2 => cortexm0_u_logic_Msyvx4,
      ADR3 => cortexm0_u_logic_Ilpvx4,
      O => cortexm0_u_logic_Xxhvx46_27583
    );
  cortexm0_u_logic_Clewx4_R5dwx4_AND_5859_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y92",
      INIT => X"0001000000010000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_L8t2z4_25926,
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => '1',
      O => cortexm0_u_logic_Clewx4_R5dwx4_AND_5859_o
    );
  cortexm0_u_logic_Clewx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y92",
      INIT => X"00330000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_L8t2z4_25926,
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Clewx4_pack_8
    );
  cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y92",
      INIT => X"ABABAFAFAAABAFAF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Clewx4,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_A4t2z4_26089,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o3_26828
    );
  cortexm0_u_logic_Lny2z4_cortexm0_u_logic_Lny2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yuhvx412_4216,
      O => cortexm0_u_logic_Yuhvx412_0
    );
  cortexm0_u_logic_Mxor_C1svx4_N3svx4_XOR_89_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y94",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Lny2z4_25997,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR5 => '1',
      O => cortexm0_u_logic_C1svx4_N3svx4_XOR_89_o
    );
  cortexm0_u_logic_Yuhvx412 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y94",
      INIT => X"03000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_U2x2z4_25977,
      ADR3 => cortexm0_u_logic_Hyy2z4_25974,
      ADR1 => cortexm0_u_logic_Lny2z4_25997,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      O => cortexm0_u_logic_Yuhvx412_4216
    );
  cortexm0_u_logic_Uz9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y94",
      INIT => X"4000000000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Lny2z4_25997,
      ADR1 => cortexm0_u_logic_Pdi2z4_26172,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Uz9wx41_27020
    );
  cortexm0_u_logic_Q6nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y94",
      INIT => X"FFFFC0AAC0AAC0AA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Scpvx4_25710,
      ADR2 => cortexm0_u_logic_Jhy2z4_25711,
      ADR1 => cortexm0_u_logic_F0y2z4_25583,
      ADR0 => cortexm0_u_logic_Lny2z4_25997,
      ADR5 => ahbmi_hrdata_13_IBUF_0,
      ADR4 => cortexm0_u_logic_Qbpvx4,
      O => N284
    );
  cortexm0_u_logic_Lny2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y94",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lny2z4_CLK,
      I => cortexm0_u_logic_Q6nvx4_4237,
      O => cortexm0_u_logic_Lny2z4_25997,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Q6nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y94",
      INIT => X"FFFFECA0FFFFECA0"
    )
    port map (
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Qlw2z4_28503,
      ADR2 => cortexm0_u_logic_Pfovx4,
      ADR1 => ahbmi_hrdata_29_IBUF_0,
      ADR3 => cortexm0_u_logic_Vapvx4,
      ADR4 => N284,
      O => cortexm0_u_logic_Q6nvx4_4237
    );
  cortexm0_u_logic_Ydw2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ydw2z4_CLK,
      I => cortexm0_u_logic_Qqhvx4,
      O => cortexm0_u_logic_Ydw2z4_28507,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qqhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y93",
      INIT => X"F5FD0008F5F50000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Vaw2z4_26315,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR1 => ahbmi_hrdata_8_IBUF_0,
      ADR4 => cortexm0_u_logic_Ydw2z4_28507,
      ADR3 => cortexm0_u_logic_Rbi3z4_27173,
      ADR5 => cortexm0_u_logic_Z7i2z4_26989,
      O => cortexm0_u_logic_Qqhvx4
    );
  cortexm0_u_logic_Qzw2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qzw2z4_CLK,
      I => cortexm0_u_logic_Wmhvx4,
      O => cortexm0_u_logic_Qzw2z4_28511,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wmhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y93",
      INIT => X"F5FD0008F5F50000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Vaw2z4_26315,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR1 => ahbmi_hrdata_6_IBUF_0,
      ADR4 => cortexm0_u_logic_Qzw2z4_28511,
      ADR3 => cortexm0_u_logic_Rbi3z4_27173,
      ADR5 => cortexm0_u_logic_Z7i2z4_26989,
      O => cortexm0_u_logic_Wmhvx4
    );
  cortexm0_u_logic_Bkxvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y95",
      INIT => X"0000AAAA0000AAA2"
    )
    port map (
      ADR4 => cortexm0_u_logic_U2x2z4_25977,
      ADR0 => cortexm0_u_logic_Hyy2z4_25974,
      ADR5 => cortexm0_u_logic_Qem2z4_25973,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Swy2z4_25978,
      ADR2 => cortexm0_u_logic_H9i2z4_25943,
      O => cortexm0_u_logic_Bkxvx43_26577
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o20 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y95",
      INIT => X"0E0E00000202000C"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qdj2z4_26090,
      ADR1 => cortexm0_u_logic_U2x2z4_25977,
      ADR5 => cortexm0_u_logic_Hyy2z4_25974,
      ADR4 => cortexm0_u_logic_H9i2z4_25943,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o20_28657
    );
  cortexm0_u_logic_T4nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y95",
      INIT => X"FFCACACAFF0A0A0A"
    )
    port map (
      ADR2 => cortexm0_u_logic_Scpvx4_25710,
      ADR1 => cortexm0_u_logic_Jhy2z4_25711,
      ADR5 => cortexm0_u_logic_Qcy2z4_25993,
      ADR0 => cortexm0_u_logic_Hyy2z4_25974,
      ADR3 => ahbmi_hrdata_4_IBUF_0,
      ADR4 => cortexm0_u_logic_Qbpvx4,
      O => N270
    );
  cortexm0_u_logic_Hyy2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hyy2z4_CLK,
      I => cortexm0_u_logic_T4nvx4_4262,
      O => cortexm0_u_logic_Hyy2z4_25974,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_T4nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y95",
      INIT => X"FFFFFFC0FFFFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Mww2z4_28504,
      ADR3 => cortexm0_u_logic_Pfovx4,
      ADR1 => ahbmi_hrdata_20_IBUF_0,
      ADR2 => cortexm0_u_logic_Vapvx4,
      ADR4 => N270,
      O => cortexm0_u_logic_T4nvx4_4262
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o17 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y96",
      INIT => X"3030303033333130"
    )
    port map (
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o17_28547
    );
  cortexm0_u_logic_Vwhvx43_cortexm0_u_logic_Vwhvx43_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vwhvx44_6625,
      O => cortexm0_u_logic_Vwhvx44_0
    );
  cortexm0_u_logic_Vwhvx44 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y81"
    )
    port map (
      IA => N1641,
      IB => N1642,
      O => cortexm0_u_logic_Vwhvx44_6625,
      SEL => cortexm0_u_logic_Fij2z4_25836
    );
  cortexm0_u_logic_Vwhvx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y81",
      INIT => X"B0B3003330330033"
    )
    port map (
      ADR1 => cortexm0_u_logic_SF1181,
      ADR3 => cortexm0_u_logic_Qdj2z4_26090,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Vwhvx43_28999,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      O => N1641
    );
  cortexm0_u_logic_Vwhvx44_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y81",
      INIT => X"FF0CFF000C0C0000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Bnfwx4,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR2 => cortexm0_u_logic_Qdj2z4_26090,
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      O => N1642
    );
  cortexm0_u_logic_Vwhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y81",
      INIT => X"05FF373705FFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_SF1181,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_SF1182,
      ADR2 => cortexm0_u_logic_Fjewx4,
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      O => cortexm0_u_logic_Vwhvx43_28999
    );
  cortexm0_u_logic_SF11821 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y81",
      INIT => X"FFFFFFFFFFFFEFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Qdj2z4_26090,
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_SF1182
    );
  cortexm0_u_logic_Qxgwx4_cortexm0_u_logic_Qxgwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bkxvx412_pack_11,
      O => cortexm0_u_logic_Bkxvx412_28997
    );
  cortexm0_u_logic_Qxgwx4_cortexm0_u_logic_Qxgwx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bkxvx410_pack_10,
      O => cortexm0_u_logic_Bkxvx410_28998
    );
  cortexm0_u_logic_Bkxvx412 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y80"
    )
    port map (
      IA => N1605,
      IB => N1606,
      O => cortexm0_u_logic_Bkxvx412_pack_11,
      SEL => cortexm0_u_logic_Swy2z4_25978
    );
  cortexm0_u_logic_Bkxvx412_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y80",
      INIT => X"0302030200000000"
    )
    port map (
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Xhxvx4,
      ADR5 => cortexm0_u_logic_Pty2z4_26586,
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      ADR3 => cortexm0_u_logic_Hyy2z4_25974,
      ADR0 => cortexm0_u_logic_Bkxvx410_28998,
      O => N1605
    );
  cortexm0_u_logic_Bkxvx412_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y80",
      INIT => X"FF70FF7033303330"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Dvy2z4_25981,
      ADR3 => cortexm0_u_logic_Qem2z4_25973,
      ADR2 => cortexm0_u_logic_Hyy2z4_25974,
      ADR5 => cortexm0_u_logic_Pty2z4_26586,
      ADR0 => cortexm0_u_logic_H9i2z4_25943,
      O => N1606
    );
  cortexm0_u_logic_Qxgwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y80",
      INIT => X"2200000022000000"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Pty2z4_26586,
      ADR4 => cortexm0_u_logic_Dvy2z4_25981,
      ADR3 => cortexm0_u_logic_Bsy2z4_25709,
      ADR1 => cortexm0_u_logic_Nqy2z4_25999,
      ADR5 => '1',
      O => cortexm0_u_logic_Qxgwx4
    );
  cortexm0_u_logic_Bkxvx410 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y80",
      INIT => X"33FFCFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Dvy2z4_25981,
      ADR3 => cortexm0_u_logic_Bsy2z4_25709,
      ADR1 => cortexm0_u_logic_Nqy2z4_25999,
      O => cortexm0_u_logic_Bkxvx410_pack_10
    );
  cortexm0_u_logic_Bkxvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y80",
      INIT => X"A888A888A8888888"
    )
    port map (
      ADR0 => cortexm0_u_logic_U2x2z4_25977,
      ADR3 => cortexm0_u_logic_H9i2z4_25943,
      ADR2 => cortexm0_u_logic_Swy2z4_25978,
      ADR5 => cortexm0_u_logic_Hyy2z4_25974,
      ADR4 => cortexm0_u_logic_Qem2z4_25973,
      ADR1 => cortexm0_u_logic_Bkxvx412_28997,
      O => cortexm0_u_logic_Bkxvx413_28651
    );
  N1509_N1509_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_V6swx4,
      O => cortexm0_u_logic_V6swx4_0
    );
  cortexm0_u_logic_Q3xvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y84",
      INIT => X"4455CCFF4455CCFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => '1',
      O => N1509
    );
  cortexm0_u_logic_V6swx41 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y84",
      INIT => X"00200000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_V6swx4
    );
  cortexm0_u_logic_Q3xvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y84",
      INIT => X"FEFEFFFFFEF0FFF0"
    )
    port map (
      ADR5 => N1509,
      ADR3 => cortexm0_u_logic_Jhxvx4,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Pxyvx4,
      ADR4 => cortexm0_u_logic_W9fwx4,
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      O => cortexm0_u_logic_Q3xvx4_26082
    );
  cortexm0_u_logic_Qllwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y84",
      INIT => X"FF00FF00FF0AFFCE"
    )
    port map (
      ADR5 => cortexm0_u_logic_Sznvx4_0,
      ADR0 => cortexm0_u_logic_Y6t2z4_26846,
      ADR2 => cortexm0_u_logic_M3ovx4_Us2wx4_OR_1296_o,
      ADR1 => cortexm0_u_logic_Fjewx4,
      ADR4 => cortexm0_u_logic_Hq1wx4,
      ADR3 => cortexm0_u_logic_Qllwx42_29002,
      O => cortexm0_u_logic_Qllwx43_27164
    );
  cortexm0_u_logic_Qllwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y84",
      INIT => X"DDDDDDDDDDDDFDDD"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qllwx41_27163,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Qem2z4_25973,
      ADR5 => cortexm0_u_logic_H9i2z4_25943,
      ADR3 => cortexm0_u_logic_U2x2z4_25977,
      ADR0 => cortexm0_u_logic_Q3xvx4_26082,
      O => cortexm0_u_logic_Qllwx42_29002
    );
  cortexm0_u_logic_C2yvx4_cortexm0_u_logic_C2yvx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z5pvx44_6803,
      O => cortexm0_u_logic_Z5pvx44_0
    );
  cortexm0_u_logic_C2yvx4_cortexm0_u_logic_C2yvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z5pvx43_pack_5,
      O => cortexm0_u_logic_Z5pvx43_25966
    );
  cortexm0_u_logic_C2yvx4_cortexm0_u_logic_C2yvx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Sznvx4,
      O => cortexm0_u_logic_Sznvx4_0
    );
  cortexm0_u_logic_C2yvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y89",
      INIT => X"0000333300003333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_L8t2z4_25926,
      ADR4 => cortexm0_u_logic_H9i2z4_25943,
      ADR5 => '1',
      O => cortexm0_u_logic_C2yvx4
    );
  cortexm0_u_logic_Z5pvx43 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y89",
      INIT => X"00FF00CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_A4t2z4_26089,
      ADR1 => cortexm0_u_logic_L8t2z4_25926,
      ADR4 => cortexm0_u_logic_H9i2z4_25943,
      O => cortexm0_u_logic_Z5pvx44_6803
    );
  cortexm0_u_logic_Rfpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y89",
      INIT => X"0000004400000044"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR5 => '1',
      O => cortexm0_u_logic_Rfpvx42_27983
    );
  cortexm0_u_logic_Z5pvx431 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y89",
      INIT => X"BFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_A4t2z4_26089,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      O => cortexm0_u_logic_Z5pvx43_pack_5
    );
  cortexm0_u_logic_S4xvx4_Zrvvx4_OR_1372_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y89",
      INIT => X"0FFF0FFF0FFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => '1',
      O => cortexm0_u_logic_S4xvx4_Zrvvx4_OR_1372_o
    );
  cortexm0_u_logic_Sznvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y89",
      INIT => X"FF0FFF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Sznvx4
    );
  cortexm0_u_logic_Z5pvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y89",
      INIT => X"CF8FCF8FCF8FCC88"
    )
    port map (
      ADR1 => cortexm0_u_logic_Z5pvx43_25966,
      ADR0 => cortexm0_u_logic_Fscwx4,
      ADR3 => cortexm0_u_logic_Oedwx4,
      ADR2 => cortexm0_u_logic_C2yvx4,
      ADR5 => cortexm0_u_logic_T93wx4,
      ADR4 => cortexm0_u_logic_S4xvx4_Zrvvx4_OR_1372_o,
      O => cortexm0_u_logic_Z5pvx42_26280
    );
  cortexm0_u_logic_Gzvvx42_cortexm0_u_logic_Gzvvx42_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Tfxvx4_pack_5,
      O => cortexm0_u_logic_Tfxvx4
    );
  cortexm0_u_logic_Gzvvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y88",
      INIT => X"2200225022002250"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => '1',
      O => cortexm0_u_logic_Gzvvx42_28146
    );
  cortexm0_u_logic_Tfxvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y88",
      INIT => X"88008800"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => '1',
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Tfxvx4_pack_5
    );
  cortexm0_u_logic_Hwhvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y88",
      INIT => X"FCECFCECA0A0F0E0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ju5wx4,
      ADR5 => cortexm0_u_logic_Tfxvx4,
      ADR1 => cortexm0_u_logic_Y6t2z4_26846,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Hwhvx421_29009
    );
  cortexm0_u_logic_Hwhvx422 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y88",
      INIT => X"FFFFEFEEFFFF0F00"
    )
    port map (
      ADR5 => cortexm0_u_logic_Rngwx4,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2648_o,
      ADR4 => cortexm0_u_logic_Hwhvx421_29009,
      ADR3 => cortexm0_u_logic_Ohpvx4,
      ADR2 => cortexm0_u_logic_Qmkwx4,
      O => cortexm0_u_logic_Hwhvx422_28727
    );
  cortexm0_u_logic_W7hwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y91",
      INIT => X"00000C0C0000CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Xly2z4_25996,
      ADR5 => cortexm0_u_logic_Lny2z4_25997,
      ADR1 => cortexm0_u_logic_Zoy2z4_25998,
      ADR4 => cortexm0_u_logic_Nqy2z4_25999,
      O => cortexm0_u_logic_W7hwx4
    );
  cortexm0_u_logic_Owhvx436_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y91",
      INIT => X"FFFFFFFF2FFF0FFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_W7hwx4,
      ADR3 => cortexm0_u_logic_U2x2z4_25977,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_Hyy2z4_25974,
      O => N1280
    );
  cortexm0_u_logic_Df3wx4_cortexm0_u_logic_Df3wx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ohpvx4_pack_3,
      O => cortexm0_u_logic_Ohpvx4
    );
  cortexm0_u_logic_Df3wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y85",
      INIT => X"00000000FFFF3322"
    )
    port map (
      ADR2 => '1',
      ADR5 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR1 => cortexm0_u_logic_L8t2z4_25926,
      ADR0 => cortexm0_u_logic_Df3wx45_28800,
      ADR3 => cortexm0_u_logic_Df3wx46_28126,
      ADR4 => cortexm0_u_logic_Df3wx44_29005,
      O => cortexm0_u_logic_Df3wx4
    );
  cortexm0_u_logic_Df3wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y85",
      INIT => X"FBFBFBFFFAFAFAFE"
    )
    port map (
      ADR2 => cortexm0_u_logic_Df3wx42_28622,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Sznvx4_F3ovx4_OR_1390_o,
      ADR5 => cortexm0_u_logic_Ohpvx4,
      ADR0 => N1525,
      O => cortexm0_u_logic_Df3wx44_29005
    );
  cortexm0_u_logic_H2xvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y85",
      INIT => X"F7F7F7F7F7F7F7F7"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => '1',
      O => cortexm0_u_logic_H2xvx4
    );
  cortexm0_u_logic_Ohpvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y85",
      INIT => X"00000040"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Ohpvx4_pack_3
    );
  cortexm0_u_logic_Df3wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y85",
      INIT => X"FFEFEFEFEFEFEFEF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3863_o,
      ADR5 => cortexm0_u_logic_Ukpvx4,
      ADR4 => cortexm0_u_logic_Hyy2z4_25974,
      ADR3 => cortexm0_u_logic_Lxwvx4_0,
      ADR1 => cortexm0_u_logic_Nokwx4_Ukpvx4_AND_2925_o,
      ADR2 => cortexm0_u_logic_H2xvx4,
      O => N1525
    );
  cortexm0_u_logic_Eyhvx47_cortexm0_u_logic_Eyhvx47_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N407,
      O => N407_0
    );
  cortexm0_u_logic_Eyhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y83",
      INIT => X"0100000000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Swy2z4_25978,
      ADR4 => cortexm0_u_logic_H9i2z4_25943,
      ADR1 => cortexm0_u_logic_Qdj2z4_26090,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Hyy2z4_25974,
      ADR2 => cortexm0_u_logic_Qem2z4_25973,
      O => cortexm0_u_logic_Eyhvx47_29001
    );
  cortexm0_u_logic_Eyhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y83",
      INIT => X"0000030000000300"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => '1',
      O => cortexm0_u_logic_Eyhvx46_29000
    );
  cortexm0_u_logic_Bspvx44_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y83",
      INIT => X"00001111"
    )
    port map (
      ADR0 => cortexm0_u_logic_Mtqvx43_26159,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => '1',
      ADR2 => '1',
      O => N407
    );
  cortexm0_u_logic_Eyhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y83",
      INIT => X"3333333333223332"
    )
    port map (
      ADR1 => cortexm0_u_logic_A4t2z4_26089,
      ADR3 => cortexm0_u_logic_Eyhvx46_29000,
      ADR2 => cortexm0_u_logic_V6swx4_0,
      ADR4 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Eyhvx47_29001,
      ADR5 => cortexm0_u_logic_He6wx4_C9yvx4_AND_1656_o,
      O => cortexm0_u_logic_Eyhvx48_27906
    );
  cortexm0_u_logic_He6wx4_C9yvx4_AND_1656_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y83",
      INIT => X"0000000000000040"
    )
    port map (
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_He6wx4_C9yvx4_AND_1656_o
    );
  cortexm0_u_logic_Xxhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y92",
      INIT => X"0055CFDFFF55FFDF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Dvy2z4_25981,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR1 => cortexm0_u_logic_Nqy2z4_25999,
      ADR3 => cortexm0_u_logic_Bsy2z4_25709,
      ADR0 => cortexm0_u_logic_Ugewx4,
      ADR5 => cortexm0_u_logic_Pty2z4_26586,
      O => cortexm0_u_logic_Xxhvx43_27577
    );
  cortexm0_u_logic_Vapvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y92",
      INIT => X"2200000002000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fcj2z4_26798,
      ADR3 => cortexm0_u_logic_Vaw2z4_26315,
      ADR1 => cortexm0_u_logic_Rbi3z4_27173,
      ADR4 => cortexm0_u_logic_Z7i2z4_26989,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Scpvx4_25710,
      O => cortexm0_u_logic_Vapvx4
    );
  cortexm0_u_logic_C6nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y92",
      INIT => X"FAAAF000EEEECCCC"
    )
    port map (
      ADR5 => cortexm0_u_logic_Scpvx4_25710,
      ADR3 => cortexm0_u_logic_Jhy2z4_25711,
      ADR2 => cortexm0_u_logic_W4y2z4_26194,
      ADR1 => cortexm0_u_logic_Nqy2z4_25999,
      ADR0 => ahbmi_hrdata_15_IBUF_0,
      ADR4 => cortexm0_u_logic_Qbpvx4,
      O => N280
    );
  cortexm0_u_logic_Nqy2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nqy2z4_CLK,
      I => cortexm0_u_logic_C6nvx4_6869,
      O => cortexm0_u_logic_Nqy2z4_25999,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_C6nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y92",
      INIT => X"FFFFEAC0FFFFEAC0"
    )
    port map (
      ADR5 => '1',
      ADR1 => cortexm0_u_logic_Sow2z4_26384,
      ADR2 => cortexm0_u_logic_Pfovx4,
      ADR3 => ahbmi_hrdata_31_IBUF_0,
      ADR0 => cortexm0_u_logic_Vapvx4,
      ADR4 => N280,
      O => cortexm0_u_logic_C6nvx4_6869
    );
  cortexm0_u_logic_Hwhvx426_cortexm0_u_logic_Hwhvx426_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_SF230_pack_2,
      O => cortexm0_u_logic_SF230
    );
  cortexm0_u_logic_Hwhvx426 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y86",
      INIT => X"AAA8000088880000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hwhvx422_28727,
      ADR4 => cortexm0_u_logic_Hwhvx424_27940,
      ADR5 => cortexm0_u_logic_Ju5wx4,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_Y6t2z4_26846,
      ADR1 => cortexm0_u_logic_Hwhvx425_28728,
      O => cortexm0_u_logic_Hwhvx426_29007
    );
  cortexm0_u_logic_Hwhvx432_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y86",
      INIT => X"FFFFFFFFF2FF00FF"
    )
    port map (
      ADR4 => cortexm0_u_logic_SF230,
      ADR2 => cortexm0_u_logic_Hwhvx432_27798,
      ADR1 => cortexm0_u_logic_M3ovx4_Us2wx4_OR_1296_o,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Pxyvx4_M3ovx4_OR_624_o,
      ADR5 => cortexm0_u_logic_Hwhvx426_29007,
      O => N1519
    );
  cortexm0_u_logic_Kngwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y86",
      INIT => X"0A0A0A0A0A0A0A0A"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => '1',
      O => cortexm0_u_logic_Kngwx4
    );
  cortexm0_u_logic_SF2302 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y86",
      INIT => X"5F575F55"
    )
    port map (
      ADR3 => cortexm0_u_logic_SF2301_28171,
      ADR4 => cortexm0_u_logic_Bnfwx4,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_SF230_pack_2
    );
  cortexm0_u_logic_Hwhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y86",
      INIT => X"0B0A03000B0A0300"
    )
    port map (
      ADR5 => '1',
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => N1549,
      ADR0 => cortexm0_u_logic_Hwhvx418_28103,
      ADR4 => cortexm0_u_logic_SF230,
      O => cortexm0_u_logic_Hwhvx420_28169
    );
  cortexm0_u_logic_Eyhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y87",
      INIT => X"FFFFFFFFFFFFFFFB"
    )
    port map (
      ADR4 => cortexm0_u_logic_Eyhvx42_26840,
      ADR0 => cortexm0_u_logic_Eyhvx410_29008,
      ADR3 => cortexm0_u_logic_Eyhvx49_26851,
      ADR5 => cortexm0_u_logic_Eyhvx45_26848,
      ADR2 => cortexm0_u_logic_Eyhvx48_27906,
      ADR1 => cortexm0_u_logic_Ol6wx4,
      O => cortexm0_u_logic_Eyhvx411_28708
    );
  cortexm0_u_logic_Mxor_Vz6wx4_xo_0_1_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y87",
      INIT => X"FFFF333305F50131"
    )
    port map (
      ADR4 => cortexm0_u_logic_Pdi2z4_26172,
      ADR2 => cortexm0_u_logic_Bsy2z4_25709,
      ADR3 => N638,
      ADR0 => N639_0,
      ADR5 => cortexm0_u_logic_Eyhvx411_28708,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      O => N875
    );
  cortexm0_u_logic_Eyhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y87",
      INIT => X"F5F0F7F2F5F0F5F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Srgwx4_Zrvvx4_AND_3775_o,
      ADR0 => cortexm0_u_logic_H9i2z4_25943,
      ADR5 => cortexm0_u_logic_Gv6wx4,
      ADR1 => cortexm0_u_logic_Epxvx4,
      ADR4 => cortexm0_u_logic_Fscwx4,
      ADR3 => cortexm0_u_logic_Su6wx4,
      O => cortexm0_u_logic_Eyhvx410_29008
    );
  cortexm0_u_logic_Su6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y87",
      INIT => X"0004000000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kngwx4,
      ADR5 => cortexm0_u_logic_U2x2z4_25977,
      ADR3 => cortexm0_u_logic_Hyy2z4_25974,
      ADR4 => cortexm0_u_logic_W7hwx4,
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_N4yvx4,
      O => cortexm0_u_logic_Su6wx4
    );
  cortexm0_u_logic_Mbt2z4_cortexm0_u_logic_Mbt2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1507,
      O => N1507_0
    );
  cortexm0_u_logic_Sxpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y103",
      INIT => X"FF53FFFFFF53FFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => '1',
      O => cortexm0_u_logic_Sxpvx41_27923
    );
  cortexm0_u_logic_Vwhvx419_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y103",
      INIT => X"FFFF0F0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => '1',
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      O => N1507
    );
  cortexm0_u_logic_Mbt2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y103",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_U1uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mbt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mbt2z4_IN,
      O => cortexm0_u_logic_Mbt2z4_28934,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y103",
      INIT => X"001F1F1F00BFBFBF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ffs2z4_25849,
      ADR1 => ahbmi_hrdata_26_IBUF_0,
      ADR2 => cortexm0_u_logic_Vssvx4,
      ADR5 => cortexm0_u_logic_Mbt2z4_28934,
      ADR3 => cortexm0_u_logic_Pxb3z4_25856,
      ADR4 => cortexm0_u_logic_Ts5wx4,
      O => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o4_25853
    );
  cortexm0_u_logic_W0b3z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y105",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_W0b3z4_CLK,
      I => cortexm0_u_logic_Jsmvx4,
      O => cortexm0_u_logic_W0b3z4_27416,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Jsmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y105",
      INIT => X"8FFF88FF8F8F8888"
    )
    port map (
      ADR1 => cortexm0_u_logic_Iwh2z4_3_0,
      ADR0 => cortexm0_u_logic_X7tvx4,
      ADR2 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      ADR4 => cortexm0_u_logic_W0b3z4_27416,
      ADR3 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR5 => cortexm0_u_logic_Wia3z4_28140,
      O => cortexm0_u_logic_Jsmvx4
    );
  cortexm0_u_logic_Ieh3z4_cortexm0_u_logic_Ieh3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_5_pack_2,
      O => HWDATA(5)
    );
  cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o211 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y107",
      INIT => X"F7FFFFFFF3FFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Vssvx4,
      ADR4 => cortexm0_u_logic_Wai2z4_25774,
      ADR2 => cortexm0_u_logic_Ffs2z4_25849,
      ADR1 => ahbmi_hrdata_20_IBUF_0,
      ADR5 => cortexm0_u_logic_Lstwx42_25773,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o21
    );
  cortexm0_u_logic_Ieh3z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ieh3z4_CLK,
      I => HWDATA(21),
      O => cortexm0_u_logic_Ieh3z4_26543,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_hwdata_o_21_11 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y107",
      INIT => X"00FF227700FF2277"
    )
    port map (
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o,
      ADR4 => cortexm0_u_logic_Qr42z4_26060,
      ADR0 => cortexm0_u_logic_Y9t2z4_26059,
      ADR1 => cortexm0_u_logic_Ce0wx4,
      ADR5 => '1',
      O => HWDATA(21)
    );
  cortexm0_u_logic_hwdata_o_5_1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y107",
      INIT => X"00AA00AA"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o,
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Y9t2z4_26059,
      ADR4 => '1',
      O => HWDATA_5_pack_2
    );
  cortexm0_u_logic_Mka3z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mka3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mka3z4_IN,
      O => cortexm0_u_logic_Mka3z4_25820,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_U1uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y107",
      INIT => X"0000010000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Mjl2z4_25848,
      ADR5 => cortexm0_u_logic_Ffs2z4_25849,
      ADR1 => cortexm0_u_logic_Lz93z4_25850,
      ADR3 => cortexm0_u_logic_K3l2z4_25851,
      ADR2 => cortexm0_u_logic_Kop2z4_25852,
      ADR4 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_U1uvx4
    );
  cortexm0_u_logic_Owq2z4_cortexm0_u_logic_Owq2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1079_pack_6,
      O => N1079
    );
  cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o1_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y106",
      INIT => X"33FF33FF33FF33FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Aqp2z4_27216,
      ADR1 => cortexm0_u_logic_Hzj2z4_26128,
      ADR5 => '1',
      O => N892
    );
  cortexm0_u_logic_E5owx44_SW11 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y106",
      INIT => X"FBFBFAFA"
    )
    port map (
      ADR2 => cortexm0_u_logic_U7w2z4_25582,
      ADR0 => cortexm0_u_logic_Ywi2z4_25581,
      ADR4 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Hzj2z4_26128,
      O => N1079_pack_6
    );
  cortexm0_u_logic_C9rvx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y106",
      INIT => X"DFFDFFFFFFEEDFEC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Kyi2z4_26908,
      ADR1 => cortexm0_u_logic_Dwl2z4_25743,
      ADR4 => cortexm0_u_logic_Owq2z4_26620,
      ADR0 => cortexm0_u_logic_Nbm2z4_25990,
      ADR5 => cortexm0_u_logic_W5rvx4,
      ADR3 => cortexm0_u_logic_Kkrvx4,
      O => N484
    );
  cortexm0_u_logic_W5rvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y106",
      INIT => X"0200030023002300"
    )
    port map (
      ADR4 => cortexm0_u_logic_E5owx43_0,
      ADR0 => cortexm0_u_logic_Hzywx4,
      ADR1 => N1079,
      ADR3 => cortexm0_u_logic_Qjuwx4,
      ADR5 => cortexm0_u_logic_Ozywx4,
      ADR2 => cortexm0_u_logic_E5owx42_26108,
      O => cortexm0_u_logic_W5rvx4
    );
  cortexm0_u_logic_Owq2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y106",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Owq2z4_CLK,
      I => cortexm0_u_logic_Fbnvx4,
      O => cortexm0_u_logic_Owq2z4_26620,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Fbnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y106",
      INIT => X"AAFFAAAAB8FFB800"
    )
    port map (
      ADR1 => cortexm0_u_logic_Nbm2z4_25990,
      ADR2 => N566_0,
      ADR4 => cortexm0_u_logic_W5rvx4,
      ADR0 => cortexm0_u_logic_Owq2z4_26620,
      ADR3 => cortexm0_u_logic_Abovx4,
      ADR5 => cortexm0_u_logic_Edovx4,
      O => cortexm0_u_logic_Fbnvx4
    );
  cortexm0_u_logic_L8m2z4_cortexm0_u_logic_L8m2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_3_pack_1,
      O => HWDATA(3)
    );
  cortexm0_u_logic_Mmux_H3ivx411 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y108",
      INIT => X"EFCFEECCEECCEECC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fsyvx4,
      ADR0 => cortexm0_u_logic_Vwhvx44121,
      ADR3 => cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6660_o,
      ADR2 => cortexm0_u_logic_Db7wx4,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4712_o,
      O => cortexm0_u_logic_Mmux_H3ivx41
    );
  cortexm0_u_logic_L8m2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_L8m2z4_CLK,
      I => HWDATA(19),
      O => cortexm0_u_logic_L8m2z4_26966,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_hwdata_o_19_11 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y108",
      INIT => X"0F0F330F0F0F330F"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_R40wx4,
      ADR4 => cortexm0_u_logic_Qr42z4_26060,
      ADR3 => cortexm0_u_logic_Y9t2z4_26059,
      ADR1 => cortexm0_u_logic_Nn0wx4,
      ADR5 => '1',
      O => HWDATA(19)
    );
  cortexm0_u_logic_hwdata_o_3_1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y108",
      INIT => X"0F000F00"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_R40wx4,
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Y9t2z4_26059,
      ADR4 => '1',
      O => HWDATA_3_pack_1
    );
  cortexm0_u_logic_Wia3z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wia3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wia3z4_IN,
      O => cortexm0_u_logic_Wia3z4_28140,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_E5owx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y108",
      INIT => X"0000CFDF0000FFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wbk2z4_25585,
      ADR1 => cortexm0_u_logic_Hzj2z4_26128,
      ADR5 => cortexm0_u_logic_Hzywx4,
      ADR3 => cortexm0_u_logic_S4pwx4,
      ADR4 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o,
      ADR2 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N687
    );
  cortexm0_u_logic_M2b3z4_cortexm0_u_logic_M2b3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N688,
      O => N688_0
    );
  cortexm0_u_logic_M2b3z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y109",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_M2b3z4_CLK,
      I => cortexm0_u_logic_Qsmvx4,
      O => cortexm0_u_logic_M2b3z4_27417,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qsmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y109",
      INIT => X"F333F000FBBBFAAA"
    )
    port map (
      ADR2 => cortexm0_u_logic_Iwh2z4_2_0,
      ADR3 => cortexm0_u_logic_X7tvx4,
      ADR1 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      ADR4 => cortexm0_u_logic_M2b3z4_27417,
      ADR5 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR0 => cortexm0_u_logic_Gha3z4_28456,
      O => cortexm0_u_logic_Qsmvx4
    );
  cortexm0_u_logic_Mmux_Hzywx411 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y109",
      INIT => X"A2F0A2F0A2F0A2F0"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_P2a3z4_25586,
      ADR2 => cortexm0_u_logic_Uqi2z4_25587,
      ADR3 => cortexm0_u_logic_Uyv2z4_25584,
      ADR1 => cortexm0_u_logic_Wbk2z4_25585,
      ADR5 => '1',
      O => cortexm0_u_logic_Hzywx4
    );
  cortexm0_u_logic_E5owx44_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y109",
      INIT => X"00005D0C"
    )
    port map (
      ADR4 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o,
      ADR0 => cortexm0_u_logic_P2a3z4_25586,
      ADR2 => cortexm0_u_logic_Uqi2z4_25587,
      ADR3 => cortexm0_u_logic_Uyv2z4_25584,
      ADR1 => cortexm0_u_logic_Wbk2z4_25585,
      O => N688
    );
  cortexm0_u_logic_E5owx44_SW10_F : X_LUT6
    generic map(
      LOC => "SLICE_X5Y110",
      INIT => X"FFFFFFFFAAFFEAFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_U7w2z4_25582,
      ADR0 => cortexm0_u_logic_Ywi2z4_25581,
      ADR4 => cortexm0_u_logic_Hzj2z4_26128,
      ADR2 => cortexm0_u_logic_E5owx43_0,
      ADR3 => cortexm0_u_logic_Hzywx4,
      ADR1 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1397
    );
  cortexm0_u_logic_Leuvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y110",
      INIT => X"FEFCAA00FFFFAB03"
    )
    port map (
      ADR4 => cortexm0_u_logic_Trq2z4_26216,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_Mtqvx4,
      ADR5 => cortexm0_u_logic_Hq1wx4,
      ADR0 => cortexm0_u_logic_O1rvx4,
      ADR3 => cortexm0_u_logic_Owq2z4_26620,
      O => N668
    );
  N1023_N1023_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ushvx41_pack_3,
      O => cortexm0_u_logic_Ushvx41_28932
    );
  cortexm0_u_logic_Tuvwx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y101",
      INIT => X"FCFDFCFDFCF8FCF8"
    )
    port map (
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Thm2z4_26420,
      ADR2 => cortexm0_u_logic_Ye4wx4,
      ADR3 => cortexm0_u_logic_Qk0xx4,
      ADR1 => cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4679_o1,
      ADR0 => cortexm0_u_logic_Jk0xx4_26419,
      O => N1023
    );
  cortexm0_u_logic_Us2wx4_Whgvx4_OR_1317_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y101",
      INIT => X"FF00FFFFFF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR5 => '1',
      O => cortexm0_u_logic_Us2wx4_Whgvx4_OR_1317_o
    );
  cortexm0_u_logic_Ushvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y101",
      INIT => X"F3F0F7F7"
    )
    port map (
      ADR1 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR0 => cortexm0_u_logic_A4t2z4_26089,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      O => cortexm0_u_logic_Ushvx41_pack_3
    );
  cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4679_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y101",
      INIT => X"00220F2F00000F0F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4687_o,
      ADR2 => cortexm0_u_logic_Zhyvx4,
      ADR1 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => cortexm0_u_logic_Us2wx4_Whgvx4_OR_1317_o,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      O => cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4679_o1
    );
  cortexm0_u_logic_Ushvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y101",
      INIT => X"A0A0B0F0A0A0A0F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Ushvx41_28932,
      O => cortexm0_u_logic_Ushvx42_27419
    );
  cortexm0_u_logic_Mtqvx41_cortexm0_u_logic_Mtqvx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mtqvx42_pack_10,
      O => cortexm0_u_logic_Mtqvx42_28931
    );
  cortexm0_u_logic_Mtqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y99",
      INIT => X"07070707FFFFCFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Mtqvx41_28930
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o2121 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y99",
      INIT => X"FF55FF55FF55FF55"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR5 => '1',
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o212
    );
  cortexm0_u_logic_Mtqvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y99",
      INIT => X"75777676"
    )
    port map (
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      O => cortexm0_u_logic_Mtqvx42_pack_10
    );
  cortexm0_u_logic_Mtqvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y99",
      INIT => X"EFCFEECCFFDDEECC"
    )
    port map (
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Mtqvx41_28930,
      ADR3 => cortexm0_u_logic_Mtqvx42_28931,
      O => cortexm0_u_logic_Mtqvx43_26159
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o16 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y99",
      INIT => X"EACCEAC0FAFFFAF0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_A4t2z4_26089,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o212,
      ADR5 => cortexm0_u_logic_Fij2z4_25836,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o16_27885
    );
  cortexm0_u_logic_Danvx41_cortexm0_u_logic_Danvx41_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kanvx41_4451,
      O => cortexm0_u_logic_Kanvx41_0
    );
  cortexm0_u_logic_Danvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y104",
      INIT => X"CCF09CF0CCF09CF0"
    )
    port map (
      ADR1 => cortexm0_u_logic_K6y2z4_25712,
      ADR3 => cortexm0_u_logic_Nbm2z4_25990,
      ADR2 => cortexm0_u_logic_By4wx4_26192,
      ADR0 => cortexm0_u_logic_I3y2z4_26193,
      ADR4 => cortexm0_u_logic_W4y2z4_26194,
      ADR5 => '1',
      O => cortexm0_u_logic_Danvx41_27965
    );
  cortexm0_u_logic_Kanvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y104",
      INIT => X"AFF050F0"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Nbm2z4_25990,
      ADR2 => cortexm0_u_logic_By4wx4_26192,
      ADR0 => cortexm0_u_logic_I3y2z4_26193,
      ADR4 => cortexm0_u_logic_W4y2z4_26194,
      O => cortexm0_u_logic_Kanvx41_4451
    );
  cortexm0_u_logic_Mmux_H3ivx4118_cortexm0_u_logic_Mmux_H3ivx4118_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4712_o_pack_10,
      O => cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4712_o
    );
  cortexm0_u_logic_Mmux_H3ivx4118_cortexm0_u_logic_Mmux_H3ivx4118_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1466_o,
      O => cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1466_o_0
    );
  cortexm0_u_logic_Mmux_H3ivx4119 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y102",
      INIT => X"FFFFFFFFFFFFFF7F"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Db7wx4,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Xx2wx4,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Mmux_H3ivx4118_25827
    );
  cortexm0_u_logic_SF2301 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y102",
      INIT => X"000000000000F101"
    )
    port map (
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Xx2wx4,
      O => cortexm0_u_logic_SF2301_28171
    );
  cortexm0_u_logic_Xx2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y102",
      INIT => X"00FF000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => '1',
      O => cortexm0_u_logic_Xx2wx4
    );
  cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4712_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y102",
      INIT => X"04000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      O => cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4712_o_pack_10
    );
  cortexm0_u_logic_Db7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y102",
      INIT => X"FFFF3333FFFF3333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => '1',
      O => cortexm0_u_logic_Db7wx4
    );
  cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1466_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y102",
      INIT => X"00100000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4712_o,
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1466_o
    );
  cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y111",
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Bec3z4_26008,
      ADR1 => cortexm0_u_logic_M5tvx4,
      ADR5 => cortexm0_u_logic_H6tvx4,
      ADR2 => cortexm0_u_logic_Gha3z4_28456,
      ADR3 => cortexm0_u_logic_Japwx4,
      ADR0 => cortexm0_u_logic_M2b3z4_27417,
      O => N1173
    );
  cortexm0_u_logic_Pcd3z4_cortexm0_u_logic_Pcd3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_T7d3z4_4717,
      O => cortexm0_u_logic_T7d3z4_0
    );
  cortexm0_u_logic_Pcd3z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y121",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pcd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pcd3z4_IN,
      O => cortexm0_u_logic_Pcd3z4_26562,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_J9d3z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y121",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_J9d3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_J9d3z4_IN,
      O => cortexm0_u_logic_J9d3z4_27509,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Zad3z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y121",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zad3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zad3z4_IN,
      O => cortexm0_u_logic_Zad3z4_26378,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Y1ivx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y121",
      INIT => X"44CCEECC44CCEECC"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Hub3z4_26011,
      ADR0 => cortexm0_u_logic_Ts5wx4,
      ADR3 => cortexm0_u_logic_K3l2z4_25851,
      ADR4 => cortexm0_u_logic_J6i2z4_25617,
      ADR5 => '1',
      O => N48
    );
  HWDATA_15_rt : X_LUT5
    generic map(
      LOC => "SLICE_X5Y121",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR2 => HWDATA(15),
      ADR1 => '1',
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => HWDATA_15_rt_4724
    );
  cortexm0_u_logic_T7d3z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y121",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_T7d3z4_CLK,
      I => HWDATA_15_rt_4724,
      O => cortexm0_u_logic_T7d3z4_4717,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Yuhvx413_cortexm0_u_logic_Yuhvx413_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yuhvx44_4777,
      O => cortexm0_u_logic_Yuhvx44_0
    );
  cortexm0_u_logic_Yuhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y79",
      INIT => X"88880000888F000F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qdj2z4_26090,
      ADR5 => cortexm0_u_logic_U2x2z4_25977,
      ADR3 => cortexm0_u_logic_Hyy2z4_25974,
      ADR4 => cortexm0_u_logic_Qxgwx4,
      ADR1 => cortexm0_u_logic_Hyewx4,
      ADR0 => cortexm0_u_logic_Yuhvx412_0,
      O => cortexm0_u_logic_Yuhvx413_28938
    );
  cortexm0_u_logic_Yuhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y79",
      INIT => X"00EA00AA00AA00AA"
    )
    port map (
      ADR3 => cortexm0_u_logic_H9i2z4_25943,
      ADR1 => cortexm0_u_logic_Qem2z4_25973,
      ADR4 => cortexm0_u_logic_Swy2z4_25978,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => cortexm0_u_logic_Yuhvx413_28938,
      ADR0 => cortexm0_u_logic_Yuhvx411_28936,
      O => cortexm0_u_logic_Yuhvx414_28818
    );
  cortexm0_u_logic_Yuhvx411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y79",
      INIT => X"AFFFAFFFAFFFAFFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Pty2z4_26586,
      ADR3 => cortexm0_u_logic_Dvy2z4_25981,
      ADR2 => cortexm0_u_logic_Hyy2z4_25974,
      ADR5 => '1',
      O => N1515
    );
  cortexm0_u_logic_Yuhvx44 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y79",
      INIT => X"0C0CC840"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Qem2z4_25973,
      ADR0 => cortexm0_u_logic_Pty2z4_26586,
      ADR3 => cortexm0_u_logic_Dvy2z4_25981,
      ADR2 => cortexm0_u_logic_Hyy2z4_25974,
      O => cortexm0_u_logic_Yuhvx44_4777
    );
  cortexm0_u_logic_Yuhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y79",
      INIT => X"15001F0000000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_U2x2z4_25977,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Qem2z4_25973,
      ADR2 => cortexm0_u_logic_Swy2z4_25978,
      ADR1 => cortexm0_u_logic_Hyy2z4_25974,
      ADR4 => N1515,
      O => cortexm0_u_logic_Yuhvx411_28936
    );
  HSIZE_1_HSIZE_1_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HSIZE(0),
      O => HSIZE_0_0
    );
  cortexm0_u_logic_hsize_o_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y143",
      INIT => X"F0F0F0FFF0F0F0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Qr42z4_26060,
      ADR2 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o,
      ADR5 => '1',
      O => HSIZE(1)
    );
  cortexm0_u_logic_hsize_o_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y143",
      INIT => X"000C000C"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Oq42z4,
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o,
      O => HSIZE(0)
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y114",
      INIT => X"0101115501011155"
    )
    port map (
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_T7d3z4_0,
      ADR3 => cortexm0_u_logic_Bmb3z4_0,
      ADR0 => cortexm0_u_logic_Svs2z4_27043,
      ADR2 => cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6582_o,
      ADR1 => cortexm0_u_logic_Oxuvx4,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o7
    );
  cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6582_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y114",
      INIT => X"0000000200000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Uaj2z4_26214,
      ADR3 => cortexm0_u_logic_Tdp2z4_26215,
      ADR1 => cortexm0_u_logic_G0w2z4_25739,
      ADR5 => cortexm0_u_logic_Trq2z4_26216,
      ADR2 => cortexm0_u_logic_Cam2z4_26217,
      ADR0 => cortexm0_u_logic_R1w2z4_26161,
      O => cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6582_o
    );
  cortexm0_u_logic_Oxuvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y114",
      INIT => X"0000000001000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Uaj2z4_26214,
      ADR5 => cortexm0_u_logic_Tdp2z4_26215,
      ADR1 => cortexm0_u_logic_G0w2z4_25739,
      ADR3 => cortexm0_u_logic_Trq2z4_26216,
      ADR0 => cortexm0_u_logic_Cam2z4_26217,
      ADR2 => cortexm0_u_logic_R1w2z4_26161,
      O => cortexm0_u_logic_Oxuvx4
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y114",
      INIT => X"115533FF115533FF"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_T7d3z4_0,
      ADR0 => cortexm0_u_logic_Bmb3z4_0,
      ADR1 => cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6582_o,
      ADR4 => cortexm0_u_logic_Oxuvx4,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o4
    );
  cortexm0_u_logic_S9kwx4_Z9kwx4_AND_2880_o_cortexm0_u_logic_S9kwx4_Z9kwx4_AND_2880_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ohwvx4_pack_6,
      O => cortexm0_u_logic_Ohwvx4
    );
  cortexm0_u_logic_S9kwx4_Z9kwx4_AND_2880_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y80",
      INIT => X"0800000000000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Bsy2z4_25709,
      ADR2 => cortexm0_u_logic_Abgwx4,
      ADR5 => cortexm0_u_logic_Gh6wx4,
      ADR1 => cortexm0_u_logic_Hyewx4,
      ADR0 => cortexm0_u_logic_Ohwvx4,
      ADR4 => cortexm0_u_logic_Swy2z4_25978,
      O => cortexm0_u_logic_S9kwx4_Z9kwx4_AND_2880_o
    );
  cortexm0_u_logic_Unewx431 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y80",
      INIT => X"88FFFFFFA8FFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hyy2z4_25974,
      ADR1 => cortexm0_u_logic_Lqwvx4_Y99vx4_OR_865_o_0,
      ADR2 => cortexm0_u_logic_Nqy2z4_25999,
      ADR5 => cortexm0_u_logic_Zoy2z4_25998,
      ADR4 => cortexm0_u_logic_Gh6wx4,
      ADR3 => cortexm0_u_logic_Ohwvx4,
      O => cortexm0_u_logic_Unewx43
    );
  cortexm0_u_logic_Ltswx4_Qsewx4_AND_3837_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y80",
      INIT => X"4000000040000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_U2x2z4_25977,
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      ADR4 => cortexm0_u_logic_Qem2z4_25973,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR5 => '1',
      O => cortexm0_u_logic_Ltswx4_Qsewx4_AND_3837_o
    );
  cortexm0_u_logic_Ohwvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y80",
      INIT => X"10100000"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      ADR4 => cortexm0_u_logic_Qem2z4_25973,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      O => cortexm0_u_logic_Ohwvx4_pack_6
    );
  cortexm0_u_logic_Vnxvx4_Coxvx4_AND_926_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y80",
      INIT => X"3F15FF55FFFFFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_U2x2z4_25977,
      ADR3 => cortexm0_u_logic_Iufwx4_Qfsvx4_OR_631_o,
      ADR0 => cortexm0_u_logic_Ukpvx4,
      ADR2 => cortexm0_u_logic_Dvy2z4_25981,
      ADR1 => cortexm0_u_logic_Hyy2z4_25974,
      ADR4 => cortexm0_u_logic_Ohwvx4,
      O => cortexm0_u_logic_Vnxvx4_Coxvx4_AND_926_o
    );
  cortexm0_u_logic_Ruhvx415_cortexm0_u_logic_Ruhvx415_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Jmrwx4_Epxvx4_OR_880_o_pack_5,
      O => cortexm0_u_logic_Jmrwx4_Epxvx4_OR_880_o
    );
  cortexm0_u_logic_Ruhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y81",
      INIT => X"00000A0008000A00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Swy2z4_25978,
      ADR0 => cortexm0_u_logic_X16wx4_0,
      ADR2 => cortexm0_u_logic_H9i2z4_25943,
      ADR4 => cortexm0_u_logic_Zjwvx4,
      ADR1 => cortexm0_u_logic_Xhxvx4,
      ADR5 => cortexm0_u_logic_Tc7wx4,
      O => cortexm0_u_logic_Ruhvx415_28939
    );
  cortexm0_u_logic_Ruhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y81",
      INIT => X"FF0FFF0FFF0FFF1F"
    )
    port map (
      ADR5 => cortexm0_u_logic_N4yvx4,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Fscwx4,
      ADR4 => cortexm0_u_logic_Jmrwx4_Epxvx4_OR_880_o,
      ADR2 => cortexm0_u_logic_Uv6wx4,
      ADR3 => cortexm0_u_logic_Ruhvx415_28939,
      O => cortexm0_u_logic_Ruhvx416_28366
    );
  cortexm0_u_logic_Yuhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y81",
      INIT => X"0000CCCC0000CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_U2x2z4_25977,
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      ADR5 => '1',
      O => cortexm0_u_logic_Yuhvx45_27568
    );
  cortexm0_u_logic_Jmrwx4_Epxvx4_OR_880_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y81",
      INIT => X"FFF7FFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hyy2z4_25974,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_U2x2z4_25977,
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      O => cortexm0_u_logic_Jmrwx4_Epxvx4_OR_880_o_pack_5
    );
  cortexm0_u_logic_Fbfwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y81",
      INIT => X"5FFFAAFF00FF00FF"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_U2x2z4_25977,
      ADR4 => cortexm0_u_logic_Hyy2z4_25974,
      ADR0 => cortexm0_u_logic_Qem2z4_25973,
      ADR2 => cortexm0_u_logic_Pty2z4_26586,
      ADR3 => cortexm0_u_logic_Jmrwx4_Epxvx4_OR_880_o,
      O => N96
    );
  cortexm0_u_logic_Ylc3z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y118",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ylc3z4_CLK,
      I => cortexm0_u_logic_U1nvx4,
      O => cortexm0_u_logic_Ylc3z4_25934,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_U1nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y118",
      INIT => X"BFFF0400FFFF0000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Y9t2z4_26059,
      ADR5 => cortexm0_u_logic_K3l2z4_25851,
      ADR1 => cortexm0_u_logic_M5tvx4,
      ADR4 => cortexm0_u_logic_Ylc3z4_25934,
      ADR0 => cortexm0_u_logic_K952z4_R952z4_AND_5776_o,
      ADR2 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_U1nvx4
    );
  cortexm0_u_logic_Ipb3z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y118",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ipb3z4_CLK,
      I => cortexm0_u_logic_R1ivx4,
      O => cortexm0_u_logic_Ipb3z4_26857,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_R1ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y118",
      INIT => X"55501050FFF030F0"
    )
    port map (
      ADR3 => HWDATA_4_0,
      ADR1 => cortexm0_u_logic_Yz4wx4,
      ADR4 => cortexm0_u_logic_D9ovx4,
      ADR2 => cortexm0_u_logic_Ipb3z4_26857,
      ADR5 => cortexm0_u_logic_Fsyvx4,
      ADR0 => cortexm0_u_logic_Oxuvx4,
      O => cortexm0_u_logic_R1ivx4
    );
  cortexm0_u_logic_Fhc3z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y118",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fhc3z4_CLK,
      I => cortexm0_u_logic_Z0nvx4,
      O => cortexm0_u_logic_Fhc3z4_26875,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Z0nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y118",
      INIT => X"BF10FF00FF00FF00"
    )
    port map (
      ADR5 => cortexm0_u_logic_Y9t2z4_26059,
      ADR2 => cortexm0_u_logic_K3l2z4_25851,
      ADR4 => cortexm0_u_logic_M5tvx4,
      ADR3 => cortexm0_u_logic_Fhc3z4_26875,
      ADR0 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o,
      ADR1 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_Z0nvx4
    );
  cortexm0_u_logic_Ywzwx4_Fxzwx4_AND_4622_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y117",
      INIT => X"FAFAF0F0AAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Bec3z4_26008,
      ADR5 => cortexm0_u_logic_Qfc3z4_26009,
      ADR0 => cortexm0_u_logic_Pxb3z4_25856,
      ADR2 => cortexm0_u_logic_Hub3z4_26011,
      O => N435
    );
  cortexm0_u_logic_Lqwvx4_cortexm0_u_logic_Lqwvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Hwhvx414_4734,
      O => cortexm0_u_logic_Hwhvx414_0
    );
  cortexm0_u_logic_Lqwvx4_cortexm0_u_logic_Lqwvx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Tc7wx4_pack_4,
      O => cortexm0_u_logic_Tc7wx4
    );
  cortexm0_u_logic_Hwhvx414 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y78"
    )
    port map (
      IA => N1633,
      IB => N1634,
      O => cortexm0_u_logic_Hwhvx414_4734,
      SEL => cortexm0_u_logic_Tki2z4_25751
    );
  cortexm0_u_logic_Hwhvx414_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y78",
      INIT => X"00000000000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Hq1wx4,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_Npk2z4_25928,
      O => N1633
    );
  cortexm0_u_logic_Hwhvx414_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y78",
      INIT => X"0000CFEA8888CFEA"
    )
    port map (
      ADR4 => cortexm0_u_logic_Hyy2z4_25974,
      ADR1 => cortexm0_u_logic_Qem2z4_25973,
      ADR2 => cortexm0_u_logic_H9i2z4_25943,
      ADR0 => cortexm0_u_logic_Swy2z4_25978,
      ADR3 => cortexm0_u_logic_U2x2z4_25977,
      ADR5 => cortexm0_u_logic_Tc7wx4,
      O => N1634
    );
  cortexm0_u_logic_Lqwvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y78",
      INIT => X"CCFFCCFFCCFFCCFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Pty2z4_26586,
      ADR1 => cortexm0_u_logic_Dvy2z4_25981,
      ADR5 => '1',
      O => cortexm0_u_logic_Lqwvx4
    );
  cortexm0_u_logic_Tc7wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y78",
      INIT => X"FFCCFFCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Pty2z4_26586,
      ADR1 => cortexm0_u_logic_Dvy2z4_25981,
      O => cortexm0_u_logic_Tc7wx4_pack_4
    );
  cortexm0_u_logic_Xxhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y78",
      INIT => X"080C000000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pyxvx4,
      ADR4 => cortexm0_u_logic_U2x2z4_25977,
      ADR5 => cortexm0_u_logic_H9i2z4_25943,
      ADR2 => cortexm0_u_logic_L8t2z4_25926,
      ADR0 => cortexm0_u_logic_Abgwx4,
      ADR3 => cortexm0_u_logic_Swy2z4_25978,
      O => cortexm0_u_logic_Xxhvx42_27576
    );
  cortexm0_u_logic_Usl2z4_cortexm0_u_logic_Usl2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bmb3z4_4678,
      O => cortexm0_u_logic_Bmb3z4_0
    );
  cortexm0_u_logic_Usl2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y119",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Usl2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Usl2z4_IN,
      O => cortexm0_u_logic_Usl2z4_26890,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  HWDATA_7_rt : X_LUT5
    generic map(
      LOC => "SLICE_X5Y119",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => HWDATA(7),
      O => HWDATA_7_rt_4683
    );
  cortexm0_u_logic_Bmb3z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y119",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bmb3z4_CLK,
      I => HWDATA_7_rt_4683,
      O => cortexm0_u_logic_Bmb3z4_4678,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Mmux_B90xx411 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y119",
      INIT => X"00008888F777FFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Vfd3z4_26007,
      ADR1 => cortexm0_u_logic_Bec3z4_26008,
      ADR3 => cortexm0_u_logic_Qfc3z4_26009,
      ADR5 => cortexm0_u_logic_Bjd3z4_26010,
      ADR0 => cortexm0_u_logic_Pxb3z4_25856,
      ADR2 => cortexm0_u_logic_Hub3z4_26011,
      O => cortexm0_u_logic_B90xx4
    );
  cortexm0_u_logic_Axm2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y119",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Axm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Axm2z4_IN,
      O => cortexm0_u_logic_Axm2z4_27107,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_U5pwx43_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y119",
      INIT => X"FC08CC8CA8A88C8C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pcd3z4_26562,
      ADR4 => cortexm0_u_logic_Tb0xx4,
      ADR2 => cortexm0_u_logic_F40xx4,
      ADR3 => cortexm0_u_logic_Jzzwx4,
      ADR0 => cortexm0_u_logic_Qzzwx4,
      ADR5 => cortexm0_u_logic_Jjuwx4,
      O => N678
    );
  cortexm0_u_logic_Z0uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y120",
      INIT => X"0008000000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ffs2z4_25849,
      ADR4 => cortexm0_u_logic_K3l2z4_25851,
      ADR2 => cortexm0_u_logic_J6i2z4_25617,
      ADR0 => cortexm0_u_logic_Lz93z4_25850,
      ADR1 => cortexm0_u_logic_Mjl2z4_25848,
      ADR3 => cortexm0_u_logic_Kop2z4_25852,
      O => cortexm0_u_logic_Z0uvx4
    );
  cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4641_o_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y120",
      INIT => X"F3FFFFFF73FFF7FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Xdb3z4_27508,
      ADR5 => cortexm0_u_logic_Axm2z4_27107,
      ADR2 => cortexm0_u_logic_Usl2z4_26890,
      ADR3 => cortexm0_u_logic_Uic3z4_25792,
      ADR4 => cortexm0_u_logic_Bmb3z4_0,
      ADR1 => cortexm0_u_logic_N7c3z4_25771,
      O => cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4641_o_4_Q
    );
  cortexm0_u_logic_Xdb3z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y120",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xdb3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Xdb3z4_IN,
      O => cortexm0_u_logic_Xdb3z4_27508,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Mmux_Jzzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y120",
      INIT => X"EECCCCCC44CCCCCC"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Axm2z4_27107,
      ADR3 => cortexm0_u_logic_Fhc3z4_26875,
      ADR5 => cortexm0_u_logic_Xdb3z4_27508,
      ADR0 => cortexm0_u_logic_Ipb3z4_26857,
      ADR4 => cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4641_o_4_Q,
      O => cortexm0_u_logic_Jzzwx4
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y115",
      INIT => X"0000135F135F135F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Xdb3z4_27508,
      ADR1 => cortexm0_u_logic_Fed3z4_26111,
      ADR4 => cortexm0_u_logic_J9d3z4_27509,
      ADR3 => cortexm0_u_logic_Gua2z4,
      ADR5 => cortexm0_u_logic_K9ovx4,
      ADR0 => cortexm0_u_logic_Oxuvx4,
      O => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o1_28704
    );
  cortexm0_u_logic_K9ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y115",
      INIT => X"0000000000000100"
    )
    port map (
      ADR4 => cortexm0_u_logic_Uaj2z4_26214,
      ADR5 => cortexm0_u_logic_R1w2z4_26161,
      ADR0 => cortexm0_u_logic_G0w2z4_25739,
      ADR3 => cortexm0_u_logic_Trq2z4_26216,
      ADR2 => cortexm0_u_logic_Cam2z4_26217,
      ADR1 => cortexm0_u_logic_Tdp2z4_26215,
      O => cortexm0_u_logic_K9ovx4
    );
  cortexm0_u_logic_Zoy2z4_cortexm0_u_logic_Zoy2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Hwhvx45_5073,
      O => cortexm0_u_logic_Hwhvx45_0
    );
  cortexm0_u_logic_K79vx4_Y99vx4_OR_756_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y91",
      INIT => X"FCFCFCFCFCFCFCFC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Zoy2z4_25998,
      ADR2 => cortexm0_u_logic_Bsy2z4_25709,
      ADR5 => '1',
      O => cortexm0_u_logic_K79vx4_Y99vx4_OR_756_o
    );
  cortexm0_u_logic_Hwhvx45 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y91",
      INIT => X"FFFF0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Hwhvx44_28953,
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Bsy2z4_25709,
      O => cortexm0_u_logic_Hwhvx45_5073
    );
  cortexm0_u_logic_Hwhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y91",
      INIT => X"8FAFCFFFFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hyy2z4_25974,
      ADR4 => cortexm0_u_logic_Qem2z4_25973,
      ADR1 => cortexm0_u_logic_Dvy2z4_25981,
      ADR3 => cortexm0_u_logic_H9i2z4_25943,
      ADR2 => cortexm0_u_logic_Pty2z4_26586,
      ADR5 => cortexm0_u_logic_Nqy2z4_25999,
      O => cortexm0_u_logic_Hwhvx44_28953
    );
  cortexm0_u_logic_J6nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y91",
      INIT => X"FEEEF444F444F444"
    )
    port map (
      ADR0 => cortexm0_u_logic_Scpvx4_25710,
      ADR4 => cortexm0_u_logic_Jhy2z4_25711,
      ADR5 => cortexm0_u_logic_I3y2z4_26193,
      ADR1 => cortexm0_u_logic_Zoy2z4_25998,
      ADR3 => ahbmi_hrdata_14_IBUF_0,
      ADR2 => cortexm0_u_logic_Qbpvx4,
      O => N282
    );
  cortexm0_u_logic_Zoy2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zoy2z4_CLK,
      I => cortexm0_u_logic_J6nvx4_5092,
      O => cortexm0_u_logic_Zoy2z4_25998,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_J6nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y91",
      INIT => X"FFFFFCF0FFFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Enw2z4_27934,
      ADR3 => cortexm0_u_logic_Pfovx4,
      ADR5 => ahbmi_hrdata_30_IBUF_0,
      ADR2 => cortexm0_u_logic_Vapvx4,
      ADR4 => N282,
      O => cortexm0_u_logic_J6nvx4_5092
    );
  cortexm0_u_logic_Ruhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y89",
      INIT => X"FFFFF4F0FFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ruhvx44_27329,
      ADR4 => cortexm0_u_logic_Ruhvx45_28950,
      ADR0 => cortexm0_u_logic_J43wx4,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_O76wx4_0,
      ADR5 => cortexm0_u_logic_V76wx4,
      O => cortexm0_u_logic_Ruhvx46_28951
    );
  cortexm0_u_logic_Ruhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y89",
      INIT => X"FFFFFFFFFEFCEECC"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ruhvx46_28951,
      ADR3 => cortexm0_u_logic_C2yvx4,
      ADR0 => cortexm0_u_logic_Su6wx4,
      ADR4 => cortexm0_u_logic_S9kwx4_Z9kwx4_AND_2880_o,
      ADR2 => cortexm0_u_logic_Ruhvx47_27327,
      ADR1 => cortexm0_u_logic_Ruhvx42_27328,
      O => cortexm0_u_logic_Ruhvx48_27324
    );
  cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o2111 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y89",
      INIT => X"FFFFFFFFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o211
    );
  cortexm0_u_logic_Ruhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y89",
      INIT => X"4CCC4C4C00000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_B73wx4,
      ADR1 => cortexm0_u_logic_Pcyvx4,
      ADR0 => cortexm0_u_logic_Us2wx4_Whgvx4_OR_1317_o,
      ADR4 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Oedwx4,
      ADR2 => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o211,
      O => cortexm0_u_logic_Ruhvx45_28950
    );
  cortexm0_u_logic_B73wx4_cortexm0_u_logic_B73wx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o2_5125,
      O => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o2_0
    );
  cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o2 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y92"
    )
    port map (
      IA => N1611,
      IB => N1612,
      O => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o2_5125,
      SEL => cortexm0_u_logic_Nsk2z4_25835
    );
  cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o2_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y92",
      INIT => X"DDDDDD0DDD00DD00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_B73wx4,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Y6t2z4_26846,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      O => N1611
    );
  cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o2_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y92",
      INIT => X"FCFCFCFCFCFCCCFC"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_B73wx4,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      O => N1612
    );
  cortexm0_u_logic_B73wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y92",
      INIT => X"0000CCCC0000CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      O => cortexm0_u_logic_B73wx4
    );
  cortexm0_u_logic_Kfpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y92",
      INIT => X"FFFFFFFFFFCDFFCC"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ohpvx4,
      ADR1 => cortexm0_u_logic_P6xvx4_W6xvx4_AND_891_o,
      ADR3 => cortexm0_u_logic_Kfpvx43_27180,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_B73wx4,
      O => cortexm0_u_logic_Kfpvx41_26764
    );
  cortexm0_u_logic_Sbxvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y84",
      INIT => X"FFFFFFF4FFFFF4F4"
    )
    port map (
      ADR1 => cortexm0_u_logic_Gtp2z4_27306,
      ADR0 => cortexm0_u_logic_Wyxvx4_Aopvx4_OR_208_o,
      ADR2 => cortexm0_u_logic_Sbxvx45_28943,
      ADR5 => cortexm0_u_logic_Dsqvx4,
      ADR3 => cortexm0_u_logic_Bsy2z4_25709,
      ADR4 => N1479,
      O => cortexm0_u_logic_Sbxvx46_27117
    );
  cortexm0_u_logic_Sbxvx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y84",
      INIT => X"00000000E0A00000"
    )
    port map (
      ADR5 => cortexm0_u_logic_L8t2z4_25926,
      ADR4 => cortexm0_u_logic_Viy2z4_26357,
      ADR2 => cortexm0_u_logic_H9i2z4_25943,
      ADR0 => cortexm0_u_logic_Lxwvx4_0,
      ADR3 => cortexm0_u_logic_Xhxvx4,
      ADR1 => cortexm0_u_logic_Hyy2z4_25974,
      O => N1479
    );
  cortexm0_u_logic_Sbxvx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y84",
      INIT => X"FFFF0000FFFFE0EE"
    )
    port map (
      ADR2 => cortexm0_u_logic_Swy2z4_25978,
      ADR3 => cortexm0_u_logic_Pyxvx4,
      ADR5 => cortexm0_u_logic_Uuewx4,
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      ADR0 => cortexm0_u_logic_Zjwvx4,
      ADR4 => cortexm0_u_logic_U2x2z4_25977,
      O => N1457
    );
  cortexm0_u_logic_Sbxvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y84",
      INIT => X"0F004F44AAAAEEEE"
    )
    port map (
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_Pty2z4_26586,
      ADR4 => N1457,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      O => cortexm0_u_logic_Sbxvx45_28943
    );
  cortexm0_u_logic_Bqcwx4_cortexm0_u_logic_Bqcwx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_P9fwx4,
      O => cortexm0_u_logic_P9fwx4_0
    );
  cortexm0_u_logic_Bqcwx4_cortexm0_u_logic_Bqcwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ppsvx41_pack_3,
      O => cortexm0_u_logic_Ppsvx41_28949
    );
  cortexm0_u_logic_Bqcwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y88",
      INIT => X"FFFFAAFFFFFFAAFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => '1',
      O => cortexm0_u_logic_Bqcwx4
    );
  cortexm0_u_logic_P9fwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y88",
      INIT => X"000F0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Fjewx4,
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_P9fwx4
    );
  cortexm0_u_logic_Gcqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y88",
      INIT => X"FFF0FFF0FFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => '1',
      O => cortexm0_u_logic_Gcqvx4
    );
  cortexm0_u_logic_Ppsvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y88",
      INIT => X"FFFFEE0E"
    )
    port map (
      ADR4 => cortexm0_u_logic_Bqcwx4,
      ADR1 => cortexm0_u_logic_Msyvx4,
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      O => cortexm0_u_logic_Ppsvx41_pack_3
    );
  cortexm0_u_logic_Ppsvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y88",
      INIT => X"C0D0C0C000500000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ppsvx4311,
      ADR5 => cortexm0_u_logic_Ppsvx41_28949,
      ADR1 => cortexm0_u_logic_Ppsvx44_0,
      ADR4 => cortexm0_u_logic_Jf6wx4,
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_C9yvx4,
      O => cortexm0_u_logic_Ppsvx45_27919
    );
  cortexm0_u_logic_Kfpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y88",
      INIT => X"8000A0A000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kyi2z4_26908,
      ADR5 => cortexm0_u_logic_Nbm2z4_25990,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_M3ovx4_Us2wx4_OR_1296_o,
      ADR1 => cortexm0_u_logic_Gcqvx4,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Kfpvx42_26767
    );
  cortexm0_u_logic_Mvhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y87",
      INIT => X"FFFFF5F4FFFFF4F4"
    )
    port map (
      ADR0 => cortexm0_u_logic_A4t2z4_26089,
      ADR1 => cortexm0_u_logic_Mvhvx47_27121,
      ADR5 => cortexm0_u_logic_Swy2z4_25978,
      ADR3 => cortexm0_u_logic_Ltswx4_Qsewx4_AND_3837_o,
      ADR2 => cortexm0_u_logic_Mvhvx46_28946,
      ADR4 => cortexm0_u_logic_Mvhvx42_28948,
      O => cortexm0_u_logic_Mvhvx48_27120
    );
  cortexm0_u_logic_Mvhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y87",
      INIT => X"0000555504000400"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Fjewx4,
      ADR4 => N1555,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_E78wx4,
      ADR1 => cortexm0_u_logic_O76wx4_0,
      O => cortexm0_u_logic_Mvhvx42_28948
    );
  cortexm0_u_logic_Mvhvx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y87",
      INIT => X"FFFFFFFF70005000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Wpywx4_0,
      ADR4 => cortexm0_u_logic_Clewx4,
      ADR1 => cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1099_o,
      ADR5 => cortexm0_u_logic_Mvhvx44_0,
      O => N1587
    );
  cortexm0_u_logic_Mvhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y87",
      INIT => X"F0F0F0F0F0F0F2F0"
    )
    port map (
      ADR2 => N1587,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Jmrwx4_Epxvx4_OR_880_o,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Mvhvx46_28946
    );
  cortexm0_u_logic_U6wvx41_cortexm0_u_logic_U6wvx41_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xviwx4_pack_4,
      O => cortexm0_u_logic_Xviwx4
    );
  cortexm0_u_logic_U6wvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y83",
      INIT => X"CCCDCCCFCCCCCCCF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_L8t2z4_25926,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Sznvx4_F3ovx4_OR_1390_o,
      ADR1 => cortexm0_u_logic_U6wvx414,
      O => cortexm0_u_logic_U6wvx41_28942
    );
  cortexm0_u_logic_U6wvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y83",
      INIT => X"FFFFFFFFFBFFFAFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Q3xvx4_26082,
      ADR2 => cortexm0_u_logic_U6wvx43_0,
      ADR0 => cortexm0_u_logic_U6wvx45_28941,
      ADR4 => cortexm0_u_logic_Uuewx4,
      ADR1 => cortexm0_u_logic_Swy2z4_25978,
      ADR5 => cortexm0_u_logic_U6wvx41_28942,
      O => cortexm0_u_logic_U6wvx46_26081
    );
  cortexm0_u_logic_Qxhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y83",
      INIT => X"0303220003032200"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => '1',
      O => cortexm0_u_logic_Qxhvx415_27275
    );
  cortexm0_u_logic_Xviwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y83",
      INIT => X"FFFFF5F5"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Xviwx4_pack_4
    );
  cortexm0_u_logic_U6wvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y83",
      INIT => X"33223F2F00220F2F"
    )
    port map (
      ADR1 => N1491,
      ADR3 => cortexm0_u_logic_Dvy2z4_25981,
      ADR5 => cortexm0_u_logic_Nywvx4,
      ADR0 => cortexm0_u_logic_Pty2z4_26586,
      ADR4 => cortexm0_u_logic_Sznvx4_F3ovx4_OR_1390_o,
      ADR2 => cortexm0_u_logic_Xviwx4,
      O => cortexm0_u_logic_U6wvx45_28941
    );
  cortexm0_u_logic_Lbiwx4_cortexm0_u_logic_Lbiwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N122,
      O => N122_0
    );
  cortexm0_u_logic_Lbiwx4_cortexm0_u_logic_Lbiwx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ju5wx4_pack_5,
      O => cortexm0_u_logic_Ju5wx4
    );
  cortexm0_u_logic_Lbiwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y85",
      INIT => X"33FF33FF33FF33FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => '1',
      O => cortexm0_u_logic_Lbiwx4
    );
  cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3728_o_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y85",
      INIT => X"CCCC4400"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      O => N122
    );
  cortexm0_u_logic_Qxhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y85",
      INIT => X"0003505300035053"
    )
    port map (
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => '1',
      O => cortexm0_u_logic_Qxhvx48_28148
    );
  cortexm0_u_logic_Ju5wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y85",
      INIT => X"A000A000"
    )
    port map (
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => '1',
      O => cortexm0_u_logic_Ju5wx4_pack_5
    );
  cortexm0_u_logic_Hwhvx423 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y85",
      INIT => X"BBBB0000FFFFCCCF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Ju5wx4,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      O => cortexm0_u_logic_Hwhvx423_27941
    );
  cortexm0_u_logic_Sznvx4_F3ovx4_OR_1390_o_cortexm0_u_logic_Sznvx4_F3ovx4_OR_1390_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qxhvx411_4950,
      O => cortexm0_u_logic_Qxhvx411_0
    );
  cortexm0_u_logic_Sznvx4_F3ovx4_OR_1390_o_cortexm0_u_logic_Sznvx4_F3ovx4_OR_1390_o_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_K6yvx48_4958,
      O => cortexm0_u_logic_K6yvx48_0
    );
  cortexm0_u_logic_Qxhvx411 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y86"
    )
    port map (
      IA => N1635,
      IB => N1636,
      O => cortexm0_u_logic_Qxhvx411_4950,
      SEL => cortexm0_u_logic_Tki2z4_25751
    );
  cortexm0_u_logic_Qxhvx411_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y86",
      INIT => X"ABABABABFFABABAB"
    )
    port map (
      ADR0 => cortexm0_u_logic_Agbwx4_0,
      ADR5 => cortexm0_u_logic_T93wx4,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Sznvx4_F3ovx4_OR_1390_o,
      ADR1 => cortexm0_u_logic_Us2wx4_Nggvx4_OR_1313_o,
      O => N1635
    );
  cortexm0_u_logic_Qxhvx411_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y86",
      INIT => X"F0F0F5F5FFF3FFF7"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hyy2z4_25974,
      ADR1 => cortexm0_u_logic_Dthwx4,
      ADR3 => cortexm0_u_logic_U2x2z4_25977,
      ADR0 => cortexm0_u_logic_Sznvx4_F3ovx4_OR_1390_o,
      ADR4 => cortexm0_u_logic_Us2wx4_Nggvx4_OR_1313_o,
      ADR2 => cortexm0_u_logic_Agbwx4_0,
      O => N1636
    );
  cortexm0_u_logic_Sznvx4_F3ovx4_OR_1390_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y86",
      INIT => X"FF3FFF3FFF3FFF3F"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => '1',
      O => cortexm0_u_logic_Sznvx4_F3ovx4_OR_1390_o
    );
  cortexm0_u_logic_K6yvx48 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y86",
      INIT => X"00200000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_Fjewx4,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_K6yvx48_4958
    );
  cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1323_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y90",
      INIT => X"FFFFFFFF3FBF3333"
    )
    port map (
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4721_o2_27272,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Njxvx4,
      ADR1 => cortexm0_u_logic_Bqcwx4,
      ADR5 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      O => N68
    );
  cortexm0_u_logic_F1x2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y90",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_F1x2z4_CLK,
      I => cortexm0_u_logic_Pmhvx4,
      O => cortexm0_u_logic_F1x2z4_28454,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Pmhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y90",
      INIT => X"F4F0FFFF04000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Vaw2z4_26315,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR1 => ahbmi_hrdata_7_IBUF_0,
      ADR5 => cortexm0_u_logic_F1x2z4_28454,
      ADR0 => cortexm0_u_logic_Rbi3z4_27173,
      ADR3 => cortexm0_u_logic_Z7i2z4_26989,
      O => cortexm0_u_logic_Pmhvx4
    );
  cortexm0_u_logic_Xxhvx417_cortexm0_u_logic_Xxhvx417_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N635_pack_4,
      O => N635
    );
  cortexm0_u_logic_Xxhvx417_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y82"
    )
    port map (
      IA => N1335,
      IB => N1336,
      O => N635_pack_4,
      SEL => cortexm0_u_logic_Xxhvx413
    );
  cortexm0_u_logic_Xxhvx417_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y82",
      INIT => X"F0F0AAAAF0F0AABA"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => cortexm0_u_logic_Mvgwx4,
      ADR3 => cortexm0_u_logic_H0kwx4,
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      ADR0 => cortexm0_u_logic_Xxhvx417,
      O => N1335
    );
  cortexm0_u_logic_Xxhvx417_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y82",
      INIT => X"FFFFFFFF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      O => N1336
    );
  cortexm0_u_logic_Xxhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y82",
      INIT => X"C0C0C0C0FFE0E0E0"
    )
    port map (
      ADR5 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Xxhvx411_28076,
      ADR2 => cortexm0_u_logic_Fjewx4,
      ADR0 => cortexm0_u_logic_Zmewx4,
      ADR1 => N1559,
      O => cortexm0_u_logic_Xxhvx417
    );
  cortexm0_u_logic_Mxor_Vz6wx4_xo_0_1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y82",
      INIT => X"AAAAFE02AAAAEE22"
    )
    port map (
      ADR0 => N635,
      ADR1 => cortexm0_u_logic_Xxhvx41_27574,
      ADR2 => cortexm0_u_logic_Xxhvx42_27576,
      ADR5 => cortexm0_u_logic_Bsy2z4_25709,
      ADR4 => cortexm0_u_logic_A4t2z4_26089,
      ADR3 => N636,
      O => N873
    );
  cortexm0_u_logic_O1rvx4_cortexm0_u_logic_O1rvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N471,
      O => N471_0
    );
  cortexm0_u_logic_C2rvx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y102"
    )
    port map (
      IA => N1327,
      IB => N1328,
      O => N471,
      SEL => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277
    );
  cortexm0_u_logic_C2rvx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y102",
      INIT => X"EEAAEFABCC00CF03"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tbuvx4_0,
      ADR4 => cortexm0_u_logic_S0twx4_Z0twx4_AND_3871_o,
      ADR2 => cortexm0_u_logic_Hq1wx4,
      ADR5 => cortexm0_u_logic_Dwl2z4_25743,
      ADR0 => cortexm0_u_logic_O1rvx4,
      ADR3 => cortexm0_u_logic_G0w2z4_25739,
      O => N1327
    );
  cortexm0_u_logic_C2rvx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y102",
      INIT => X"FFFFA2A0A2A0A2A0"
    )
    port map (
      ADR0 => cortexm0_u_logic_G0w2z4_25739,
      ADR3 => cortexm0_u_logic_Mtqvx43_26159,
      ADR1 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6654_o,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => cortexm0_u_logic_Dwl2z4_25743,
      ADR5 => cortexm0_u_logic_O1rvx4,
      O => N1328
    );
  cortexm0_u_logic_O1rvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y102",
      INIT => X"0000000022003000"
    )
    port map (
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => cortexm0_u_logic_Mtqvx4,
      ADR3 => cortexm0_u_logic_Nbm2z4_25990,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_O1rvx4
    );
  cortexm0_u_logic_Mtqvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y102",
      INIT => X"4CCCCCCCCCCCCCCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mtqvx43_26159,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_Y6t2z4_26846,
      O => cortexm0_u_logic_Mtqvx4
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o18_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o18_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Hq1wx4_Pxyvx4_OR_924_o_pack_2,
      O => cortexm0_u_logic_Hq1wx4_Pxyvx4_OR_924_o
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o18 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y96",
      INIT => X"CCCCC000CCCCC888"
    )
    port map (
      ADR1 => cortexm0_u_logic_Hq1wx4_Pxyvx4_OR_924_o,
      ADR4 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o17_28547,
      ADR2 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o16_27885,
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR0 => cortexm0_u_logic_A4t2z4_26089,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o18_28957
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o20 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y96",
      INIT => X"FFFFFFFFF333FF33"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o19_28549,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o18_28957,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o20_28548
    );
  cortexm0_u_logic_Hq1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y96",
      INIT => X"FFFFF0F0FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => '1',
      O => cortexm0_u_logic_Hq1wx4
    );
  cortexm0_u_logic_Hq1wx4_Pxyvx4_OR_924_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y96",
      INIT => X"FFFFFBFB"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Hq1wx4_Pxyvx4_OR_924_o_pack_2
    );
  cortexm0_u_logic_L0mwx4_S0mwx4_AND_3074_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y96",
      INIT => X"0088008000800080"
    )
    port map (
      ADR3 => cortexm0_u_logic_Yu52z4_Fv52z4_OR_1212_o_26837,
      ADR0 => cortexm0_u_logic_I2mwx41,
      ADR1 => cortexm0_u_logic_Lbiwx4,
      ADR2 => cortexm0_u_logic_L0mwx4_S0mwx4_AND_3074_o2_28009,
      ADR5 => cortexm0_u_logic_L0mwx4_S0mwx4_AND_3074_o3_27505,
      ADR4 => cortexm0_u_logic_Hq1wx4,
      O => cortexm0_u_logic_L0mwx4_S0mwx4_AND_3074_o
    );
  cortexm0_u_logic_C6mwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y107",
      INIT => X"000000FF00000032"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ye4wx4,
      ADR1 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o,
      ADR4 => cortexm0_u_logic_Tuvwx4,
      ADR5 => cortexm0_u_logic_C6mwx41_26077,
      ADR0 => cortexm0_u_logic_C6mwx43_26078,
      ADR2 => cortexm0_u_logic_C6mwx42_26079,
      O => cortexm0_u_logic_C6mwx4
    );
  cortexm0_u_logic_C6mwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y107",
      INIT => X"0030003F10101515"
    )
    port map (
      ADR0 => cortexm0_u_logic_X9n2z4_25588,
      ADR3 => cortexm0_u_logic_B1a3z4_25589,
      ADR5 => cortexm0_u_logic_S4pwx4,
      ADR2 => cortexm0_u_logic_E5owx42_26108,
      ADR4 => N951,
      ADR1 => N952,
      O => cortexm0_u_logic_C6mwx42_26079
    );
  cortexm0_u_logic_C6mwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y107",
      INIT => X"0300070303000747"
    )
    port map (
      ADR3 => cortexm0_u_logic_Hzywx4,
      ADR0 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o,
      ADR2 => N691_0,
      ADR1 => cortexm0_u_logic_Ozywx4,
      ADR4 => cortexm0_u_logic_E5owx42_26108,
      ADR5 => N692,
      O => cortexm0_u_logic_C6mwx43_26078
    );
  cortexm0_u_logic_E5owx44_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y107",
      INIT => X"FFFFFFFFFAAAFFEE"
    )
    port map (
      ADR3 => cortexm0_u_logic_Aqp2z4_27216,
      ADR0 => cortexm0_u_logic_Wbk2z4_25585,
      ADR5 => cortexm0_u_logic_S4pwx4,
      ADR4 => cortexm0_u_logic_Vzywx4,
      ADR2 => N947,
      ADR1 => N946,
      O => N692
    );
  N230_N230_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Jcw2z4_5163,
      O => cortexm0_u_logic_Jcw2z4_0
    );
  cortexm0_u_logic_Llnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y94",
      INIT => X"ECEEA0AAECEEA0AA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Vaw2z4_26315,
      ADR2 => cortexm0_u_logic_Rbi3z4_27173,
      ADR3 => cortexm0_u_logic_Z7i2z4_26989,
      ADR1 => cortexm0_u_logic_T1y2z4_27903,
      ADR4 => cortexm0_u_logic_Jhy2z4_25711,
      ADR5 => '1',
      O => N230
    );
  cortexm0_u_logic_Xcovx41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y94",
      INIT => X"F0FFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Rbi3z4_27173,
      ADR3 => cortexm0_u_logic_Z7i2z4_26989,
      ADR1 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_Xcovx4
    );
  cortexm0_u_logic_Jcw2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Bpsvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jcw2z4_CLK,
      I => cortexm0_u_logic_Xcovx4,
      O => cortexm0_u_logic_Jcw2z4_5163,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Vaw2z4_cortexm0_u_logic_Vaw2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bpsvx4,
      O => cortexm0_u_logic_Bpsvx4_0
    );
  cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y95",
      INIT => X"DF0FDFDF00000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_A4t2z4_26089,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o4_0,
      ADR0 => cortexm0_u_logic_W9fwx4,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o5_28956
    );
  cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y95",
      INIT => X"FF005F5FFF004C4C"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o2_0,
      ADR1 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o3_26828,
      ADR5 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o5_28956,
      ADR0 => cortexm0_u_logic_Emi2z4_25916,
      ADR2 => cortexm0_u_logic_Zmewx4,
      O => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o6_28955
    );
  cortexm0_u_logic_Vaw2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y95",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vaw2z4_CLK,
      I => cortexm0_u_logic_Erhvx4,
      O => cortexm0_u_logic_Vaw2z4_26315,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Erhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y95",
      INIT => X"FAF00A00FAF00A00"
    )
    port map (
      ADR1 => '1',
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR0 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o,
      ADR4 => cortexm0_u_logic_Vaw2z4_26315,
      ADR3 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o,
      ADR5 => '1',
      O => cortexm0_u_logic_Erhvx4
    );
  cortexm0_u_logic_Bpsvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y95",
      INIT => X"0F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Vaw2z4_26315,
      ADR3 => '1',
      O => cortexm0_u_logic_Bpsvx4
    );
  cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y95",
      INIT => X"0000000000000200"
    )
    port map (
      ADR1 => cortexm0_u_logic_Clewx4_R5dwx4_AND_5859_o,
      ADR0 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o6_28955,
      ADR5 => cortexm0_u_logic_Hw52z4_Huqvx4_AND_5855_o_0,
      ADR3 => cortexm0_u_logic_Ol6wx4,
      ADR4 => cortexm0_u_logic_Ky5wx4,
      ADR2 => cortexm0_u_logic_Yu52z4_Fv52z4_OR_1212_o_26837,
      O => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o
    );
  cortexm0_u_logic_Sorvx4_cortexm0_u_logic_Sorvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N791,
      O => N791_0
    );
  cortexm0_u_logic_Sorvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y104",
      INIT => X"FF55FF55FF55FF55"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Vaw2z4_26315,
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => '1',
      O => cortexm0_u_logic_Sorvx4
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o10_SW6 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y104",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Lz93z4_25850,
      ADR4 => '1',
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      O => N791
    );
  cortexm0_u_logic_Abovx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y104",
      INIT => X"FF33FF3BFF33FF33"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nbm2z4_25990,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Sorvx4,
      ADR1 => cortexm0_u_logic_Rqywx4,
      ADR0 => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6700_o,
      ADR5 => cortexm0_u_logic_Hlsvx4,
      O => N625
    );
  cortexm0_u_logic_Jvqvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y104",
      INIT => X"FFBFFFFFFFBFFFFF"
    )
    port map (
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Rbi3z4_27173,
      ADR3 => cortexm0_u_logic_Nbm2z4_25990,
      ADR1 => cortexm0_u_logic_Z7i2z4_26989,
      ADR2 => cortexm0_u_logic_Rqywx4,
      ADR4 => N625,
      O => N850
    );
  cortexm0_u_logic_Rblwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y93",
      INIT => X"0300000000000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Jky2z4_26576,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Yzi2z4_26714,
      ADR2 => cortexm0_u_logic_Rxl2z4_26959,
      O => cortexm0_u_logic_Rblwx45_26958
    );
  cortexm0_u_logic_U09wx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y93",
      INIT => X"0000000080000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Yzi2z4_26714,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Pdi2z4_26172,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      O => N534
    );
  cortexm0_u_logic_Qdnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y93",
      INIT => X"FEAEFC0CAEAE0C0C"
    )
    port map (
      ADR2 => cortexm0_u_logic_Scpvx4_25710,
      ADR3 => cortexm0_u_logic_Jhy2z4_25711,
      ADR5 => cortexm0_u_logic_Kyi2z4_26908,
      ADR1 => cortexm0_u_logic_Yzi2z4_26714,
      ADR0 => ahbmi_hrdata_8_IBUF_0,
      ADR4 => cortexm0_u_logic_Qbpvx4,
      O => N294
    );
  cortexm0_u_logic_Yzi2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yzi2z4_CLK,
      I => cortexm0_u_logic_Qdnvx4_5132,
      O => cortexm0_u_logic_Yzi2z4_26714,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qdnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y93",
      INIT => X"FFFFF888FFFFF888"
    )
    port map (
      ADR5 => '1',
      ADR2 => cortexm0_u_logic_Ydw2z4_28507,
      ADR3 => cortexm0_u_logic_Pfovx4,
      ADR1 => ahbmi_hrdata_24_IBUF_0,
      ADR0 => cortexm0_u_logic_Vapvx4,
      ADR4 => N294,
      O => cortexm0_u_logic_Qdnvx4_5132
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y106",
      INIT => X"1121212133333333"
    )
    port map (
      ADR1 => cortexm0_u_logic_K7g3z4_27404,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Tzxwx4,
      ADR4 => cortexm0_u_logic_M6ywx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_L5owx4,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o10_27781
    );
  cortexm0_u_logic_K7g3z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y106",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_K7g3z4_CLK,
      I => cortexm0_u_logic_Rpmvx4,
      O => cortexm0_u_logic_K7g3z4_27404,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Rpmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y106",
      INIT => X"8FFF8F8F88FF8888"
    )
    port map (
      ADR1 => cortexm0_u_logic_Iwh2z4_13_0,
      ADR0 => cortexm0_u_logic_X7tvx4,
      ADR3 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      ADR4 => cortexm0_u_logic_K7g3z4_27404,
      ADR2 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR5 => cortexm0_u_logic_T5g3z4_27778,
      O => cortexm0_u_logic_Rpmvx4
    );
  cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y106",
      INIT => X"FFFFF000FFFFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Tna3z4_27059,
      ADR2 => cortexm0_u_logic_Japwx4,
      ADR3 => cortexm0_u_logic_K3l2z4_25851,
      O => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o
    );
  cortexm0_u_logic_Uei3z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y106",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uei3z4_CLK,
      I => cortexm0_u_logic_Zmmvx4,
      O => cortexm0_u_logic_Uei3z4_27056,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Zmmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y106",
      INIT => X"F444FFFFF444F444"
    )
    port map (
      ADR3 => cortexm0_u_logic_X7tvx4,
      ADR2 => cortexm0_u_logic_Iwh2z4_23_0,
      ADR0 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR5 => cortexm0_u_logic_Uei3z4_27056,
      ADR1 => cortexm0_u_logic_Jca3z4_27057,
      ADR4 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      O => cortexm0_u_logic_Zmmvx4
    );
  cortexm0_u_logic_M9owx4_cortexm0_u_logic_M9owx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F9owx4_pack_2,
      O => cortexm0_u_logic_F9owx4
    );
  cortexm0_u_logic_M9owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y108",
      INIT => X"F5000000F5000000"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Wai2z4_25774,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Ts5wx4,
      ADR0 => cortexm0_u_logic_Lstwx42_25773,
      ADR5 => '1',
      O => cortexm0_u_logic_M9owx4
    );
  cortexm0_u_logic_F9owx41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y108",
      INIT => X"C4C40000"
    )
    port map (
      ADR1 => cortexm0_u_logic_M5tvx4,
      ADR4 => cortexm0_u_logic_Wai2z4_25774,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Lstwx42_25773,
      O => cortexm0_u_logic_F9owx4_pack_2
    );
  cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y108",
      INIT => X"0007070700373737"
    )
    port map (
      ADR5 => cortexm0_u_logic_B7owx4,
      ADR2 => ahbmi_hrdata_18_IBUF_0,
      ADR1 => cortexm0_u_logic_G6owx4,
      ADR0 => cortexm0_u_logic_C9a3z4_26629,
      ADR4 => cortexm0_u_logic_Ipn2z4_26626,
      ADR3 => cortexm0_u_logic_M9owx4,
      O => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o1_26630
    );
  cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o21_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y108",
      INIT => X"FEFCEECCFAF0AA00"
    )
    port map (
      ADR2 => cortexm0_u_logic_She3z4_26066,
      ADR4 => cortexm0_u_logic_I7owx4,
      ADR3 => cortexm0_u_logic_Ble3z4_25775,
      ADR0 => cortexm0_u_logic_M9owx4,
      ADR1 => cortexm0_u_logic_F9owx4,
      ADR5 => cortexm0_u_logic_Lee3z4_27296,
      O => N1282
    );
  N72_N72_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J5vvx4,
      O => cortexm0_u_logic_J5vvx4_0
    );
  cortexm0_u_logic_Ob2wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y97",
      INIT => X"EFFFEFEFEEFFEEEE"
    )
    port map (
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4721_o_0,
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR2 => cortexm0_u_logic_Jhxvx4,
      ADR1 => cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1166_o,
      O => N72
    );
  cortexm0_u_logic_Jhxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y97",
      INIT => X"FAFAFAFAFAFAFAFA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => '1',
      O => cortexm0_u_logic_Jhxvx4
    );
  cortexm0_u_logic_J5vvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y97",
      INIT => X"00F000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_J5vvx4
    );
  cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1166_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y97",
      INIT => X"50DC505050505050"
    )
    port map (
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      O => cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1166_o
    );
  cortexm0_u_logic_Vb2wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y97",
      INIT => X"FFFFF7F3FFFFF5F0"
    )
    port map (
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      ADR1 => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4721_o_0,
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Jhxvx4,
      ADR2 => cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1166_o,
      O => N70
    );
  cortexm0_u_logic_V3o2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y105",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_V3o2z4_CLK,
      I => cortexm0_u_logic_Rbmvx4_5313,
      O => cortexm0_u_logic_V3o2z4_28467,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Rbmvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y105",
      INIT => X"FDFFFFFEF0F0F0F0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kop2z4_25852,
      ADR4 => cortexm0_u_logic_Ffs2z4_25849,
      ADR3 => cortexm0_u_logic_K3l2z4_25851,
      ADR5 => cortexm0_u_logic_V3o2z4_28467,
      ADR1 => N76_0,
      ADR2 => cortexm0_u_logic_Rbmvx42,
      O => cortexm0_u_logic_Rbmvx4_5313
    );
  cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y101",
      INIT => X"50737373FFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o4_28760
    );
  cortexm0_u_logic_U5pwx43_SW2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y117",
      INIT => X"B300B300A380B300"
    )
    port map (
      ADR4 => cortexm0_u_logic_Pcd3z4_26562,
      ADR3 => cortexm0_u_logic_Tb0xx4,
      ADR0 => cortexm0_u_logic_N10xx4,
      ADR1 => cortexm0_u_logic_F40xx4,
      ADR5 => cortexm0_u_logic_Qzzwx4,
      ADR2 => cortexm0_u_logic_Jjuwx4,
      O => N779
    );
  cortexm0_u_logic_U5pwx43_SW2_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y117",
      INIT => X"D0CC008CC0CC00CC"
    )
    port map (
      ADR5 => cortexm0_u_logic_J9d3z4_27509,
      ADR1 => cortexm0_u_logic_Tb0xx4,
      ADR4 => cortexm0_u_logic_N10xx4,
      ADR3 => cortexm0_u_logic_F40xx4,
      ADR0 => cortexm0_u_logic_Qzzwx4,
      ADR2 => cortexm0_u_logic_Jjuwx4,
      O => N780
    );
  cortexm0_u_logic_U5pwx43_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y117",
      INIT => X"A0F500F5A0F500F5"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_N10xx4,
      ADR0 => cortexm0_u_logic_Jjuwx41_26238,
      ADR4 => cortexm0_u_logic_Jjuwx42_26237,
      ADR3 => cortexm0_u_logic_F40xx4,
      O => N456
    );
  cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6611_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y110",
      INIT => X"0000000000000040"
    )
    port map (
      ADR3 => cortexm0_u_logic_Uaj2z4_26214,
      ADR5 => cortexm0_u_logic_Tdp2z4_26215,
      ADR4 => cortexm0_u_logic_G0w2z4_25739,
      ADR1 => cortexm0_u_logic_Trq2z4_26216,
      ADR2 => cortexm0_u_logic_Cam2z4_26217,
      ADR0 => cortexm0_u_logic_R1w2z4_26161,
      O => cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6611_o
    );
  cortexm0_u_logic_Trq2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y110",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Trq2z4_CLK,
      I => cortexm0_u_logic_Pamvx4,
      O => cortexm0_u_logic_Trq2z4_26216,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Pamvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y110",
      INIT => X"CCCCCCCCFE04CCCC"
    )
    port map (
      ADR1 => N668,
      ADR2 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277,
      ADR4 => N30,
      ADR3 => N669_0,
      ADR0 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o,
      ADR5 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_Pamvx4
    );
  cortexm0_u_logic_Uaj2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y110",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uaj2z4_CLK,
      I => cortexm0_u_logic_U9mvx4,
      O => cortexm0_u_logic_Uaj2z4_26214,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_U9mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y110",
      INIT => X"FCFCCCCCFCFCEEFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hq1wx4,
      ADR4 => cortexm0_u_logic_Tbuvx4_0,
      ADR1 => N411_0,
      ADR2 => cortexm0_u_logic_Uaj2z4_26214,
      ADR3 => cortexm0_u_logic_Zluvx43_27877,
      ADR0 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_U9mvx4
    );
  cortexm0_u_logic_R1w2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y110",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_R1w2z4_CLK,
      I => cortexm0_u_logic_Ocnvx4_5449,
      O => cortexm0_u_logic_R1w2z4_26161,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ocnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y110",
      INIT => X"FFFF000075777577"
    )
    port map (
      ADR0 => N439_0,
      ADR1 => cortexm0_u_logic_Hq1wx4,
      ADR5 => cortexm0_u_logic_Tbuvx4_0,
      ADR4 => cortexm0_u_logic_R1w2z4_26161,
      ADR3 => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o3_26992,
      ADR2 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_Ocnvx4_5449
    );
  cortexm0_u_logic_Mmux_A6zwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y116",
      INIT => X"AA00AA33AAFFAA33"
    )
    port map (
      ADR2 => '1',
      ADR0 => N456,
      ADR1 => cortexm0_u_logic_Hdzwx4,
      ADR4 => cortexm0_u_logic_U5pwx42_25933,
      ADR3 => cortexm0_u_logic_U5pwx41_25954,
      ADR5 => N455,
      O => cortexm0_u_logic_A6zwx4
    );
  cortexm0_u_logic_U5pwx43_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y116",
      INIT => X"353505053535F5F5"
    )
    port map (
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Cjuwx4,
      ADR4 => cortexm0_u_logic_K0wwx4,
      ADR5 => N779,
      ADR1 => N780,
      ADR0 => N778,
      O => N455
    );
  cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y111",
      INIT => X"3F003F2A3F003F00"
    )
    port map (
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR0 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o2_28960,
      ADR5 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o3_25804,
      ADR4 => cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1083_o_0,
      ADR2 => cortexm0_u_logic_B7owx4,
      ADR1 => ahbmi_hrdata_6_IBUF_0,
      O => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o4_25802
    );
  cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y111",
      INIT => X"00000F0F5F5F5F5F"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Lns2z4_25767,
      ADR2 => cortexm0_u_logic_Q6l2z4_25768,
      ADR0 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4493_o,
      ADR4 => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4488_o,
      O => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o1_28961
    );
  cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y111",
      INIT => X"FFFF0303135F135F"
    )
    port map (
      ADR5 => cortexm0_u_logic_J6i2z4_25617,
      ADR3 => cortexm0_u_logic_Jxs2z4_25763,
      ADR0 => cortexm0_u_logic_Lhd3z4_25764,
      ADR2 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4493_o,
      ADR1 => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4488_o,
      ADR4 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o1_28961,
      O => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o2_28960
    );
  cortexm0_u_logic_U5pwx43_SW2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y118",
      INIT => X"5070555500005545"
    )
    port map (
      ADR0 => cortexm0_u_logic_B90xx4,
      ADR5 => cortexm0_u_logic_N10xx4,
      ADR3 => cortexm0_u_logic_S00xx4,
      ADR4 => cortexm0_u_logic_F40xx4,
      ADR1 => cortexm0_u_logic_Qzzwx4,
      ADR2 => cortexm0_u_logic_Jjuwx4,
      O => N778
    );
  cortexm0_u_logic_Ayzwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y118",
      INIT => X"F000F00000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Jkc3z4_25936,
      ADR5 => cortexm0_u_logic_F4c3z4_25937,
      ADR3 => cortexm0_u_logic_Ayzwx41_25938,
      O => cortexm0_u_logic_Ayzwx4
    );
  cortexm0_u_logic_Mis2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y118",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mis2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mis2z4_IN,
      O => cortexm0_u_logic_Mis2z4_26038,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_U5pwx41_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y118",
      INIT => X"FF0F3F03FF0F5F05"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pcd3z4_26562,
      ADR1 => cortexm0_u_logic_J9d3z4_27509,
      ADR2 => cortexm0_u_logic_Tb0xx4,
      ADR3 => cortexm0_u_logic_N10xx4,
      ADR4 => cortexm0_u_logic_Jzzwx4,
      ADR5 => cortexm0_u_logic_K0wwx4,
      O => N663
    );
  cortexm0_u_logic_U5pwx43_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y119",
      INIT => X"20FD20F422FF0044"
    )
    port map (
      ADR1 => cortexm0_u_logic_B90xx4,
      ADR3 => cortexm0_u_logic_S00xx4,
      ADR0 => cortexm0_u_logic_F40xx4,
      ADR2 => cortexm0_u_logic_Jzzwx4,
      ADR4 => cortexm0_u_logic_Qzzwx4,
      ADR5 => cortexm0_u_logic_Jjuwx4,
      O => N677
    );
  cortexm0_u_logic_U5pwx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y119",
      INIT => X"0055AAFF0F0F0F0F"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Cjuwx4,
      ADR0 => cortexm0_u_logic_K0wwx4,
      ADR3 => N678,
      ADR4 => N679,
      ADR2 => N677,
      O => N452
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y119",
      INIT => X"FFFAFFF0FFFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Ylc3z4_25934,
      ADR4 => cortexm0_u_logic_X0c3z4_25935,
      ADR3 => cortexm0_u_logic_Ayzwx4,
      ADR2 => cortexm0_u_logic_Jjuwx4,
      ADR5 => cortexm0_u_logic_Ywzwx4_Fxzwx4_AND_4622_o,
      O => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234
    );
  cortexm0_u_logic_Z4l2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y119",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z4l2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Z4l2z4_IN,
      O => cortexm0_u_logic_Z4l2z4_26236,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Ywzwx4_Fxzwx4_AND_4622_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y119",
      INIT => X"0000005500001555"
    )
    port map (
      ADR4 => cortexm0_u_logic_Cjuwx42_26571,
      ADR0 => N435,
      ADR5 => cortexm0_u_logic_K0wwx4,
      ADR2 => cortexm0_u_logic_Vac3z4_26563,
      ADR1 => cortexm0_u_logic_Mcc3z4_26564,
      ADR3 => cortexm0_u_logic_Cjuwx43_26572,
      O => cortexm0_u_logic_Ywzwx4_Fxzwx4_AND_4622_o
    );
  cortexm0_u_logic_E132z4_L132z4_AND_5466_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y109",
      INIT => X"FF77F373BB33F373"
    )
    port map (
      ADR2 => cortexm0_u_logic_Djzvx4,
      ADR4 => cortexm0_u_logic_Qr42z4_26060,
      ADR3 => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o,
      ADR0 => cortexm0_u_logic_Oq42z4,
      ADR5 => cortexm0_u_logic_Wa32z4_Db32z4_AND_5503_o,
      ADR1 => cortexm0_u_logic_Y9t2z4_26059,
      O => cortexm0_u_logic_E132z4_L132z4_AND_5466_o
    );
  cortexm0_u_logic_Mmux_H3ivx419 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y109",
      INIT => X"00A000A000EC00EC"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Hzj2z4_26128,
      ADR1 => cortexm0_u_logic_Pmvvx4,
      ADR5 => cortexm0_u_logic_E132z4_L132z4_AND_5466_o,
      ADR0 => cortexm0_u_logic_Rbmvx42,
      ADR2 => cortexm0_u_logic_S5b3z4_26131,
      O => cortexm0_u_logic_Mmux_H3ivx419_26127
    );
  cortexm0_u_logic_Oytvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y109",
      INIT => X"0000000000000003"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Ara3z4_27414,
      ADR2 => cortexm0_u_logic_Xeo2z4_27415,
      ADR5 => cortexm0_u_logic_W0b3z4_27416,
      ADR3 => cortexm0_u_logic_M2b3z4_27417,
      ADR4 => cortexm0_u_logic_Uei3z4_27056,
      O => cortexm0_u_logic_Oytvx44_27413
    );
  cortexm0_u_logic_S5b3z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y109",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_T5tvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_S5b3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_S5b3z4_IN,
      O => cortexm0_u_logic_S5b3z4_26131,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Rbmvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y109",
      INIT => X"8000000000000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_F2o2z4_27362,
      ADR0 => cortexm0_u_logic_Tna3z4_27059,
      ADR1 => cortexm0_u_logic_Oytvx41_27398,
      ADR2 => cortexm0_u_logic_Oytvx42_27403,
      ADR5 => cortexm0_u_logic_Oytvx43_27409,
      ADR4 => cortexm0_u_logic_Oytvx44_27413,
      O => cortexm0_u_logic_Rbmvx42
    );
  cortexm0_u_logic_Aqp2z4_cortexm0_u_logic_Aqp2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N691,
      O => N691_0
    );
  cortexm0_u_logic_E5owx44_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y114"
    )
    port map (
      IA => N1437,
      IB => N1438,
      O => N691,
      SEL => cortexm0_u_logic_Vzywx4
    );
  cortexm0_u_logic_E5owx44_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y114",
      INIT => X"CFCFDFDFCFCFCFCF"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Aqp2z4_27216,
      ADR5 => cortexm0_u_logic_Qrp2z4_27217,
      ADR2 => cortexm0_u_logic_Hzj2z4_26128,
      ADR4 => N90,
      ADR0 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1437
    );
  cortexm0_u_logic_E5owx44_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y114",
      INIT => X"C4C4E4C48080A080"
    )
    port map (
      ADR2 => cortexm0_u_logic_Aqp2z4_27216,
      ADR4 => cortexm0_u_logic_Qrp2z4_27217,
      ADR0 => cortexm0_u_logic_Hzj2z4_26128,
      ADR5 => cortexm0_u_logic_E5owx43_0,
      ADR3 => N90,
      ADR1 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1438
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y114",
      INIT => X"000FF0FF000FF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => cortexm0_u_logic_R1w2z4_26161,
      ADR3 => cortexm0_u_logic_G8n2z4_26862,
      ADR4 => cortexm0_u_logic_Q6l2z4_25768,
      O => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o4_28962
    );
  cortexm0_u_logic_Aqp2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y114",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_W2uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Aqp2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Aqp2z4_IN,
      O => cortexm0_u_logic_Aqp2z4_27216,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y114",
      INIT => X"ABFFABBBBBFFBBBB"
    )
    port map (
      ADR1 => cortexm0_u_logic_Trq2z4_26216,
      ADR3 => cortexm0_u_logic_Cam2z4_26217,
      ADR2 => cortexm0_u_logic_R1w2z4_26161,
      ADR5 => cortexm0_u_logic_Aqp2z4_27216,
      ADR0 => cortexm0_u_logic_Tdp2z4_26215,
      ADR4 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o4_28962,
      O => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o5
    );
  cortexm0_u_logic_U5pwx43_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y120",
      INIT => X"FFFF150035FF3515"
    )
    port map (
      ADR1 => cortexm0_u_logic_Jzzwx4,
      ADR0 => cortexm0_u_logic_Qzzwx4,
      ADR3 => cortexm0_u_logic_F40xx4,
      ADR2 => cortexm0_u_logic_Jjuwx4,
      ADR5 => cortexm0_u_logic_Hdzwx4,
      ADR4 => cortexm0_u_logic_Kbzwx4,
      O => N659
    );
  cortexm0_u_logic_Mmux_Kbzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y120",
      INIT => X"333300AA3333FFAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => N929,
      ADR0 => cortexm0_u_logic_S00xx4,
      ADR4 => cortexm0_u_logic_Cjuwx42_26571,
      ADR5 => N930,
      ADR3 => cortexm0_u_logic_Cjuwx43_26572,
      O => cortexm0_u_logic_Kbzwx4
    );
  cortexm0_u_logic_Q6l2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y120",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Q6l2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Q6l2z4_IN,
      O => cortexm0_u_logic_Q6l2z4_25768,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Cjuwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y120",
      INIT => X"000F777F0FFF7FFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qfc3z4_26009,
      ADR0 => cortexm0_u_logic_Hub3z4_26011,
      ADR2 => cortexm0_u_logic_B90xx4,
      ADR3 => cortexm0_u_logic_Tb0xx4,
      ADR4 => cortexm0_u_logic_D0wwx4,
      ADR5 => cortexm0_u_logic_S00xx4,
      O => cortexm0_u_logic_Cjuwx43_26572
    );
  cortexm0_u_logic_Mmux_S00xx411 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y120",
      INIT => X"08087F7F0000FFFF"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Lhd3z4_25764,
      ADR2 => cortexm0_u_logic_Fed3z4_26111,
      ADR1 => cortexm0_u_logic_Bec3z4_26008,
      ADR0 => cortexm0_u_logic_Pxb3z4_25856,
      ADR5 => cortexm0_u_logic_D0wwx4_0(2),
      O => cortexm0_u_logic_S00xx4
    );
  cortexm0_u_logic_Cjuwx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y121",
      INIT => X"FF008D8DFF000F0F"
    )
    port map (
      ADR3 => cortexm0_u_logic_J9d3z4_27509,
      ADR1 => cortexm0_u_logic_Pcd3z4_26562,
      ADR5 => cortexm0_u_logic_Mcc3z4_26564,
      ADR0 => cortexm0_u_logic_Vac3z4_26563,
      ADR2 => cortexm0_u_logic_S00xx4,
      ADR4 => cortexm0_u_logic_K0wwx4,
      O => N930
    );
  cortexm0_u_logic_K0wwx4_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y121",
      INIT => X"F7FF51FFFFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_T7d3z4_0,
      ADR0 => cortexm0_u_logic_Zad3z4_26378,
      ADR2 => cortexm0_u_logic_Pcd3z4_26562,
      ADR1 => cortexm0_u_logic_J9d3z4_27509,
      ADR3 => cortexm0_u_logic_Vac3z4_26563,
      ADR5 => cortexm0_u_logic_Mcc3z4_26564,
      O => cortexm0_u_logic_K0wwx4_1(0)
    );
  cortexm0_u_logic_K0wwx4_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y121",
      INIT => X"F0000000F0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => cortexm0_u_logic_Ztc3z4_27364,
      ADR3 => cortexm0_u_logic_Gxk2z4_27365,
      ADR4 => cortexm0_u_logic_K0wwx4_1(0),
      O => cortexm0_u_logic_K0wwx4
    );
  cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y115",
      INIT => X"101130335055F0FF"
    )
    port map (
      ADR2 => cortexm0_u_logic_E0uvx4,
      ADR3 => cortexm0_u_logic_Gcb3z4_27108,
      ADR0 => cortexm0_u_logic_H6tvx4,
      ADR4 => cortexm0_u_logic_J7b3z4_27787,
      ADR5 => cortexm0_u_logic_F4c3z4_25937,
      ADR1 => cortexm0_u_logic_Ts5wx4,
      O => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o4_28964
    );
  cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y115",
      INIT => X"131300FF5F5FFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4493_o,
      ADR0 => cortexm0_u_logic_Pab3z4_26042,
      ADR2 => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4488_o,
      ADR4 => cortexm0_u_logic_J6i2z4_25617,
      ADR1 => cortexm0_u_logic_Xdb3z4_27508,
      ADR3 => cortexm0_u_logic_J9d3z4_27509,
      O => N1441
    );
  cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y115",
      INIT => X"02000A002200AA00"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o4_28964,
      ADR1 => cortexm0_u_logic_M5tvx4,
      ADR4 => cortexm0_u_logic_Jkc3z4_25936,
      ADR5 => cortexm0_u_logic_Z8b3z4_27406,
      ADR2 => cortexm0_u_logic_Japwx4,
      ADR3 => N1441,
      O => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o5_28963
    );
  cortexm0_u_logic_J7b3z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y115",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_J7b3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_J7b3z4_IN,
      O => cortexm0_u_logic_J7b3z4_27787,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y115",
      INIT => X"55551151FFFF33F3"
    )
    port map (
      ADR5 => cortexm0_u_logic_B7owx4,
      ADR0 => ahbmi_hrdata_30_IBUF_0,
      ADR2 => cortexm0_u_logic_Lstwx42_25773,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Wai2z4_25774,
      ADR4 => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o5_28963,
      O => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o6_27788
    );
  cortexm0_u_logic_Jkc3z4_cortexm0_u_logic_Jkc3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N46,
      O => N46_0
    );
  cortexm0_u_logic_D1ivx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y122",
      INIT => X"3A3AAAAA3A3AAAAA"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_F4c3z4_25937,
      ADR2 => cortexm0_u_logic_Ts5wx4,
      ADR4 => cortexm0_u_logic_K3l2z4_25851,
      ADR1 => cortexm0_u_logic_J6i2z4_25617,
      ADR5 => '1',
      O => N44
    );
  cortexm0_u_logic_T2ivx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y122",
      INIT => X"3F30FF00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Gxk2z4_27365,
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Ts5wx4,
      ADR4 => cortexm0_u_logic_K3l2z4_25851,
      ADR1 => cortexm0_u_logic_J6i2z4_25617,
      O => N46
    );
  cortexm0_u_logic_Jkc3z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y122",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jkc3z4_CLK,
      I => cortexm0_u_logic_N1nvx4,
      O => cortexm0_u_logic_Jkc3z4_25936,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_N1nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y122",
      INIT => X"F7FFFFFF00080000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Y9t2z4_26059,
      ADR1 => cortexm0_u_logic_M5tvx4,
      ADR0 => cortexm0_u_logic_K3l2z4_25851,
      ADR5 => cortexm0_u_logic_Jkc3z4_25936,
      ADR2 => cortexm0_u_logic_Uvzvx4,
      ADR3 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_N1nvx4
    );
  cortexm0_u_logic_Jky2z4_cortexm0_u_logic_Jky2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Jvxvx4,
      O => cortexm0_u_logic_Jvxvx4_0
    );
  cortexm0_u_logic_Vwhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y86",
      INIT => X"AA00AA00AA00AA0C"
    )
    port map (
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Jky2z4_26576,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      O => cortexm0_u_logic_Vwhvx410_28794
    );
  cortexm0_u_logic_Hyewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y86",
      INIT => X"0000010100000101"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Yzi2z4_26714,
      ADR1 => cortexm0_u_logic_Rxl2z4_26959,
      ADR4 => cortexm0_u_logic_Viy2z4_26357,
      ADR2 => cortexm0_u_logic_Jky2z4_26576,
      ADR5 => '1',
      O => cortexm0_u_logic_Hyewx4
    );
  cortexm0_u_logic_Mxor_Jvxvx4_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y86",
      INIT => X"177E7EE8"
    )
    port map (
      ADR3 => cortexm0_u_logic_Xly2z4_25996,
      ADR0 => cortexm0_u_logic_Yzi2z4_26714,
      ADR1 => cortexm0_u_logic_Rxl2z4_26959,
      ADR4 => cortexm0_u_logic_Viy2z4_26357,
      ADR2 => cortexm0_u_logic_Jky2z4_26576,
      O => cortexm0_u_logic_Jvxvx4
    );
  cortexm0_u_logic_E7nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y86",
      INIT => X"FECEFA0ACECE0A0A"
    )
    port map (
      ADR2 => cortexm0_u_logic_Scpvx4_25710,
      ADR5 => cortexm0_u_logic_Jhy2z4_25711,
      ADR3 => cortexm0_u_logic_Gtp2z4_27306,
      ADR0 => cortexm0_u_logic_Jky2z4_26576,
      ADR1 => ahbmi_hrdata_11_IBUF_0,
      ADR4 => cortexm0_u_logic_Qbpvx4,
      O => N288
    );
  cortexm0_u_logic_Jky2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y86",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jky2z4_CLK,
      I => cortexm0_u_logic_E7nvx4_5863,
      O => cortexm0_u_logic_Jky2z4_26576,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_E7nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y86",
      INIT => X"FFFFFAAAFFFFF000"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Oiw2z4_27304,
      ADR2 => cortexm0_u_logic_Pfovx4,
      ADR0 => ahbmi_hrdata_27_IBUF_0,
      ADR5 => cortexm0_u_logic_Vapvx4,
      ADR4 => N288,
      O => cortexm0_u_logic_E7nvx4_5863
    );
  cortexm0_u_logic_Yuhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y80",
      INIT => X"2F0F2F0F2F0F7F3F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nqy2z4_25999,
      ADR0 => cortexm0_u_logic_Pty2z4_26586,
      ADR1 => cortexm0_u_logic_Bsy2z4_25709,
      ADR5 => cortexm0_u_logic_Zoy2z4_25998,
      ADR4 => cortexm0_u_logic_Dvy2z4_25981,
      ADR2 => cortexm0_u_logic_H9i2z4_25943,
      O => cortexm0_u_logic_Yuhvx42_28968
    );
  cortexm0_u_logic_Yuhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y80",
      INIT => X"0F050F050F040F00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qdj2z4_26090,
      ADR0 => cortexm0_u_logic_Swy2z4_25978,
      ADR5 => cortexm0_u_logic_Yuhvx43_28967,
      ADR1 => cortexm0_u_logic_Yuhvx44_0,
      ADR4 => cortexm0_u_logic_Yuhvx45_27568,
      ADR3 => cortexm0_u_logic_Yuhvx41_27565,
      O => cortexm0_u_logic_Yuhvx46_27566
    );
  cortexm0_u_logic_Yuhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y80",
      INIT => X"0000545400005444"
    )
    port map (
      ADR4 => cortexm0_u_logic_Iufwx4,
      ADR0 => cortexm0_u_logic_Qem2z4_25973,
      ADR2 => cortexm0_u_logic_Dvy2z4_25981,
      ADR3 => cortexm0_u_logic_Ugewx4,
      ADR5 => cortexm0_u_logic_Bsy2z4_25709,
      ADR1 => cortexm0_u_logic_Yuhvx42_28968,
      O => cortexm0_u_logic_Yuhvx43_28967
    );
  cortexm0_u_logic_Mvgwx4_cortexm0_u_logic_Mvgwx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1589,
      O => N1589_0
    );
  cortexm0_u_logic_Mvgwx4_cortexm0_u_logic_Mvgwx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ggswx42_5804,
      O => cortexm0_u_logic_Ggswx42_0
    );
  cortexm0_u_logic_Mvgwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y84",
      INIT => X"EEEEEEEEEEEEEEEE"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_A4t2z4_26089,
      ADR5 => '1',
      O => cortexm0_u_logic_Mvgwx4
    );
  cortexm0_u_logic_Hwhvx431_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y84",
      INIT => X"FF33F500"
    )
    port map (
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_Fjewx4,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_A4t2z4_26089,
      O => N1589
    );
  cortexm0_u_logic_Owhvx426 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y84",
      INIT => X"3030000031300000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR2 => cortexm0_u_logic_Clewx4_R5dwx4_AND_5859_o,
      ADR0 => cortexm0_u_logic_Fscwx4,
      ADR3 => cortexm0_u_logic_C9yvx4,
      ADR5 => cortexm0_u_logic_Mvgwx4,
      O => cortexm0_u_logic_Owhvx426_28161
    );
  cortexm0_u_logic_C9yvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y84",
      INIT => X"0000000F0000000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => '1',
      O => cortexm0_u_logic_C9yvx4
    );
  cortexm0_u_logic_Ggswx42 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y84",
      INIT => X"0000C0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_K1z2z4_26482,
      ADR4 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => '1',
      O => cortexm0_u_logic_Ggswx42_5804
    );
  cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3728_o : X_LUT6
    generic map(
      LOC => "SLICE_X7Y84",
      INIT => X"00000000FDA8FDFD"
    )
    port map (
      ADR5 => N122_0,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Xviwx4,
      ADR1 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_C9yvx4,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      O => cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3728_o_26622
    );
  cortexm0_u_logic_Hwhvx412_cortexm0_u_logic_Hwhvx412_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_U6wvx43_5881,
      O => cortexm0_u_logic_U6wvx43_0
    );
  cortexm0_u_logic_Hwhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y87",
      INIT => X"AAAAABAAAAAAAAAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hwhvx411_28725,
      ADR5 => cortexm0_u_logic_Fjewx4,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Wt2wx4,
      ADR4 => cortexm0_u_logic_Fscwx4,
      O => cortexm0_u_logic_Hwhvx412_28726
    );
  cortexm0_u_logic_Fscwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y87",
      INIT => X"AAAAFFFFAAAAFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => '1',
      O => cortexm0_u_logic_Fscwx4
    );
  cortexm0_u_logic_U6wvx43 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y87",
      INIT => X"FF40FF00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qdj2z4_26090,
      ADR2 => cortexm0_u_logic_Gv6wx4,
      ADR3 => cortexm0_u_logic_U6wvx42_28974,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      O => cortexm0_u_logic_U6wvx43_5881
    );
  cortexm0_u_logic_U6wvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y87",
      INIT => X"F0F020E000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_H9i2z4_25943,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Qdj2z4_26090,
      ADR1 => cortexm0_u_logic_Swy2z4_25978,
      ADR0 => cortexm0_u_logic_Hyy2z4_25974,
      ADR3 => cortexm0_u_logic_U2x2z4_25977,
      O => cortexm0_u_logic_U6wvx42_28974
    );
  cortexm0_u_logic_Ushvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y87",
      INIT => X"0002FFFF00020002"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Fscwx4,
      ADR4 => cortexm0_u_logic_A4t2z4_26089,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Ushvx43_26087
    );
  cortexm0_u_logic_Yuhvx415_cortexm0_u_logic_Yuhvx415_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3812_o_pack_5,
      O => cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3812_o
    );
  cortexm0_u_logic_Yuhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y89",
      INIT => X"B000300000000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Yuhvx415_28977
    );
  cortexm0_u_logic_Rvb2z4_M66wx4_AND_6649_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y89",
      INIT => X"0000080000000800"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => '1',
      O => cortexm0_u_logic_Rvb2z4_M66wx4_AND_6649_o
    );
  cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3812_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y89",
      INIT => X"00880000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR2 => '1',
      O => cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3812_o_pack_5
    );
  cortexm0_u_logic_Yuhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y89",
      INIT => X"FFCCFFCFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Yuhvx415_28977,
      ADR2 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Njxvx4,
      ADR5 => cortexm0_u_logic_H2xvx4,
      ADR3 => cortexm0_u_logic_Rvb2z4_M66wx4_AND_6649_o,
      O => cortexm0_u_logic_Yuhvx416_28976
    );
  cortexm0_u_logic_Yuhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y89",
      INIT => X"FFFFFFCDFFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6654_o,
      ADR4 => cortexm0_u_logic_Yuhvx416_28976,
      ADR1 => cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3812_o,
      ADR5 => cortexm0_u_logic_SF510,
      ADR2 => cortexm0_u_logic_Msyvx4,
      ADR0 => cortexm0_u_logic_Bswvx4,
      O => cortexm0_u_logic_Yuhvx417_28820
    );
  cortexm0_u_logic_Qxhvx413_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y85",
      INIT => X"FFFFFFFFFFFFFFF8"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qxhvx47_28970,
      ADR5 => cortexm0_u_logic_Qxhvx48_28148,
      ADR4 => cortexm0_u_logic_Qxhvx411_0,
      ADR3 => cortexm0_u_logic_Qxhvx412_28059,
      ADR1 => cortexm0_u_logic_Bsy2z4_25709,
      ADR0 => cortexm0_u_logic_Lxwvx4_0,
      O => N1571
    );
  cortexm0_u_logic_Qxhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y85",
      INIT => X"FFFFFFFF00880F88"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Bqcwx4,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Ju5wx4,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => N1571,
      O => cortexm0_u_logic_Qxhvx413_28369
    );
  cortexm0_u_logic_Qxhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y85",
      INIT => X"FFFFFFFFFFBFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Abgwx4,
      ADR5 => cortexm0_u_logic_H9i2z4_25943,
      ADR0 => cortexm0_u_logic_Nqy2z4_25999,
      ADR1 => cortexm0_u_logic_Lny2z4_25997,
      ADR4 => cortexm0_u_logic_Qem2z4_25973,
      ADR2 => cortexm0_u_logic_K79vx4_Y99vx4_OR_756_o,
      O => cortexm0_u_logic_Qxhvx45_28971
    );
  cortexm0_u_logic_Qxhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y85",
      INIT => X"AAAF888F000F000F"
    )
    port map (
      ADR0 => cortexm0_u_logic_U2x2z4_25977,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_Qxhvx46_27348,
      ADR4 => cortexm0_u_logic_Qxhvx45_28971,
      ADR3 => cortexm0_u_logic_Jf6wx4,
      ADR2 => cortexm0_u_logic_Msyvx4,
      O => cortexm0_u_logic_Qxhvx47_28970
    );
  cortexm0_u_logic_U6wvx414_cortexm0_u_logic_U6wvx414_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uuewx4_pack_2,
      O => cortexm0_u_logic_Uuewx4
    );
  cortexm0_u_logic_U6wvx4141 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y83",
      INIT => X"0000030000000300"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_H9i2z4_25943,
      ADR4 => cortexm0_u_logic_Qem2z4_25973,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_Qdj2z4_26090,
      ADR5 => '1',
      O => cortexm0_u_logic_U6wvx414
    );
  cortexm0_u_logic_Uuewx41 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y83",
      INIT => X"F0000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_H9i2z4_25943,
      ADR4 => cortexm0_u_logic_Qem2z4_25973,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => '1',
      O => cortexm0_u_logic_Uuewx4_pack_2
    );
  cortexm0_u_logic_Qxhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y83",
      INIT => X"F000F555F000FDDD"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Jf6wx4,
      ADR1 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Uuewx4,
      ADR2 => cortexm0_u_logic_Swy2z4_25978,
      O => cortexm0_u_logic_Qxhvx412_28059
    );
  cortexm0_u_logic_Rfpvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y83",
      INIT => X"FFFFFFFFFFFFFFEA"
    )
    port map (
      ADR3 => cortexm0_u_logic_He6wx4_C9yvx4_AND_1656_o,
      ADR4 => N1579,
      ADR5 => cortexm0_u_logic_Rfpvx41_27047,
      ADR0 => cortexm0_u_logic_Rfpvx42_27983,
      ADR2 => cortexm0_u_logic_Dvy2z4_25981,
      ADR1 => cortexm0_u_logic_U6wvx414,
      O => cortexm0_u_logic_Rfpvx45_28058
    );
  cortexm0_u_logic_W5yvx4_Mcgvx4_OR_678_o_cortexm0_u_logic_W5yvx4_Mcgvx4_OR_678_o_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1495,
      O => N1495_0
    );
  cortexm0_u_logic_W5yvx4_Mcgvx4_OR_678_o_cortexm0_u_logic_W5yvx4_Mcgvx4_OR_678_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xp3wx4_pack_6,
      O => cortexm0_u_logic_Xp3wx4
    );
  cortexm0_u_logic_W5yvx4_Mcgvx4_OR_678_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y88",
      INIT => X"AAAAFFFFAAAAFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => '1',
      O => cortexm0_u_logic_W5yvx4_Mcgvx4_OR_678_o
    );
  cortexm0_u_logic_Fvhvx48_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y88",
      INIT => X"FF00EFEF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      O => N1495
    );
  cortexm0_u_logic_Mvhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y88",
      INIT => X"0155010155555555"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bqcwx4,
      ADR4 => cortexm0_u_logic_X77wx4,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Xp3wx4,
      ADR2 => cortexm0_u_logic_Z2dwx4,
      ADR1 => cortexm0_u_logic_Msyvx4,
      O => cortexm0_u_logic_Mvhvx410_28750
    );
  cortexm0_u_logic_Xxhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y88",
      INIT => X"55557F5555557F55"
    )
    port map (
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Qmkwx4,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => '1',
      O => cortexm0_u_logic_Xxhvx415
    );
  cortexm0_u_logic_Xp3wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y88",
      INIT => X"FFFFAAFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Xp3wx4_pack_6
    );
  cortexm0_u_logic_Xxhvx416_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y88",
      INIT => X"3030000010000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_B73wx4,
      ADR4 => cortexm0_u_logic_Xxhvx415,
      ADR0 => cortexm0_u_logic_A4t2z4_26089,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      O => N1559
    );
  cortexm0_u_logic_Xxhvx41_cortexm0_u_logic_Xxhvx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1505_pack_4,
      O => N1505
    );
  cortexm0_u_logic_Xxhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y82",
      INIT => X"0000000000010000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_L8t2z4_25926,
      ADR4 => cortexm0_u_logic_Fjewx4,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Xxhvx41_27574
    );
  cortexm0_u_logic_Xxhvx417_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y82",
      INIT => X"AAAAFFFFAAAAFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => '1',
      O => N636
    );
  cortexm0_u_logic_Ruhvx44_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y82",
      INIT => X"FFF5FFF5"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Dvy2z4_25981,
      ADR3 => cortexm0_u_logic_Bsy2z4_25709,
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      O => N1505_pack_4
    );
  cortexm0_u_logic_Mxor_Vz6wx4_xo_0_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y82",
      INIT => X"AAAAEE22AAAAFE02"
    )
    port map (
      ADR0 => N635,
      ADR1 => cortexm0_u_logic_Xxhvx41_27574,
      ADR5 => cortexm0_u_logic_Bsy2z4_25709,
      ADR2 => cortexm0_u_logic_Xxhvx42_27576,
      ADR4 => cortexm0_u_logic_A4t2z4_26089,
      ADR3 => N636,
      O => N872
    );
  cortexm0_u_logic_Ruhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y82",
      INIT => X"0000007000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Gh6wx4,
      ADR5 => cortexm0_u_logic_Qem2z4_25973,
      ADR4 => cortexm0_u_logic_Swy2z4_25978,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR0 => cortexm0_u_logic_Iufwx4,
      ADR1 => N1505,
      O => cortexm0_u_logic_Ruhvx44_27329
    );
  cortexm0_u_logic_Chxvx4_cortexm0_u_logic_Chxvx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N439,
      O => N439_0
    );
  cortexm0_u_logic_Chxvx4_cortexm0_u_logic_Chxvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1585_pack_5,
      O => N1585
    );
  cortexm0_u_logic_Chxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y90",
      INIT => X"FFFFF0FFFFFFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => '1',
      O => cortexm0_u_logic_Chxvx4
    );
  cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o4_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y90",
      INIT => X"77F77FFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kyi2z4_26908,
      ADR0 => cortexm0_u_logic_Nbm2z4_25990,
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      O => N439
    );
  cortexm0_u_logic_R3mwx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y90",
      INIT => X"FFFBFFFBFFFBFFFB"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => '1',
      O => N1517
    );
  cortexm0_u_logic_Ruhvx410_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y90",
      INIT => X"00000101"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      O => N1585_pack_5
    );
  cortexm0_u_logic_Ruhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y90",
      INIT => X"FFFF000000020000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fjewx4,
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Xp3wx4,
      ADR0 => cortexm0_u_logic_Clewx4,
      ADR2 => cortexm0_u_logic_Qmkwx4,
      ADR5 => cortexm0_u_logic_Ruhvx410_28978,
      O => cortexm0_u_logic_Ruhvx411_28367
    );
  cortexm0_u_logic_Ruhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y90",
      INIT => X"8F880F008F885F00"
    )
    port map (
      ADR3 => cortexm0_u_logic_O76wx4_0,
      ADR2 => cortexm0_u_logic_Chxvx4,
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => N1585,
      O => cortexm0_u_logic_Ruhvx410_28978
    );
  cortexm0_u_logic_Hwhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y81",
      INIT => X"0000222A0000AAAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Jhxvx4,
      ADR1 => cortexm0_u_logic_J43wx4,
      ADR5 => cortexm0_u_logic_Ndhwx421,
      ADR3 => cortexm0_u_logic_Z2dwx4,
      ADR2 => cortexm0_u_logic_Msyvx4,
      O => cortexm0_u_logic_Hwhvx416_26936
    );
  cortexm0_u_logic_Ndhwx4211 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y81",
      INIT => X"FF8FFFFFFFAFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Ndhwx421
    );
  cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y101",
      INIT => X"BBFFFFFF000FCCCF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      O => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o1_28983
    );
  cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y101",
      INIT => X"02020A02AAAAAAAA"
    )
    port map (
      ADR2 => cortexm0_u_logic_Emi2z4_25916,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o2_28985
    );
  cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y101",
      INIT => X"FF00FF3BFF00FF00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o2_28985,
      O => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o3_28984
    );
  cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y101",
      INIT => X"0F0F0D050F0F0C00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o1_28983,
      ADR5 => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o4_28760,
      ADR2 => cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4712_o,
      ADR4 => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o3_28984,
      O => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o
    );
  cortexm0_u_logic_Ppsvx46_cortexm0_u_logic_Ppsvx46_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Wpywx4,
      O => cortexm0_u_logic_Wpywx4_0
    );
  cortexm0_u_logic_Ppsvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y91",
      INIT => X"0000000000000001"
    )
    port map (
      ADR3 => cortexm0_u_logic_Twb2z4_M66wx4_AND_6656_o,
      ADR1 => cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6660_o,
      ADR4 => cortexm0_u_logic_Rvb2z4_M66wx4_AND_6649_o,
      ADR5 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6654_o,
      ADR2 => cortexm0_u_logic_Yvb2z4_Fwb2z4_AND_6651_o,
      ADR0 => cortexm0_u_logic_V6swx4_Pcyvx4_AND_6855_o,
      O => cortexm0_u_logic_Ppsvx46_28980
    );
  cortexm0_u_logic_Ppsvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y91",
      INIT => X"FFCCFFCC00000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Ppsvx46_28980,
      ADR1 => cortexm0_u_logic_Ppsvx48_27286,
      ADR3 => cortexm0_u_logic_Ppsvx49_27287,
      O => cortexm0_u_logic_Ppsvx410_27285
    );
  cortexm0_u_logic_Wt2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y91",
      INIT => X"F0FFF0FFF0FFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR5 => '1',
      O => cortexm0_u_logic_Wt2wx4
    );
  cortexm0_u_logic_Wpywx41 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y91",
      INIT => X"FFFEFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_L8t2z4_25926,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      O => cortexm0_u_logic_Wpywx4
    );
  cortexm0_u_logic_Yvb2z4_Fwb2z4_AND_6651_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y91",
      INIT => X"0000000000002000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Wt2wx4,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Yvb2z4_Fwb2z4_AND_6651_o
    );
  cortexm0_u_logic_Gqw2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gqw2z4_CLK,
      I => cortexm0_u_logic_Mohvx4,
      O => cortexm0_u_logic_Gqw2z4_25705,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mohvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y92",
      INIT => X"F0F8FFFF00080000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Vaw2z4_26315,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR0 => ahbmi_hrdata_0_IBUF_0,
      ADR5 => cortexm0_u_logic_Gqw2z4_25705,
      ADR3 => cortexm0_u_logic_Rbi3z4_27173,
      ADR1 => cortexm0_u_logic_Z7i2z4_26989,
      O => cortexm0_u_logic_Mohvx4
    );
  cortexm0_u_logic_Xxhvx411_cortexm0_u_logic_Xxhvx411_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kfpvx43_pack_9,
      O => cortexm0_u_logic_Kfpvx43_27180
    );
  cortexm0_u_logic_Xxhvx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y96",
      INIT => X"0000010100000101"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => '1',
      O => cortexm0_u_logic_Xxhvx411_28076
    );
  cortexm0_u_logic_Kfpvx431 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y96",
      INIT => X"00000100"
    )
    port map (
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Kfpvx43_pack_9
    );
  cortexm0_u_logic_Lyhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y96",
      INIT => X"FFFFFFFFF0FDF0FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_G9w2z4_26760,
      ADR0 => cortexm0_u_logic_R0t2z4_27174,
      ADR4 => cortexm0_u_logic_G7x2z4_27175,
      ADR2 => cortexm0_u_logic_Fjewx4,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      O => cortexm0_u_logic_Lyhvx42_28982
    );
  cortexm0_u_logic_Lyhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y96",
      INIT => X"A0A0A0A0A2A0A0A0"
    )
    port map (
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Lyhvx42_28982,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Lyhvx41_27181,
      O => cortexm0_u_logic_Lyhvx43_28981
    );
  cortexm0_u_logic_Lyhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y96",
      INIT => X"5555550155555500"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Lyhvx43_28981,
      ADR5 => cortexm0_u_logic_Clewx4,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Kfpvx43_27180,
      O => cortexm0_u_logic_Lyhvx44_27178
    );
  cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3969_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y102",
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      ADR5 => cortexm0_u_logic_B7owx4,
      ADR2 => ahbmi_hrdata_11_IBUF_0,
      ADR0 => cortexm0_u_logic_I7owx4,
      ADR3 => cortexm0_u_logic_Jpa3z4_26965,
      ADR1 => cortexm0_u_logic_G6owx4,
      ADR4 => cortexm0_u_logic_L8m2z4_26966,
      O => N164
    );
  cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3560_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y104",
      INIT => X"CAFFCAF0CA0FCA00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Zkuwx4,
      ADR0 => cortexm0_u_logic_H2wwx4,
      ADR1 => cortexm0_u_logic_Pjqwx4,
      ADR5 => cortexm0_u_logic_Ai9wx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3560_o
    );
  cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o5_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y104",
      INIT => X"AAAA0000EEAACC00"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Zva3z4_26413,
      ADR1 => cortexm0_u_logic_L5owx4,
      ADR4 => cortexm0_u_logic_I7owx4,
      ADR5 => cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3560_o,
      ADR3 => cortexm0_u_logic_Oldwx4,
      O => N1523
    );
  cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y104",
      INIT => X"03030000ABABAAAB"
    )
    port map (
      ADR2 => cortexm0_u_logic_C9a3z4_26629,
      ADR3 => cortexm0_u_logic_M9owx4,
      ADR1 => cortexm0_u_logic_B7owx4,
      ADR0 => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o1_26630,
      ADR5 => N1181,
      ADR4 => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o6_28987,
      O => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o
    );
  cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y104",
      INIT => X"0000131300000013"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nnc3z4_26625,
      ADR4 => cortexm0_u_logic_Ipn2z4_26626,
      ADR2 => cortexm0_u_logic_F9owx4,
      ADR3 => cortexm0_u_logic_Bzowx4,
      ADR5 => cortexm0_u_logic_Mydwx4,
      ADR1 => N1523,
      O => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o6_28987
    );
  cortexm0_u_logic_Lcowx4_Yw7wx4_OR_1004_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y103",
      INIT => X"0AAAFFFFF555FFFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR5 => cortexm0_u_logic_Tzxwx4,
      ADR2 => cortexm0_u_logic_Y5ywx4,
      ADR3 => cortexm0_u_logic_M6ywx4,
      ADR4 => cortexm0_u_logic_L5owx4,
      O => cortexm0_u_logic_Lcowx4_Yw7wx4_OR_1004_o
    );
  cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y103",
      INIT => X"0707777707007700"
    )
    port map (
      ADR0 => cortexm0_u_logic_I7owx4,
      ADR1 => cortexm0_u_logic_Zva3z4_26413,
      ADR4 => cortexm0_u_logic_F9owx4,
      ADR2 => cortexm0_u_logic_Nnc3z4_26625,
      ADR3 => cortexm0_u_logic_Lcowx4_Yw7wx4_OR_1004_o,
      ADR5 => cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3560_o,
      O => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o2
    );
  cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y103",
      INIT => X"3300FFFF3300FFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Bzowx4,
      ADR1 => cortexm0_u_logic_Mydwx4,
      ADR4 => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o2,
      O => N1181
    );
  cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3919_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y94",
      INIT => X"0000000080880000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Vssvx4,
      ADR4 => cortexm0_u_logic_Wai2z4_25774,
      ADR0 => ahbmi_hrdata_1_IBUF_0,
      ADR5 => cortexm0_u_logic_Ffs2z4_25849,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Lstwx42_25773,
      O => N168
    );
  cortexm0_u_logic_Qlw2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y94",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qlw2z4_CLK,
      I => cortexm0_u_logic_Hphvx4,
      O => cortexm0_u_logic_Qlw2z4_28503,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hphvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y94",
      INIT => X"BAAAFFFF10000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Vaw2z4_26315,
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR3 => ahbmi_hrdata_13_IBUF_0,
      ADR5 => cortexm0_u_logic_Qlw2z4_28503,
      ADR1 => cortexm0_u_logic_Rbi3z4_27173,
      ADR2 => cortexm0_u_logic_Z7i2z4_26989,
      O => cortexm0_u_logic_Hphvx4
    );
  cortexm0_u_logic_Cma3z4_cortexm0_u_logic_Cma3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1227_pack_5,
      O => N1227
    );
  cortexm0_u_logic_H4uwx4_O4uwx4_AND_4015_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y106",
      INIT => X"FFF8F8F8FF888888"
    )
    port map (
      ADR2 => cortexm0_u_logic_B7owx4,
      ADR5 => ahbmi_hrdata_13_IBUF_0,
      ADR1 => cortexm0_u_logic_I7owx4,
      ADR0 => cortexm0_u_logic_Ogo2z4_26542,
      ADR4 => cortexm0_u_logic_G6owx4,
      ADR3 => cortexm0_u_logic_Ieh3z4_26543,
      O => N152
    );
  cortexm0_u_logic_G6owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y106",
      INIT => X"C4C40000C4C40000"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Wai2z4_25774,
      ADR1 => cortexm0_u_logic_H6tvx4,
      ADR0 => cortexm0_u_logic_Lstwx42_25773,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => '1',
      O => cortexm0_u_logic_G6owx4
    );
  cortexm0_u_logic_S0twx4_Z0twx4_AND_3871_o2_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y106",
      INIT => X"3BFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Kxe3z4_27556,
      ADR4 => cortexm0_u_logic_Wai2z4_25774,
      ADR1 => cortexm0_u_logic_H6tvx4,
      ADR0 => cortexm0_u_logic_Lstwx42_25773,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      O => N1227_pack_5
    );
  cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y106",
      INIT => X"FEFCEECCFAF0AA00"
    )
    port map (
      ADR5 => cortexm0_u_logic_B7owx4,
      ADR1 => ahbmi_hrdata_14_IBUF_0,
      ADR2 => cortexm0_u_logic_I7owx4,
      ADR4 => cortexm0_u_logic_Ddi3z4_27401,
      ADR3 => cortexm0_u_logic_G6owx4,
      ADR0 => cortexm0_u_logic_Cma3z4_27422,
      O => N146
    );
  cortexm0_u_logic_Cma3z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cma3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cma3z4_IN,
      O => cortexm0_u_logic_Cma3z4_27422,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_S0twx4_Z0twx4_AND_3871_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y106",
      INIT => X"020A000022AA0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ecowx4,
      ADR2 => cortexm0_u_logic_Vve3z4_27381,
      ADR5 => cortexm0_u_logic_F9owx4,
      ADR3 => cortexm0_u_logic_Y9l2z4_27382,
      ADR1 => cortexm0_u_logic_M9owx4,
      ADR0 => N1227,
      O => cortexm0_u_logic_S0twx4_Z0twx4_AND_3871_o2_28136
    );
  cortexm0_u_logic_Grl2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Grl2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Grl2z4_IN,
      O => cortexm0_u_logic_Grl2z4_27150,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_W9nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y105",
      INIT => X"AFAFA0A0AF9FA0A0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Y7y2z4_26191,
      ADR2 => cortexm0_u_logic_Nbm2z4_25990,
      ADR4 => cortexm0_u_logic_By4wx4_26192,
      ADR5 => cortexm0_u_logic_I3y2z4_26193,
      ADR1 => cortexm0_u_logic_K6y2z4_25712,
      ADR3 => cortexm0_u_logic_W4y2z4_26194,
      O => cortexm0_u_logic_W9nvx41_28989
    );
  cortexm0_u_logic_Y7y2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y105",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y7y2z4_CLK,
      I => cortexm0_u_logic_W9nvx4,
      O => cortexm0_u_logic_Y7y2z4_26191,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_W9nvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y105",
      INIT => X"FFEAFFC0EAEAC0C0"
    )
    port map (
      ADR1 => ahbmi_hrdata_17_IBUF_0,
      ADR0 => cortexm0_u_logic_W9nvx41_28989,
      ADR2 => cortexm0_u_logic_Jvqvx4,
      ADR3 => cortexm0_u_logic_Y7y2z4_26191,
      ADR5 => cortexm0_u_logic_Edovx4,
      ADR4 => cortexm0_u_logic_C9rvx4,
      O => cortexm0_u_logic_W9nvx4
    );
  cortexm0_u_logic_B4dwx4_cortexm0_u_logic_B4dwx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o2_6046,
      O => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o2_0
    );
  cortexm0_u_logic_B4dwx4_cortexm0_u_logic_B4dwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4721_o,
      O => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4721_o_0
    );
  cortexm0_u_logic_B4dwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y93",
      INIT => X"FFFFAAAAFFFFAAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => '1',
      O => cortexm0_u_logic_B4dwx4
    );
  cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o2 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y93",
      INIT => X"08002A22"
    )
    port map (
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      O => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o2_6046
    );
  cortexm0_u_logic_Njxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y93",
      INIT => X"FFFFF5F5FFFFF5F5"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => '1',
      O => cortexm0_u_logic_Njxvx4
    );
  cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4721_o3 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y93",
      INIT => X"CCCCC4CC"
    )
    port map (
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4721_o2_27272,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4721_o
    );
  cortexm0_u_logic_Qxhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y93",
      INIT => X"FFFFFFFF0033A0B3"
    )
    port map (
      ADR5 => cortexm0_u_logic_Qxhvx415_27275,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Y6t2z4_26846,
      ADR2 => cortexm0_u_logic_Kzxvx4,
      ADR3 => cortexm0_u_logic_Njxvx4,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Qxhvx416_27274
    );
  cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4721_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y93",
      INIT => X"FAFFFFFFEEEEEEEE"
    )
    port map (
      ADR0 => cortexm0_u_logic_A4t2z4_26089,
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_B4dwx4,
      ADR1 => N1503_0,
      O => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4721_o2_27272
    );
  cortexm0_u_logic_Q5vvx432 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y97",
      INIT => X"77507700F050F000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Y9t2z4_26059,
      ADR1 => cortexm0_u_logic_A4t2z4_26089,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Q5vvx432_28531
    );
  cortexm0_u_logic_Zz0xx4_G01xx4_AND_4732_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y97",
      INIT => X"FD31A820FFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_O7zvx4,
      ADR0 => cortexm0_u_logic_Qr42z4_26060,
      ADR3 => cortexm0_u_logic_S71wx4,
      ADR1 => cortexm0_u_logic_Oq42z4,
      ADR2 => cortexm0_u_logic_Uvzvx4,
      ADR5 => cortexm0_u_logic_Y9t2z4_26059,
      O => cortexm0_u_logic_Zz0xx4_G01xx4_AND_4732_o
    );
  cortexm0_u_logic_Yu52z4_Fv52z4_OR_1212_o : X_LUT6
    generic map(
      LOC => "SLICE_X7Y97",
      INIT => X"0F0F0F0F4F0F0F0F"
    )
    port map (
      ADR2 => N1511_0,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_A4t2z4_26089,
      ADR3 => cortexm0_u_logic_Rngwx4,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      O => cortexm0_u_logic_Yu52z4_Fv52z4_OR_1212_o_26837
    );
  cortexm0_u_logic_Y9t2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y97",
      INIT => '0'
    )
    port map (
      CE => HREADY,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y9t2z4_CLK,
      I => HWRITE,
      O => cortexm0_u_logic_Y9t2z4_26059,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_hwrite_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y97",
      INIT => X"FFFF0FFFFFFF7FFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_L0mwx4_S0mwx4_AND_3074_o2_28009,
      ADR1 => cortexm0_u_logic_L0mwx4_S0mwx4_AND_3074_o3_27505,
      ADR0 => cortexm0_u_logic_Hq1wx4,
      ADR2 => cortexm0_u_logic_I2mwx41,
      ADR3 => cortexm0_u_logic_Lbiwx4,
      ADR4 => cortexm0_u_logic_Yu52z4_Fv52z4_OR_1212_o_26837,
      O => HWRITE
    );
  N409_N409_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N411,
      O => N411_0
    );
  cortexm0_u_logic_Vcuvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y108",
      INIT => X"C0C0C0C0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_O1rvx4,
      ADR1 => cortexm0_u_logic_F0y2z4_25583,
      ADR5 => '1',
      O => N409
    );
  cortexm0_u_logic_Zluvx44_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y108",
      INIT => X"F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Lbn2z4_25579,
      ADR2 => cortexm0_u_logic_O1rvx4,
      ADR4 => '1',
      O => N411
    );
  cortexm0_u_logic_X0c3z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y114",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_X0c3z4_CLK,
      I => cortexm0_u_logic_W0ivx4,
      O => cortexm0_u_logic_X0c3z4_25935,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_W0ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y114",
      INIT => X"45554400CFFFCC00"
    )
    port map (
      ADR3 => HWDATA(7),
      ADR2 => cortexm0_u_logic_Yz4wx4,
      ADR1 => cortexm0_u_logic_D9ovx4,
      ADR4 => cortexm0_u_logic_X0c3z4_25935,
      ADR0 => cortexm0_u_logic_Douvx4,
      ADR5 => cortexm0_u_logic_Fsyvx4,
      O => cortexm0_u_logic_W0ivx4
    );
  cortexm0_u_logic_Fsyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y114",
      INIT => X"0040000000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_Kzxvx4,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      O => cortexm0_u_logic_Fsyvx4
    );
  cortexm0_u_logic_Zxvwx4_12_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y117",
      INIT => X"DFFFFFFF55FFDFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pab3z4_26042,
      ADR1 => cortexm0_u_logic_Mis2z4_26038,
      ADR4 => cortexm0_u_logic_Tib3z4_26642,
      ADR5 => cortexm0_u_logic_Vgs2z4_26228,
      ADR3 => cortexm0_u_logic_D4g3z4_26226,
      ADR0 => cortexm0_u_logic_Wuq2z4_26227,
      O => cortexm0_u_logic_Zxvwx4_3(12)
    );
  cortexm0_u_logic_Pab3z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y117",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pab3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pab3z4_IN,
      O => cortexm0_u_logic_Pab3z4_26042,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Zxvwx4_12_2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y117",
      INIT => X"AAAA000000000000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Dpc3z4_28022,
      ADR0 => cortexm0_u_logic_Oar2z4_25779,
      ADR4 => cortexm0_u_logic_Zxvwx4_3(12),
      O => cortexm0_u_logic_Zxvwx4
    );
  cortexm0_u_logic_Tib3z4_cortexm0_u_logic_Tib3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_V4ovx4,
      O => cortexm0_u_logic_V4ovx4_0
    );
  cortexm0_u_logic_Cjuwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y118",
      INIT => X"FFFFFC00FFFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Mcc3z4_26564,
      ADR2 => cortexm0_u_logic_Vac3z4_26563,
      ADR1 => cortexm0_u_logic_K0wwx4,
      ADR4 => cortexm0_u_logic_Cjuwx42_26571,
      ADR3 => cortexm0_u_logic_Cjuwx43_26572,
      O => cortexm0_u_logic_Cjuwx4
    );
  cortexm0_u_logic_U5pwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y118",
      INIT => X"AAAAFFAAAFAAAFAA"
    )
    port map (
      ADR1 => '1',
      ADR2 => N662,
      ADR4 => N663,
      ADR3 => cortexm0_u_logic_Jjuwx4,
      ADR0 => cortexm0_u_logic_Ywzwx4_Fxzwx4_AND_4622_o,
      ADR5 => cortexm0_u_logic_Cjuwx4,
      O => cortexm0_u_logic_U5pwx41_25954
    );
  cortexm0_u_logic_U5pwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y118",
      INIT => X"00000000F888F000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ylc3z4_25934,
      ADR3 => cortexm0_u_logic_X0c3z4_25935,
      ADR0 => cortexm0_u_logic_Jkc3z4_25936,
      ADR1 => cortexm0_u_logic_F4c3z4_25937,
      ADR4 => cortexm0_u_logic_Ayzwx41_25938,
      ADR5 => cortexm0_u_logic_Jjuwx4,
      O => cortexm0_u_logic_U5pwx42_25933
    );
  cortexm0_u_logic_Tib3z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y118",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tib3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tib3z4_IN,
      O => cortexm0_u_logic_Tib3z4_26642,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Mmux_hwdata_o_23_11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y118",
      INIT => X"0030FF3F0030FF3F"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_K952z4_R952z4_AND_5776_o,
      ADR3 => cortexm0_u_logic_Qr42z4_26060,
      ADR2 => cortexm0_u_logic_Y9t2z4_26059,
      ADR1 => cortexm0_u_logic_U052z4_B152z4_AND_5743_o,
      ADR5 => '1',
      O => HWDATA(23)
    );
  cortexm0_u_logic_V4ovx41 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y118",
      INIT => X"0020AA2A"
    )
    port map (
      ADR0 => cortexm0_u_logic_K3l2z4_25851,
      ADR4 => cortexm0_u_logic_K952z4_R952z4_AND_5776_o,
      ADR3 => cortexm0_u_logic_Qr42z4_26060,
      ADR2 => cortexm0_u_logic_Y9t2z4_26059,
      ADR1 => cortexm0_u_logic_U052z4_B152z4_AND_5743_o,
      O => cortexm0_u_logic_V4ovx4
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4554_o_SW5_SW0_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y115",
      INIT => X"00F000F0AAFAAAFA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Hzj2z4_26128,
      ADR3 => cortexm0_u_logic_Qrp2z4_27217,
      ADR0 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234,
      ADR5 => cortexm0_u_logic_A6zwx4,
      O => N937
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4554_o_SW5_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y115",
      INIT => X"F000F000F000D000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Qrp2z4_27217,
      ADR0 => cortexm0_u_logic_Hzj2z4_26128,
      ADR4 => N633,
      ADR1 => cortexm0_u_logic_Pazwx41_26976,
      ADR2 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234,
      ADR3 => cortexm0_u_logic_A6zwx4,
      O => N935
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4554_o_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y115",
      INIT => X"33333333F050A000"
    )
    port map (
      ADR3 => N936,
      ADR0 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o,
      ADR2 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o2_27246,
      ADR5 => cortexm0_u_logic_H6zwx4_0,
      ADR1 => N937,
      ADR4 => N935,
      O => N699
    );
  cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y107",
      INIT => X"FF0055003F001500"
    )
    port map (
      ADR4 => cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4100_o,
      ADR0 => cortexm0_u_logic_Bzowx4,
      ADR3 => cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o3_28991,
      ADR5 => cortexm0_u_logic_Gsuwx4_Nsuwx4_AND_4083_o,
      ADR2 => cortexm0_u_logic_L5owx4,
      ADR1 => cortexm0_u_logic_Oldwx4,
      O => cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o
    );
  cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y107",
      INIT => X"0000135F135F135F"
    )
    port map (
      ADR0 => cortexm0_u_logic_H6tvx4,
      ADR2 => cortexm0_u_logic_Qfa3z4_28450,
      ADR5 => cortexm0_u_logic_Ts5wx4,
      ADR4 => cortexm0_u_logic_Vac3z4_26563,
      ADR3 => cortexm0_u_logic_M5tvx4,
      ADR1 => cortexm0_u_logic_Mcc3z4_26564,
      O => cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o1_28993
    );
  cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y107",
      INIT => X"050055000F00FF00"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_B2uvx4_0,
      ADR5 => cortexm0_u_logic_R0t2z4_27174,
      ADR3 => cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o1_28993,
      ADR4 => cortexm0_u_logic_A6tvx4,
      ADR2 => cortexm0_u_logic_S5b3z4_26131,
      O => cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o2_28992
    );
  cortexm0_u_logic_Qfa3z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qfa3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qfa3z4_IN,
      O => cortexm0_u_logic_Qfa3z4_28450,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y107",
      INIT => X"151515003F3F3F00"
    )
    port map (
      ADR5 => cortexm0_u_logic_B7owx4,
      ADR0 => ahbmi_hrdata_25_IBUF_0,
      ADR1 => cortexm0_u_logic_C4b3z4_27410,
      ADR2 => cortexm0_u_logic_I7owx4,
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR4 => cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o2_28992,
      O => cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o3_28991
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4554_o_SW5_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y116",
      INIT => X"C0C0C0C00050A0F0"
    )
    port map (
      ADR1 => N456,
      ADR3 => cortexm0_u_logic_Hdzwx4,
      ADR0 => cortexm0_u_logic_U5pwx42_25933,
      ADR5 => cortexm0_u_logic_U5pwx41_25954,
      ADR2 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234,
      ADR4 => N455,
      O => N936
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y116",
      INIT => X"F8FFF0FF88FF00FF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Zxvwx4_3(12),
      ADR0 => cortexm0_u_logic_Dpc3z4_28022,
      ADR4 => cortexm0_u_logic_Oar2z4_25779,
      ADR3 => cortexm0_u_logic_V6zwx4,
      ADR5 => cortexm0_u_logic_D4g3z4_26226,
      ADR2 => cortexm0_u_logic_Wuq2z4_26227,
      O => N775
    );
  cortexm0_u_logic_Jjuwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y119",
      INIT => X"BBABFFBF00000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Jjuwx42_26237,
      ADR5 => cortexm0_u_logic_Jjuwx41_26238,
      ADR1 => cortexm0_u_logic_N10xx4,
      ADR2 => cortexm0_u_logic_Jzzwx4,
      ADR3 => cortexm0_u_logic_Qzzwx4,
      ADR4 => cortexm0_u_logic_F40xx4,
      O => cortexm0_u_logic_Jjuwx4
    );
  cortexm0_u_logic_Mmux_F40xx411 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y119",
      INIT => X"200020007FFF7FFF"
    )
    port map (
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_H8l2z4_26235,
      ADR1 => cortexm0_u_logic_Z4l2z4_26236,
      ADR2 => cortexm0_u_logic_Jkc3z4_25936,
      ADR0 => cortexm0_u_logic_F4c3z4_25937,
      ADR3 => cortexm0_u_logic_Ayzwx41_25938,
      O => cortexm0_u_logic_F40xx4
    );
  cortexm0_u_logic_Jjuwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y119",
      INIT => X"03030F0F3333FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Ylc3z4_25934,
      ADR1 => cortexm0_u_logic_X0c3z4_25935,
      ADR2 => cortexm0_u_logic_F4c3z4_25937,
      ADR5 => cortexm0_u_logic_Jkc3z4_25936,
      O => cortexm0_u_logic_Jjuwx42_26237
    );
  cortexm0_u_logic_Vgs2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y119",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vgs2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vgs2z4_IN,
      O => cortexm0_u_logic_Vgs2z4_26228,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_U5pwx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y119",
      INIT => X"FFFFCCCCEEEE8888"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_B90xx4,
      ADR4 => cortexm0_u_logic_N10xx4,
      ADR0 => cortexm0_u_logic_S00xx4,
      ADR5 => cortexm0_u_logic_Jzzwx4,
      O => N662
    );
  cortexm0_u_logic_Cjuwx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y120",
      INIT => X"E2AAAAAAE2AAAAAA"
    )
    port map (
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Ztc3z4_27364,
      ADR2 => cortexm0_u_logic_J9d3z4_27509,
      ADR1 => cortexm0_u_logic_Gxk2z4_27365,
      ADR0 => cortexm0_u_logic_Pcd3z4_26562,
      ADR3 => cortexm0_u_logic_K0wwx4_1(0),
      O => N929
    );
  cortexm0_u_logic_U5pwx43_SW0_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y120",
      INIT => X"FAAAC88A088AC88A"
    )
    port map (
      ADR0 => cortexm0_u_logic_J9d3z4_27509,
      ADR2 => cortexm0_u_logic_Tb0xx4,
      ADR3 => cortexm0_u_logic_F40xx4,
      ADR5 => cortexm0_u_logic_Jzzwx4,
      ADR1 => cortexm0_u_logic_Qzzwx4,
      ADR4 => cortexm0_u_logic_Jjuwx4,
      O => N679
    );
  cortexm0_u_logic_G8n2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y120",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_G8n2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_G8n2z4_IN,
      O => cortexm0_u_logic_G8n2z4_26862,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Ayzwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y120",
      INIT => X"B2FFBBFFFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_H8l2z4_26235,
      ADR1 => cortexm0_u_logic_Z4l2z4_26236,
      ADR2 => cortexm0_u_logic_Q6l2z4_25768,
      ADR4 => cortexm0_u_logic_G8n2z4_26862,
      ADR3 => cortexm0_u_logic_Ylc3z4_25934,
      ADR5 => cortexm0_u_logic_X0c3z4_25935,
      O => cortexm0_u_logic_Ayzwx41_25938
    );
  cortexm0_u_logic_H8l2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y120",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_H8l2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_H8l2z4_IN,
      O => cortexm0_u_logic_H8l2z4_26235,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Mmux_Qzzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y120",
      INIT => X"AFA0FF00FF00FF00"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Q6l2z4_25768,
      ADR0 => cortexm0_u_logic_G8n2z4_26862,
      ADR5 => cortexm0_u_logic_Jkc3z4_25936,
      ADR2 => cortexm0_u_logic_F4c3z4_25937,
      ADR4 => cortexm0_u_logic_Ayzwx41_25938,
      O => cortexm0_u_logic_Qzzwx4
    );
  cortexm0_u_logic_E5owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y113",
      INIT => X"0C0CAE2E040CAEAE"
    )
    port map (
      ADR2 => cortexm0_u_logic_X9n2z4_25588,
      ADR1 => cortexm0_u_logic_Wbk2z4_25585,
      ADR5 => cortexm0_u_logic_P2a3z4_25586,
      ADR3 => cortexm0_u_logic_Uqi2z4_25587,
      ADR0 => cortexm0_u_logic_Uyv2z4_25584,
      ADR4 => cortexm0_u_logic_B1a3z4_25589,
      O => cortexm0_u_logic_E5owx41_28780
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6555_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y113",
      INIT => X"AF00FF00CF00CF00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pgb2z4,
      ADR5 => cortexm0_u_logic_R1w2z4_26161,
      ADR0 => cortexm0_u_logic_Lns2z4_25767,
      ADR4 => cortexm0_u_logic_Trq2z4_26216,
      ADR1 => cortexm0_u_logic_Dks2z4_27142,
      ADR2 => cortexm0_u_logic_Cam2z4_26217,
      O => N986
    );
  cortexm0_u_logic_Pgb2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y113",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Uaj2z4_26214,
      ADR0 => cortexm0_u_logic_G0w2z4_25739,
      O => cortexm0_u_logic_Pgb2z4
    );
  cortexm0_u_logic_Uqi2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y113",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_W2uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uqi2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Uqi2z4_IN,
      O => cortexm0_u_logic_Uqi2z4_25587,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_SF28411 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y113",
      INIT => X"FFFFFDFFFFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tdp2z4_26215,
      ADR1 => cortexm0_u_logic_Trq2z4_26216,
      ADR5 => cortexm0_u_logic_Cam2z4_26217,
      ADR0 => cortexm0_u_logic_Uqi2z4_25587,
      ADR2 => cortexm0_u_logic_R1w2z4_26161,
      ADR3 => cortexm0_u_logic_Pgb2z4,
      O => cortexm0_u_logic_SF2841
    );
  cortexm0_u_logic_Ara3z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y110",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ara3z4_CLK,
      I => cortexm0_u_logic_Dpmvx4,
      O => cortexm0_u_logic_Ara3z4_27414,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Dpmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y110",
      INIT => X"8F88FFFF8F888F88"
    )
    port map (
      ADR1 => cortexm0_u_logic_Iwh2z4_15_0,
      ADR0 => cortexm0_u_logic_X7tvx4,
      ADR4 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      ADR5 => cortexm0_u_logic_Ara3z4_27414,
      ADR2 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR3 => cortexm0_u_logic_D4a3z4_27835,
      O => cortexm0_u_logic_Dpmvx4
    );
  cortexm0_u_logic_G0w2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y110",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_G0w2z4_CLK,
      I => cortexm0_u_logic_Acnvx4,
      O => cortexm0_u_logic_G0w2z4_25739,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Acnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y110",
      INIT => X"CCCCCCCCF0E4CCCC"
    )
    port map (
      ADR1 => N470,
      ADR0 => cortexm0_u_logic_Ratwx4_Yatwx4_AND_3909_o_27292,
      ADR3 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3222_o_26262,
      ADR2 => N471_0,
      ADR4 => N32,
      ADR5 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_Acnvx4
    );
  cortexm0_u_logic_F4c3z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y121",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_F4c3z4_CLK,
      I => cortexm0_u_logic_D1ivx4_28451,
      O => cortexm0_u_logic_F4c3z4_25937,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_D1ivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y121",
      INIT => X"54FC55FF040C0000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Uvzvx4,
      ADR3 => cortexm0_u_logic_Fsyvx4,
      ADR0 => cortexm0_u_logic_Jruvx4,
      ADR5 => cortexm0_u_logic_F4c3z4_25937,
      ADR4 => cortexm0_u_logic_Y9t2z4_26059,
      ADR1 => N44,
      O => cortexm0_u_logic_D1ivx4_28451
    );
  cortexm0_u_logic_Mmux_Tb0xx411 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y121",
      INIT => X"DD08DD88FF00FF00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Zad3z4_26378,
      ADR3 => cortexm0_u_logic_T7d3z4_0,
      ADR0 => cortexm0_u_logic_Ztc3z4_27364,
      ADR5 => cortexm0_u_logic_Gxk2z4_27365,
      ADR2 => cortexm0_u_logic_Mcc3z4_26564,
      ADR4 => cortexm0_u_logic_Vac3z4_26563,
      O => cortexm0_u_logic_Tb0xx4
    );
  cortexm0_u_logic_Cjuwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y121",
      INIT => X"00AAAAAA003A3A3A"
    )
    port map (
      ADR1 => cortexm0_u_logic_J9d3z4_27509,
      ADR5 => N756,
      ADR0 => cortexm0_u_logic_Cjuwx41_26561,
      ADR2 => cortexm0_u_logic_K0wwx4_1(0),
      ADR4 => cortexm0_u_logic_B90xx4,
      ADR3 => cortexm0_u_logic_Tb0xx4,
      O => cortexm0_u_logic_Cjuwx42_26571
    );
  cortexm0_u_logic_Mcc3z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y121",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mcc3z4_CLK,
      I => cortexm0_u_logic_E0nvx4,
      O => cortexm0_u_logic_Mcc3z4_26564,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_E0nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y121",
      INIT => X"BFFFFFFF00400000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Y9t2z4_26059,
      ADR4 => cortexm0_u_logic_M5tvx4,
      ADR2 => cortexm0_u_logic_K3l2z4_25851,
      ADR5 => cortexm0_u_logic_Mcc3z4_26564,
      ADR0 => cortexm0_u_logic_N142z4_U142z4_AND_5607_o,
      ADR3 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_E0nvx4
    );
  cortexm0_u_logic_S4pwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y109",
      INIT => X"B200FF00F300FF00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Uyv2z4_25584,
      ADR4 => cortexm0_u_logic_Wbk2z4_25585,
      ADR1 => cortexm0_u_logic_P2a3z4_25586,
      ADR2 => cortexm0_u_logic_Uqi2z4_25587,
      ADR0 => cortexm0_u_logic_X9n2z4_25588,
      ADR5 => cortexm0_u_logic_B1a3z4_25589,
      O => cortexm0_u_logic_S4pwx4
    );
  cortexm0_u_logic_E4pwx4_L4pwx4_OR_824_o_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y109",
      INIT => X"FFFFFF00FFFFFA05"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Lbn2z4_25579,
      ADR5 => cortexm0_u_logic_S4pwx4,
      ADR0 => cortexm0_u_logic_Ywi2z4_25581,
      ADR2 => cortexm0_u_logic_U7w2z4_25582,
      ADR4 => cortexm0_u_logic_F0y2z4_25583,
      O => N1122
    );
  cortexm0_u_logic_Wbk2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y109",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wbk2z4_CLK,
      I => cortexm0_u_logic_T5mvx4,
      O => cortexm0_u_logic_Wbk2z4_25585,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_T5mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y109",
      INIT => X"3300B3F0B3F0B3F0"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pmvvx4,
      ADR1 => cortexm0_u_logic_Sx3wx4,
      ADR0 => cortexm0_u_logic_Jm5xx4_Qm5xx4_AND_5363_o,
      ADR2 => cortexm0_u_logic_Wbk2z4_25585,
      ADR4 => cortexm0_u_logic_Fsyvx4,
      ADR5 => cortexm0_u_logic_Zta2z4,
      O => cortexm0_u_logic_T5mvx4
    );
  cortexm0_u_logic_Zta2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y109",
      INIT => X"0000000010000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Uaj2z4_26214,
      ADR3 => cortexm0_u_logic_G0w2z4_25739,
      ADR5 => cortexm0_u_logic_R1w2z4_26161,
      ADR2 => cortexm0_u_logic_Cam2z4_26217,
      ADR1 => cortexm0_u_logic_Trq2z4_26216,
      ADR0 => cortexm0_u_logic_Tdp2z4_26215,
      O => cortexm0_u_logic_Zta2z4
    );
  cortexm0_u_logic_E5owx44_SW6 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y112",
      INIT => X"CCCC0000FDFF0000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Hzj2z4_26128,
      ADR0 => cortexm0_u_logic_E5owx43_0,
      ADR4 => cortexm0_u_logic_Hzywx4,
      ADR1 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o,
      ADR3 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      ADR5 => cortexm0_u_logic_Ozywx4,
      O => N952
    );
  cortexm0_u_logic_Cjuwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y122",
      INIT => X"00FF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Pcd3z4_26562,
      ADR4 => cortexm0_u_logic_Vac3z4_26563,
      ADR5 => cortexm0_u_logic_Mcc3z4_26564,
      O => cortexm0_u_logic_Cjuwx41_26561
    );
  cortexm0_u_logic_Bthvx44_cortexm0_u_logic_Bthvx44_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bthvx43_pack_2,
      O => cortexm0_u_logic_Bthvx43_29084
    );
  cortexm0_u_logic_Bthvx44_cortexm0_u_logic_Bthvx44_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ruhvx427,
      O => cortexm0_u_logic_Ruhvx427_0
    );
  cortexm0_u_logic_Bthvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y85",
      INIT => X"DDDDCCCCFDDDFCCC"
    )
    port map (
      ADR4 => cortexm0_u_logic_Jky2z4_26576,
      ADR0 => cortexm0_u_logic_P7wvx4_Zfswx4_AND_3789_o,
      ADR5 => cortexm0_u_logic_Gvrwx4,
      ADR2 => cortexm0_u_logic_Nbm2z4_25990,
      ADR3 => cortexm0_u_logic_Owq2z4_26620,
      ADR1 => cortexm0_u_logic_Bthvx43_29084,
      O => cortexm0_u_logic_Bthvx44_29085
    );
  cortexm0_u_logic_Bthvx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y85",
      INIT => X"FFFFFFFFEFAACF00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Xly2z4_25996,
      ADR1 => cortexm0_u_logic_Ohwvx4,
      ADR2 => cortexm0_u_logic_Ceswx4_Jeswx4_AND_3778_o_0,
      ADR4 => cortexm0_u_logic_Dsqvx4,
      ADR0 => cortexm0_u_logic_Pty2z4_26586,
      ADR5 => cortexm0_u_logic_Bthvx44_29085,
      O => N1547
    );
  cortexm0_u_logic_Izwvx4_Sh9vx4_OR_695_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y85",
      INIT => X"FFFF0F0FFFFF0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_H9i2z4_25943,
      ADR5 => '1',
      O => cortexm0_u_logic_Izwvx4_Sh9vx4_OR_695_o
    );
  cortexm0_u_logic_Bthvx43 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y85",
      INIT => X"FF80FF40"
    )
    port map (
      ADR1 => cortexm0_u_logic_Bthvx42_0,
      ADR0 => cortexm0_u_logic_Qem2z4_25973,
      ADR3 => cortexm0_u_logic_Bthvx422,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_H9i2z4_25943,
      O => cortexm0_u_logic_Bthvx43_pack_2
    );
  cortexm0_u_logic_Bthvx4221 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y85",
      INIT => X"1111FF001111FF00"
    )
    port map (
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR5 => '1',
      O => cortexm0_u_logic_Bthvx422
    );
  cortexm0_u_logic_Ruhvx4271 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y85",
      INIT => X"00000030"
    )
    port map (
      ADR2 => cortexm0_u_logic_Srgwx4,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      O => cortexm0_u_logic_Ruhvx427
    );
  cortexm0_u_logic_Wxp2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y90",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_U5qvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wxp2z4_CLK,
      I => cortexm0_u_logic_T50wx4,
      O => cortexm0_u_logic_Wxp2z4_25622,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_T50wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y90",
      INIT => X"FF3B3B3BFF0A0A0A"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pri3z4_2_0,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR1 => N158,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR2 => cortexm0_u_logic_C192z4_J192z4_AND_6303_o,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      O => cortexm0_u_logic_T50wx4
    );
  cortexm0_u_logic_Yuhvx422 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y92",
      INIT => X"FAFAFAFAFFFFFFFE"
    )
    port map (
      ADR5 => cortexm0_u_logic_A4t2z4_26089,
      ADR4 => cortexm0_u_logic_Yuhvx414_28818,
      ADR1 => cortexm0_u_logic_Yuhvx46_27566,
      ADR3 => cortexm0_u_logic_Yuhvx49_27569,
      ADR0 => cortexm0_u_logic_Yuhvx417_28820,
      ADR2 => cortexm0_u_logic_Yuhvx421_28817,
      O => cortexm0_u_logic_Yuhvx422_29090
    );
  cortexm0_u_logic_Yuhvx425 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y92",
      INIT => X"BBBBAAA8BBBBAAA8"
    )
    port map (
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR3 => cortexm0_u_logic_Yuhvx424_28084,
      ADR2 => cortexm0_u_logic_Yuhvx423_28819,
      ADR4 => cortexm0_u_logic_Yuhvx422_29090,
      O => cortexm0_u_logic_Yuhvx4
    );
  cortexm0_u_logic_Cdnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y93",
      INIT => X"0515001155155511"
    )
    port map (
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6654_o,
      ADR4 => cortexm0_u_logic_Mtqvx43_26159,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      O => N64
    );
  cortexm0_u_logic_Hwhvx420_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y86",
      INIT => X"CCFFFFFFC8FAFAFA"
    )
    port map (
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Emi2z4_25916,
      ADR0 => cortexm0_u_logic_Msyvx4,
      ADR4 => cortexm0_u_logic_Fjewx4,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Kngwx4,
      O => N1549
    );
  cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y91",
      INIT => X"33AE33AA33AA33AA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Emi2z4_25916,
      ADR2 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      O => N743
    );
  cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y91",
      INIT => X"0000000300000003"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => N743,
      O => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o5_28663
    );
  cortexm0_u_logic_L8t2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y94",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_L8t2z4_CLK,
      I => cortexm0_u_logic_Cdnvx4_9312,
      O => cortexm0_u_logic_L8t2z4_25926,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Cdnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y94",
      INIT => X"FFAE0C0CAEAE0C0C"
    )
    port map (
      ADR3 => cortexm0_u_logic_W5yvx4_Mcgvx4_OR_678_o,
      ADR5 => cortexm0_u_logic_M3ovx4_Us2wx4_OR_1296_o,
      ADR1 => N64,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR0 => cortexm0_u_logic_Tbuvx4_0,
      ADR2 => cortexm0_u_logic_Abovx4,
      O => cortexm0_u_logic_Cdnvx4_9312
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o14 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y94",
      INIT => X"0000FFFF00000020"
    )
    port map (
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_W7hwx4,
      ADR0 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o2412,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o13_29091,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o14_28658
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o13 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y94",
      INIT => X"FF77FF50FF77FF55"
    )
    port map (
      ADR0 => cortexm0_u_logic_S4w2z4_25965,
      ADR2 => cortexm0_u_logic_A4t2z4_26089,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR4 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o13_29091
    );
  cortexm0_u_logic_Z4xvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y84",
      INIT => X"55FFAA0055FFAA00"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Zcn2z4_26360,
      ADR0 => cortexm0_u_logic_Fzl2z4_26001,
      ADR3 => cortexm0_u_logic_Qzq2z4_25915,
      O => cortexm0_u_logic_Z4xvx44_26354
    );
  cortexm0_u_logic_Mvhvx42_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y87",
      INIT => X"FFF7FFFFFFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      O => N1555
    );
  cortexm0_u_logic_L0mwx4_S0mwx4_AND_3074_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y95",
      INIT => X"AAAA8888AAAA8880"
    )
    port map (
      ADR0 => cortexm0_u_logic_Jrnvx4,
      ADR1 => cortexm0_u_logic_Wqjwx4,
      ADR5 => cortexm0_u_logic_Mvgwx4,
      ADR2 => cortexm0_u_logic_Oedwx4,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_L0mwx4_S0mwx4_AND_3074_o1_29092,
      O => cortexm0_u_logic_L0mwx4_S0mwx4_AND_3074_o2_28009
    );
  cortexm0_u_logic_L0mwx4_S0mwx4_AND_3074_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y95",
      INIT => X"FFFF7777FFFF5570"
    )
    port map (
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR2 => cortexm0_u_logic_Oedwx4,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Mvgwx4,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      O => cortexm0_u_logic_L0mwx4_S0mwx4_AND_3074_o1_29092
    );
  cortexm0_u_logic_Wqjwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y95",
      INIT => X"FFFFFFFF5555FFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      ADR5 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Wqjwx4
    );
  cortexm0_u_logic_L0mwx4_S0mwx4_AND_3074_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y95",
      INIT => X"FFFFFF33FFFFFFF7"
    )
    port map (
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Mvgwx4,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Wqjwx4,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      O => cortexm0_u_logic_L0mwx4_S0mwx4_AND_3074_o3_27505
    );
  cortexm0_u_logic_G7x2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_G7x2z4_CLK,
      I => cortexm0_u_logic_Bmhvx4_9361,
      O => cortexm0_u_logic_G7x2z4_27175,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Bmhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y96",
      INIT => X"FFFFBABAFFFFFF30"
    )
    port map (
      ADR2 => cortexm0_u_logic_Roh2z4_2_0,
      ADR1 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR0 => N375,
      ADR4 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      ADR3 => N643,
      ADR5 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_Bmhvx4_9361
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y88",
      INIT => X"FFFFFF51FFF3FF51"
    )
    port map (
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o3_27939
    );
  cortexm0_u_logic_Vtyvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y88",
      INIT => X"5555555555505551"
    )
    port map (
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => cortexm0_u_logic_Vtyvx43_27598,
      ADR3 => cortexm0_u_logic_Vtyvx42_29087,
      ADR1 => cortexm0_u_logic_Zj3wx4_M93wx4_OR_1376_o,
      ADR4 => cortexm0_u_logic_Bqcwx4,
      ADR2 => cortexm0_u_logic_Mkrwx4,
      O => cortexm0_u_logic_Vtyvx4
    );
  cortexm0_u_logic_Vtyvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y88",
      INIT => X"FFFFA0B30000A0B3"
    )
    port map (
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Kvfwx4,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Jky2z4_26576,
      ADR2 => cortexm0_u_logic_Srgwx4,
      ADR5 => cortexm0_u_logic_Vtyvx41_29086,
      O => cortexm0_u_logic_Vtyvx42_29087
    );
  cortexm0_u_logic_Vtyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y88",
      INIT => X"0C000C050C00AEAF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_Emi2z4_25916,
      O => cortexm0_u_logic_Vtyvx41_29086
    );
  cortexm0_u_logic_Qztvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y120",
      INIT => X"0040000000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Lz93z4_25850,
      ADR1 => cortexm0_u_logic_K3l2z4_25851,
      ADR0 => cortexm0_u_logic_J6i2z4_25617,
      ADR5 => cortexm0_u_logic_Mjl2z4_25848,
      ADR4 => cortexm0_u_logic_Kop2z4_25852,
      ADR3 => cortexm0_u_logic_Ffs2z4_25849,
      O => cortexm0_u_logic_Qztvx4
    );
  cortexm0_u_logic_Gcb3z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y120",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gcb3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gcb3z4_IN,
      O => cortexm0_u_logic_Gcb3z4_27108,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Mvhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y83",
      INIT => X"00000A0088008A00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Hyy2z4_25974,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_Dvy2z4_25981,
      ADR5 => cortexm0_u_logic_H9i2z4_25943,
      ADR2 => cortexm0_u_logic_Pty2z4_26586,
      ADR4 => cortexm0_u_logic_Qdj2z4_26090,
      O => cortexm0_u_logic_Mvhvx416_28114
    );
  cortexm0_u_logic_Ble3z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y119",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ble3z4_CLK,
      I => cortexm0_u_logic_Uzhvx4,
      O => cortexm0_u_logic_Ble3z4_25775,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Uzhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y119",
      INIT => X"0D0F0808DDFF8888"
    )
    port map (
      ADR0 => HWDATA(11),
      ADR3 => cortexm0_u_logic_Yz4wx4,
      ADR1 => cortexm0_u_logic_D9ovx4,
      ADR4 => cortexm0_u_logic_Ble3z4_25775,
      ADR5 => cortexm0_u_logic_Dwa2z4,
      ADR2 => cortexm0_u_logic_Fsyvx4,
      O => cortexm0_u_logic_Uzhvx4
    );
  cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4597_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y119",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Lee3z4_27296,
      ADR5 => cortexm0_u_logic_Ble3z4_25775,
      O => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4597_o
    );
  cortexm0_u_logic_Gyvwx4_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X10Y119",
      INIT => X"AF00FF002B00FF00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Bus2z4_27046,
      ADR5 => cortexm0_u_logic_Jxs2z4_25763,
      ADR0 => cortexm0_u_logic_Azs2z4_26277,
      ADR2 => cortexm0_u_logic_Svs2z4_27043,
      ADR3 => N264,
      ADR4 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4597_o,
      O => cortexm0_u_logic_Gyvwx4
    );
  cortexm0_u_logic_Wjjwx4_Dkjwx4_AND_2815_o : X_LUT6
    generic map(
      LOC => "SLICE_X11Y89",
      INIT => X"00000000003F002A"
    )
    port map (
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => N1499,
      ADR0 => cortexm0_u_logic_Bswvx4,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_Qdj2z4_26090,
      ADR4 => cortexm0_u_logic_Msyvx4,
      O => cortexm0_u_logic_Wjjwx4_Dkjwx4_AND_2815_o_28346
    );
  cortexm0_u_logic_Wjjwx4_Dkjwx4_AND_2815_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y89",
      INIT => X"00A000A030B000A0"
    )
    port map (
      ADR2 => cortexm0_u_logic_A4t2z4_26089,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      O => N1499
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o25_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o25_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o25_6903,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o25_0
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o24 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y94"
    )
    port map (
      IA => N1689,
      IB => N1690,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o25_6903,
      SEL => cortexm0_u_logic_W7hwx4
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o24_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y94",
      INIT => X"0C000F000CFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      ADR5 => cortexm0_u_logic_S4w2z4_25965,
      O => N1689
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o24_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y94",
      INIT => X"5353535F53535353"
    )
    port map (
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Hyy2z4_25974,
      ADR5 => cortexm0_u_logic_U2x2z4_25977,
      ADR4 => cortexm0_u_logic_H9i2z4_25943,
      ADR1 => cortexm0_u_logic_S4w2z4_25965,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      O => N1690
    );
  cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3582_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y100",
      INIT => X"BB88BB88B8B8B8B8"
    )
    port map (
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Qxuwx4,
      ADR3 => cortexm0_u_logic_Bdwwx4,
      ADR5 => cortexm0_u_logic_Y5ywx4,
      ADR1 => cortexm0_u_logic_D5ywx4,
      ADR0 => cortexm0_u_logic_Jiowx41,
      O => cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3582_o
    );
  cortexm0_u_logic_Qml2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qml2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qml2z4_IN,
      O => cortexm0_u_logic_Qml2z4_27159,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y100",
      INIT => X"0FFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Gsuwx4_Nsuwx4_AND_4083_o,
      ADR4 => cortexm0_u_logic_U3ywx4_B4ywx4_AND_4464_o,
      ADR3 => cortexm0_u_logic_Zbwwx4_Gcwwx4_AND_4269_o,
      ADR5 => cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3582_o,
      O => cortexm0_u_logic_Mmux_Z78wx41
    );
  N106_N106_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_E5owx43_7035,
      O => cortexm0_u_logic_E5owx43_0
    );
  N106_N106_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N76,
      O => N76_0
    );
  N106_N106_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4wwx4_H3owx4_AND_4241_o_pack_2,
      O => cortexm0_u_logic_Z4wwx4_H3owx4_AND_4241_o
    );
  cortexm0_u_logic_E4wwx4_L4wwx4_AND_4239_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y104",
      INIT => X"00F300F300F300F3"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Z4wwx4,
      ADR1 => cortexm0_u_logic_Wbk2z4_25585,
      ADR2 => cortexm0_u_logic_Wfuwx4,
      ADR5 => '1',
      O => N106
    );
  cortexm0_u_logic_E5owx43 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y104",
      INIT => X"EEEEEEEE"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Uyv2z4_25584,
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Wbk2z4_25585,
      ADR4 => '1',
      O => cortexm0_u_logic_E5owx43_7035
    );
  cortexm0_u_logic_Z4wwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y104",
      INIT => X"0000008000000080"
    )
    port map (
      ADR1 => cortexm0_u_logic_Lz93z4_25850,
      ADR0 => cortexm0_u_logic_J6i2z4_25617,
      ADR2 => cortexm0_u_logic_Kop2z4_25852,
      ADR3 => cortexm0_u_logic_Mjl2z4_25848,
      ADR4 => cortexm0_u_logic_Ffs2z4_25849,
      ADR5 => '1',
      O => cortexm0_u_logic_Z4wwx4
    );
  cortexm0_u_logic_Rbmvx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y104",
      INIT => X"EEFFEEFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Lz93z4_25850,
      ADR0 => cortexm0_u_logic_J6i2z4_25617,
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Mjl2z4_25848,
      ADR4 => '1',
      O => N76
    );
  cortexm0_u_logic_Ecowx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y104",
      INIT => X"FF75FF75FF75FF75"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_X3pwx4,
      ADR2 => cortexm0_u_logic_Lstwx42_25773,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Wai2z4_25774,
      ADR5 => '1',
      O => cortexm0_u_logic_Ecowx4
    );
  cortexm0_u_logic_Z4wwx4_H3owx4_AND_4241_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y104",
      INIT => X"8A8A0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Z4wwx4,
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Lstwx42_25773,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Wai2z4_25774,
      O => cortexm0_u_logic_Z4wwx4_H3owx4_AND_4241_o_pack_2
    );
  cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3508_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y104",
      INIT => X"0007000007070000"
    )
    port map (
      ADR3 => cortexm0_u_logic_G6owx4,
      ADR5 => cortexm0_u_logic_Xyn2z4_28127,
      ADR4 => cortexm0_u_logic_Ecowx4,
      ADR0 => cortexm0_u_logic_I7owx4,
      ADR1 => cortexm0_u_logic_O0o2z4_27411,
      ADR2 => cortexm0_u_logic_Z4wwx4_H3owx4_AND_4241_o,
      O => cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3508_o2_26458
    );
  cortexm0_u_logic_Xyn2z4_cortexm0_u_logic_Xyn2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(2),
      O => HWDATA_2_0
    );
  cortexm0_u_logic_Xyn2z4_cortexm0_u_logic_Xyn2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N522,
      O => N522_0
    );
  cortexm0_u_logic_Xyn2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xyn2z4_CLK,
      I => HWDATA(18),
      O => cortexm0_u_logic_Xyn2z4_28127,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_hwdata_o_18_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y106",
      INIT => X"3355333333553333"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Wa32z4_Db32z4_AND_5503_o,
      ADR3 => cortexm0_u_logic_Qr42z4_26060,
      ADR4 => cortexm0_u_logic_Y9t2z4_26059,
      ADR0 => cortexm0_u_logic_St0wx4,
      ADR5 => '1',
      O => HWDATA(18)
    );
  cortexm0_u_logic_hwdata_o_2_1 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y106",
      INIT => X"33330000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Wa32z4_Db32z4_AND_5503_o,
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Y9t2z4_26059,
      ADR3 => '1',
      O => HWDATA(2)
    );
  cortexm0_u_logic_T5g3z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_T5g3z4_CLK,
      I => HWDATA(13),
      O => cortexm0_u_logic_T5g3z4_27778,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_hwdata_o_13_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y106",
      INIT => X"00FF555500FF5555"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Wq5wx4,
      ADR0 => cortexm0_u_logic_Hc1wx4,
      ADR3 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o,
      ADR5 => '1',
      O => HWDATA(13)
    );
  cortexm0_u_logic_Mb1wx44_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y106",
      INIT => X"50505050"
    )
    port map (
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Xd8wx4,
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Hc1wx4,
      ADR4 => '1',
      O => N522
    );
  cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y106",
      INIT => X"0000035F135F135F"
    )
    port map (
      ADR1 => cortexm0_u_logic_A6tvx4,
      ADR3 => cortexm0_u_logic_V3o2z4_28467,
      ADR2 => cortexm0_u_logic_H6tvx4,
      ADR0 => cortexm0_u_logic_Gdo2z4_27899,
      ADR4 => cortexm0_u_logic_B7owx4,
      ADR5 => ahbmi_hrdata_8_IBUF_0,
      O => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o1_28554
    );
  cortexm0_u_logic_Q5vvx433 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y103",
      INIT => X"33FF135FFFFF5F5F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Y9t2z4_26059,
      ADR1 => cortexm0_u_logic_A4t2z4_26089,
      O => cortexm0_u_logic_Q5vvx433_28532
    );
  cortexm0_u_logic_Qdj2z4_cortexm0_u_logic_Qdj2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N158_pack_3,
      O => N158
    );
  cortexm0_u_logic_Pfovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y93",
      INIT => X"0545000005450000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fcj2z4_26798,
      ADR3 => cortexm0_u_logic_Jhy2z4_25711,
      ADR0 => cortexm0_u_logic_Vaw2z4_26315,
      ADR2 => cortexm0_u_logic_Hlsvx4,
      ADR4 => cortexm0_u_logic_Scpvx4_25710,
      ADR5 => '1',
      O => cortexm0_u_logic_Pfovx4
    );
  cortexm0_u_logic_Loyvx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y93",
      INIT => X"C3C3C3C3"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fcj2z4_26798,
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Hlsvx4,
      ADR4 => '1',
      O => N158_pack_3
    );
  cortexm0_u_logic_Loyvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y93",
      INIT => X"50551011F0FF3033"
    )
    port map (
      ADR2 => cortexm0_u_logic_C192z4_J192z4_AND_6303_o,
      ADR1 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_Pri3z4_2_0,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR4 => N158,
      O => cortexm0_u_logic_Loyvx4_27336
    );
  cortexm0_u_logic_Qdj2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qdj2z4_CLK,
      I => cortexm0_u_logic_Llnvx4_6873,
      O => cortexm0_u_logic_Qdj2z4_26090,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Llnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y93",
      INIT => X"F8FFF8FFF888F888"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Scpvx4_25710,
      ADR2 => N230,
      ADR5 => cortexm0_u_logic_Qdj2z4_26090,
      ADR1 => cortexm0_u_logic_Jcw2z4_0,
      ADR0 => cortexm0_u_logic_Pfovx4,
      O => cortexm0_u_logic_Llnvx4_6873
    );
  cortexm0_u_logic_Ch03z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ch03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ch03z4_IN,
      O => cortexm0_u_logic_Ch03z4_27754,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qi62z4_Xi62z4_AND_5938_o3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y102",
      INIT => X"DDFFFFFFFFCFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_X553z4_27757,
      ADR4 => cortexm0_u_logic_Rni2z4_25661,
      ADR5 => cortexm0_u_logic_Wzy2z4_25662,
      ADR0 => cortexm0_u_logic_Ch03z4_27754,
      ADR3 => cortexm0_u_logic_Fgm2z4_25658,
      ADR1 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1288
    );
  cortexm0_u_logic_U5x2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y105",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_U5x2z4_CLK,
      I => cortexm0_u_logic_F5mvx4,
      O => cortexm0_u_logic_U5x2z4_26282,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_F5mvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y105",
      INIT => X"FFD5FF5500C00000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_U5x2z4_26282,
      ADR1 => cortexm0_u_logic_A4t2z4_26089,
      ADR4 => N1453,
      O => cortexm0_u_logic_F5mvx4
    );
  cortexm0_u_logic_F5mvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y105",
      INIT => X"000000000F0F8D05"
    )
    port map (
      ADR5 => cortexm0_u_logic_Y9t2z4_26059,
      ADR2 => cortexm0_u_logic_J4x2z4_26389,
      ADR4 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6654_o,
      ADR0 => cortexm0_u_logic_Mtqvx43_26159,
      ADR1 => cortexm0_u_logic_Ye4wx4,
      ADR3 => cortexm0_u_logic_R1w2z4_26161,
      O => N1453
    );
  cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4182_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y105",
      INIT => X"FEEEFAAAFCCCF000"
    )
    port map (
      ADR4 => cortexm0_u_logic_B7owx4,
      ADR1 => ahbmi_hrdata_12_IBUF_0,
      ADR2 => cortexm0_u_logic_I7owx4,
      ADR3 => cortexm0_u_logic_Z2h3z4_27402,
      ADR0 => cortexm0_u_logic_G6owx4,
      ADR5 => cortexm0_u_logic_I1h3z4_28064,
      O => N154
    );
  cortexm0_u_logic_Fyzvx41_cortexm0_u_logic_Fyzvx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ik4wx45_6913,
      O => cortexm0_u_logic_Ik4wx45_0
    );
  cortexm0_u_logic_Fyzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y96",
      INIT => X"005500FF00110033"
    )
    port map (
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Tdp2z4_26215,
      ADR3 => cortexm0_u_logic_Bpzvx4,
      ADR1 => cortexm0_u_logic_Xd8wx4,
      ADR0 => cortexm0_u_logic_Zz8wx4,
      ADR5 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o,
      O => cortexm0_u_logic_Fyzvx41_27048
    );
  cortexm0_u_logic_Us2wx4_Nggvx4_OR_1313_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y96",
      INIT => X"CFCFCFCFCFCFCFCF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => '1',
      O => cortexm0_u_logic_Us2wx4_Nggvx4_OR_1313_o
    );
  cortexm0_u_logic_Ik4wx45 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y96",
      INIT => X"FFC8FFCC"
    )
    port map (
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Ik4wx4341,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Ik4wx45_6913
    );
  cortexm0_u_logic_Zz8wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y96",
      INIT => X"0000000004000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pdi2z4_26172,
      ADR4 => cortexm0_u_logic_X77wx4,
      ADR2 => cortexm0_u_logic_Cyq2z4_26483,
      ADR3 => cortexm0_u_logic_Qzq2z4_25915,
      ADR5 => cortexm0_u_logic_Us2wx4_Nggvx4_OR_1313_o,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Zz8wx4
    );
  cortexm0_u_logic_Ik4wx43411 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y96",
      INIT => X"0000F0F00000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Qdj2z4_26090,
      ADR3 => cortexm0_u_logic_U2x2z4_25977,
      ADR4 => cortexm0_u_logic_Hyy2z4_25974,
      ADR5 => cortexm0_u_logic_H9i2z4_25943,
      O => cortexm0_u_logic_Ik4wx4341
    );
  cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4070_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y99",
      INIT => X"4050000000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Vssvx4,
      ADR4 => cortexm0_u_logic_Wai2z4_25774,
      ADR5 => ahbmi_hrdata_5_IBUF_0,
      ADR0 => cortexm0_u_logic_Ffs2z4_25849,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Lstwx42_25773,
      O => N170
    );
  cortexm0_u_logic_Vcuvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y99",
      INIT => X"FFF00000AAA00000"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3240_o_25610,
      ADR4 => cortexm0_u_logic_H4uwx4_O4uwx4_AND_4015_o_25822,
      ADR0 => cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4070_o_25825,
      ADR2 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o,
      ADR3 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3232_o_25737,
      O => cortexm0_u_logic_Vcuvx41_27276
    );
  cortexm0_u_logic_Opuwx4_Wdpwx4_AND_4076_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y99",
      INIT => X"A0820000A082AA8A"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Dp7wx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR4 => cortexm0_u_logic_Oldwx4,
      ADR3 => cortexm0_u_logic_D5ywx4,
      ADR2 => cortexm0_u_logic_Xuxwx4,
      O => cortexm0_u_logic_Opuwx4_Wdpwx4_AND_4076_o
    );
  cortexm0_u_logic_Gf63z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gf63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gf63z4_IN,
      O => cortexm0_u_logic_Gf63z4_27152,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4070_o : X_LUT6
    generic map(
      LOC => "SLICE_X8Y99",
      INIT => X"0003010103030303"
    )
    port map (
      ADR5 => cortexm0_u_logic_L5owx4,
      ADR2 => N170,
      ADR1 => cortexm0_u_logic_Z4wwx4_H3owx4_AND_4241_o,
      ADR3 => cortexm0_u_logic_U2ewx4,
      ADR0 => cortexm0_u_logic_Hpuwx4,
      ADR4 => cortexm0_u_logic_Opuwx4_Wdpwx4_AND_4076_o,
      O => cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4070_o_25825
    );
  cortexm0_u_logic_I7owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y101",
      INIT => X"AA0A0000AA0A0000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Wai2z4_25774,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Japwx4,
      ADR2 => cortexm0_u_logic_Lstwx42_25773,
      O => cortexm0_u_logic_I7owx4
    );
  cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3950_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y101",
      INIT => X"F000F000FCCCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_L5owx4,
      ADR4 => cortexm0_u_logic_Oldwx4,
      ADR5 => cortexm0_u_logic_U3ywx4_B4ywx4_AND_4464_o,
      ADR3 => cortexm0_u_logic_I7owx4,
      ADR2 => cortexm0_u_logic_W0b3z4_27416,
      O => N1451
    );
  cortexm0_u_logic_B7owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y101",
      INIT => X"2200000022002200"
    )
    port map (
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Wai2z4_25774,
      ADR1 => cortexm0_u_logic_Ffs2z4_25849,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Vssvx4,
      ADR5 => cortexm0_u_logic_Lstwx42_25773,
      O => cortexm0_u_logic_B7owx4
    );
  cortexm0_u_logic_Ipm2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ipm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ipm2z4_IN,
      O => cortexm0_u_logic_Ipm2z4_27321,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Lstwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y101",
      INIT => X"FF00F3F3FA00FAFA"
    )
    port map (
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_A4t2z4_26089,
      ADR3 => cortexm0_u_logic_Lstwx41,
      O => cortexm0_u_logic_Lstwx42_25773
    );
  cortexm0_u_logic_I1h3z4_cortexm0_u_logic_I1h3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(4),
      O => HWDATA_4_0
    );
  cortexm0_u_logic_I1h3z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_I1h3z4_CLK,
      I => HWDATA(20),
      O => cortexm0_u_logic_I1h3z4_28064,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_hwdata_o_20_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y108",
      INIT => X"02F702F702F702F7"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o,
      ADR2 => cortexm0_u_logic_Qr42z4_26060,
      ADR0 => cortexm0_u_logic_Y9t2z4_26059,
      ADR1 => cortexm0_u_logic_Hk0wx4,
      ADR5 => '1',
      O => HWDATA(20)
    );
  cortexm0_u_logic_hwdata_o_4_1 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y108",
      INIT => X"00AA00AA"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o,
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Y9t2z4_26059,
      ADR4 => '1',
      O => HWDATA(4)
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o9_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N933_pack_6,
      O => N933
    );
  cortexm0_u_logic_Kzqvx43_SW2_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y110"
    )
    port map (
      IA => N1373,
      IB => N1374,
      O => N933_pack_6,
      SEL => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o12_28342
    );
  cortexm0_u_logic_Kzqvx43_SW2_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y110",
      INIT => X"FFFF5F5FFFFF4F5F"
    )
    port map (
      ADR4 => cortexm0_u_logic_D4g3z4_26226,
      ADR1 => cortexm0_u_logic_U7w2z4_25582,
      ADR5 => cortexm0_u_logic_Ywi2z4_25581,
      ADR2 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o1_28343,
      ADR3 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o8_27780,
      ADR0 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o9_29013,
      O => N1373
    );
  cortexm0_u_logic_Kzqvx43_SW2_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y110",
      INIT => X"EAFFEAFFEAFFEAEA"
    )
    port map (
      ADR0 => cortexm0_u_logic_D4g3z4_26226,
      ADR1 => cortexm0_u_logic_Wuq2z4_26227,
      ADR5 => cortexm0_u_logic_U7w2z4_25582,
      ADR4 => cortexm0_u_logic_Ywi2z4_25581,
      ADR2 => cortexm0_u_logic_Ts5wx4,
      ADR3 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o9_29013,
      O => N1374
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y110",
      INIT => X"0A0AAAAA00000000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_T5g3z4_27778,
      ADR0 => cortexm0_u_logic_Wfuwx4,
      ADR2 => cortexm0_u_logic_H6tvx4,
      ADR5 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o4_27777,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o9_29013
    );
  cortexm0_u_logic_E5owx44_SW23_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y110",
      INIT => X"DCFCDCDC8C0C8C8C"
    )
    port map (
      ADR3 => cortexm0_u_logic_Hzj2z4_26128,
      ADR2 => cortexm0_u_logic_E5owx43_0,
      ADR0 => cortexm0_u_logic_Hzywx4,
      ADR5 => N932,
      ADR1 => N933,
      ADR4 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1412
    );
  cortexm0_u_logic_V6zwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y117",
      INIT => X"115533FF115533FF"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Lul2z4_26231,
      ADR1 => cortexm0_u_logic_Jsc3z4_26232,
      ADR4 => cortexm0_u_logic_Rym2z4_26233,
      ADR0 => cortexm0_u_logic_Tqc3z4_26234,
      O => cortexm0_u_logic_V6zwx4
    );
  cortexm0_u_logic_Pazwx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y117",
      INIT => X"CCCC0000CC0C0000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_D4g3z4_26226,
      ADR1 => cortexm0_u_logic_Wuq2z4_26227,
      ADR2 => cortexm0_u_logic_Vgs2z4_26228,
      ADR3 => cortexm0_u_logic_Kizwx4,
      ADR5 => cortexm0_u_logic_V6zwx4,
      O => N1310
    );
  cortexm0_u_logic_Lns2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y117",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lns2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Lns2z4_IN,
      O => cortexm0_u_logic_Lns2z4_25767,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Mmux_Kizwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y117",
      INIT => X"CECCEECC44CC44CC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Cps2z4_26379,
      ADR5 => cortexm0_u_logic_Uls2z4_26323,
      ADR2 => cortexm0_u_logic_Jsc3z4_26232,
      ADR4 => cortexm0_u_logic_Lul2z4_26231,
      ADR0 => cortexm0_u_logic_Tqc3z4_26234,
      ADR3 => cortexm0_u_logic_Rym2z4_26233,
      O => cortexm0_u_logic_Kizwx4
    );
  cortexm0_u_logic_Cps2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y117",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cps2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cps2z4_IN,
      O => cortexm0_u_logic_Cps2z4_26379,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Pazwx43_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y117",
      INIT => X"FFFF07FFFFFF77FF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Jsc3z4_26232,
      ADR1 => cortexm0_u_logic_Tqc3z4_26234,
      ADR5 => cortexm0_u_logic_Lul2z4_26231,
      ADR0 => cortexm0_u_logic_Rym2z4_26233,
      ADR3 => cortexm0_u_logic_Tib3z4_26642,
      ADR4 => cortexm0_u_logic_Kizwx4,
      O => N1312
    );
  cortexm0_u_logic_Kkb3z4_cortexm0_u_logic_Kkb3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_7_pack_1,
      O => HWDATA(7)
    );
  cortexm0_u_logic_Mmux_Ngzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y118",
      INIT => X"CFFFC000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Dpc3z4_28022,
      ADR1 => cortexm0_u_logic_Pab3z4_26042,
      ADR3 => cortexm0_u_logic_Oar2z4_25779,
      ADR4 => cortexm0_u_logic_Mis2z4_26038,
      ADR2 => cortexm0_u_logic_Zxvwx4_3(12),
      O => cortexm0_u_logic_Ngzwx4
    );
  cortexm0_u_logic_Kkb3z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y118",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kkb3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kkb3z4_IN,
      O => cortexm0_u_logic_Kkb3z4_26643,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Svs2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y118",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Svs2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Svs2z4_IN,
      O => cortexm0_u_logic_Svs2z4_27043,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Mmux_hwdata_o_15_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y118",
      INIT => X"1111DDDD1111DDDD"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Wq5wx4,
      ADR0 => cortexm0_u_logic_Z62wx4,
      ADR4 => cortexm0_u_logic_K952z4_R952z4_AND_5776_o,
      ADR5 => '1',
      O => HWDATA(15)
    );
  cortexm0_u_logic_hwdata_o_7_1 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y118",
      INIT => X"0000FF00"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Y9t2z4_26059,
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_K952z4_R952z4_AND_5776_o,
      O => HWDATA_7_pack_1
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y109",
      INIT => X"0000050500005555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_H6tvx4,
      ADR2 => cortexm0_u_logic_L5owx4,
      ADR0 => cortexm0_u_logic_I7owx4,
      ADR5 => cortexm0_u_logic_Oldwx4,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o8_27780
    );
  cortexm0_u_logic_B2i3z4_cortexm0_u_logic_B2i3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(1),
      O => HWDATA_1_0
    );
  cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y107",
      INIT => X"FAF0F2F0F0F0F0F0"
    )
    port map (
      ADR3 => cortexm0_u_logic_Japwx4,
      ADR5 => cortexm0_u_logic_M5f3z4_27399,
      ADR0 => cortexm0_u_logic_Wai2z4_25774,
      ADR1 => cortexm0_u_logic_Lstwx42_25773,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_W3f3z4_27552,
      O => N972
    );
  cortexm0_u_logic_B2i3z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_B2i3z4_CLK,
      I => HWDATA(17),
      O => cortexm0_u_logic_B2i3z4_28118,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_hwdata_o_17_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y107",
      INIT => X"0D0D2F2F0D0D2F2F"
    )
    port map (
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_N142z4_U142z4_AND_5607_o,
      ADR1 => cortexm0_u_logic_Qr42z4_26060,
      ADR0 => cortexm0_u_logic_Y9t2z4_26059,
      ADR4 => cortexm0_u_logic_Yw0wx4,
      ADR5 => '1',
      O => HWDATA(17)
    );
  cortexm0_u_logic_hwdata_o_1_1 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y107",
      INIT => X"0A0A0A0A"
    )
    port map (
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_N142z4_U142z4_AND_5607_o,
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Y9t2z4_26059,
      ADR4 => '1',
      O => HWDATA(1)
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4554_o_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y115",
      INIT => X"CCCCC4C0CCCC0000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qrp2z4_27217,
      ADR5 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234,
      ADR4 => N448,
      ADR0 => cortexm0_u_logic_A6zwx4,
      ADR2 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o2_27246,
      ADR3 => cortexm0_u_logic_H6zwx4_0,
      O => N1099
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4554_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y115",
      INIT => X"DDFFCDFFDCFFCCFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Aqp2z4_27216,
      ADR3 => cortexm0_u_logic_Hzj2z4_26128,
      ADR2 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o3_27535,
      ADR5 => N1099,
      ADR4 => N1100,
      ADR0 => N90,
      O => N694
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y115",
      INIT => X"FFA0FFA0FFA0CC80"
    )
    port map (
      ADR5 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4597_o,
      ADR4 => cortexm0_u_logic_Gyvwx4,
      ADR2 => cortexm0_u_logic_Fczwx4,
      ADR1 => cortexm0_u_logic_Viuwx4,
      ADR0 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o2_27386,
      ADR3 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o1_26980,
      O => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4554_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y115",
      INIT => X"CCFFCCFF00000400"
    )
    port map (
      ADR0 => N633,
      ADR2 => cortexm0_u_logic_Pazwx41_26976,
      ADR3 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234,
      ADR1 => cortexm0_u_logic_A6zwx4,
      ADR4 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o,
      ADR5 => cortexm0_u_logic_H6zwx4_0,
      O => N90
    );
  cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y119",
      INIT => X"5555FFFF55FF55FF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_J6i2z4_25617,
      ADR3 => cortexm0_u_logic_Pcd3z4_26562,
      ADR4 => cortexm0_u_logic_Axm2z4_27107,
      ADR0 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4493_o,
      O => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o3_29022
    );
  cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y119",
      INIT => X"040C040C44CC44CC"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_M5tvx4,
      ADR3 => cortexm0_u_logic_Tqc3z4_26234,
      ADR1 => cortexm0_u_logic_X3pwx4,
      ADR2 => cortexm0_u_logic_Rym2z4_26233,
      ADR5 => cortexm0_u_logic_Ts5wx4,
      O => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o4_29023
    );
  cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y119",
      INIT => X"2200AA0000000000"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o3_29022,
      ADR3 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o4_29023,
      ADR5 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o2_29021,
      ADR4 => cortexm0_u_logic_H6tvx4,
      ADR1 => cortexm0_u_logic_U5a3z4_27172,
      O => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o5_27170
    );
  cortexm0_u_logic_U5a3z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_U5a3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_U5a3z4_IN,
      O => cortexm0_u_logic_U5a3z4_27172,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y119",
      INIT => X"00737373007F7F7F"
    )
    port map (
      ADR2 => cortexm0_u_logic_J6i2z4_25617,
      ADR0 => cortexm0_u_logic_Mis2z4_26038,
      ADR5 => cortexm0_u_logic_Kss2z4_26716,
      ADR1 => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4488_o,
      ADR3 => cortexm0_u_logic_Japwx4,
      ADR4 => cortexm0_u_logic_Rsa3z4_27168,
      O => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o2_29021
    );
  cortexm0_u_logic_Rym2z4_cortexm0_u_logic_Rym2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N180,
      O => N180_0
    );
  cortexm0_u_logic_Rym2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y113",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rym2z4_CLK,
      I => cortexm0_u_logic_Zyhvx4,
      O => cortexm0_u_logic_Rym2z4_26233,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Zyhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y113",
      INIT => X"00CCCCCC00CCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Zyhvx41_26339,
      ADR4 => cortexm0_u_logic_Fsyvx4,
      ADR3 => cortexm0_u_logic_Txa2z4,
      ADR5 => '1',
      O => cortexm0_u_logic_Zyhvx4
    );
  cortexm0_u_logic_M5mvx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y113",
      INIT => X"5050F0F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Hzj2z4_26128,
      ADR0 => cortexm0_u_logic_Fxa2z4,
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Fsyvx4,
      ADR1 => '1',
      O => N180
    );
  cortexm0_u_logic_Txa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y113",
      INIT => X"0000080000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Uaj2z4_26214,
      ADR4 => cortexm0_u_logic_Tdp2z4_26215,
      ADR1 => cortexm0_u_logic_G0w2z4_25739,
      ADR5 => cortexm0_u_logic_Trq2z4_26216,
      ADR3 => cortexm0_u_logic_Cam2z4_26217,
      ADR2 => cortexm0_u_logic_R1w2z4_26161,
      O => cortexm0_u_logic_Txa2z4
    );
  cortexm0_u_logic_Fxa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y113",
      INIT => X"0000000000800000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Uaj2z4_26214,
      ADR5 => cortexm0_u_logic_Tdp2z4_26215,
      ADR1 => cortexm0_u_logic_G0w2z4_25739,
      ADR3 => cortexm0_u_logic_Trq2z4_26216,
      ADR0 => cortexm0_u_logic_Cam2z4_26217,
      ADR2 => cortexm0_u_logic_R1w2z4_26161,
      O => cortexm0_u_logic_Fxa2z4
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4554_o_SW3_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y116",
      INIT => X"AA00AA000000AA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Qrp2z4_27217,
      ADR4 => cortexm0_u_logic_Hzj2z4_26128,
      ADR0 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234,
      ADR3 => cortexm0_u_logic_A6zwx4,
      O => N940
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4554_o_SW3_SW0_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y116",
      INIT => X"FF000F00FFFF0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Qrp2z4_27217,
      ADR2 => cortexm0_u_logic_Hzj2z4_26128,
      ADR5 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234,
      ADR3 => cortexm0_u_logic_A6zwx4,
      O => N941
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4554_o_SW3_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y116",
      INIT => X"0008000000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Qrp2z4_27217,
      ADR1 => cortexm0_u_logic_Hzj2z4_26128,
      ADR3 => N633,
      ADR2 => cortexm0_u_logic_Pazwx41_26976,
      ADR0 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234,
      ADR4 => cortexm0_u_logic_A6zwx4,
      O => N939
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4554_o_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y116",
      INIT => X"AAAAAAAAC0C0F3C0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o,
      ADR1 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o2_27246,
      ADR0 => N941,
      ADR2 => N940,
      ADR5 => cortexm0_u_logic_H6zwx4_0,
      ADR3 => N939,
      O => N697
    );
  cortexm0_u_logic_T8f3z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y114",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_T8f3z4_CLK,
      I => cortexm0_u_logic_P0ivx4,
      O => cortexm0_u_logic_T8f3z4_27910,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_P0ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y114",
      INIT => X"2A3F2A2A3F3F0000"
    )
    port map (
      ADR5 => HWDATA(8),
      ADR3 => cortexm0_u_logic_Yz4wx4,
      ADR0 => cortexm0_u_logic_D9ovx4,
      ADR4 => cortexm0_u_logic_T8f3z4_27910,
      ADR1 => cortexm0_u_logic_Fsyvx4,
      ADR2 => cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6611_o,
      O => cortexm0_u_logic_P0ivx4
    );
  cortexm0_u_logic_E5owx44_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y114",
      INIT => X"F3F3F373FFFFF777"
    )
    port map (
      ADR4 => cortexm0_u_logic_Hzj2z4_26128,
      ADR1 => cortexm0_u_logic_E5owx43_0,
      ADR2 => cortexm0_u_logic_Hzywx4,
      ADR3 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o,
      ADR0 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      ADR5 => cortexm0_u_logic_Ozywx4,
      O => N951
    );
  cortexm0_u_logic_Mmux_H3ivx414 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y111",
      INIT => X"FFFFFFFFFFFFFFF5"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_V4ovx4_0,
      ADR3 => HWDATA(21),
      ADR0 => cortexm0_u_logic_Vr32z4_Cs32z4_AND_5570_o,
      ADR5 => cortexm0_u_logic_Mmux_H3ivx413_27628,
      ADR2 => cortexm0_u_logic_Mmux_H3ivx412_29014,
      O => cortexm0_u_logic_Mmux_H3ivx414_29016
    );
  cortexm0_u_logic_Mmux_H3ivx415 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y111",
      INIT => X"FFFF0000FFF70000"
    )
    port map (
      ADR4 => cortexm0_u_logic_D9ovx4,
      ADR3 => HWDATA(20),
      ADR1 => cortexm0_u_logic_Jm5xx4_Qm5xx4_AND_5363_o,
      ADR2 => HWDATA(19),
      ADR0 => cortexm0_u_logic_Sx3wx4,
      ADR5 => cortexm0_u_logic_Mmux_H3ivx414_29016,
      O => cortexm0_u_logic_Mmux_H3ivx415_25778
    );
  cortexm0_u_logic_P54xx4_W54xx4_AND_5155_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y111",
      INIT => X"CFCFCF0FAFAFFF0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Y9t2z4_26059,
      ADR4 => cortexm0_u_logic_Qr42z4_26060,
      ADR5 => cortexm0_u_logic_Oq42z4,
      ADR1 => cortexm0_u_logic_Hc1wx4,
      ADR0 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o,
      ADR3 => cortexm0_u_logic_Rtpvx4,
      O => cortexm0_u_logic_P54xx4_W54xx4_AND_5155_o
    );
  cortexm0_u_logic_Mmux_H3ivx412 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y111",
      INIT => X"F7FFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_O24wx4,
      ADR3 => cortexm0_u_logic_Zz0xx4_G01xx4_AND_4732_o,
      ADR2 => HWDATA(18),
      ADR1 => cortexm0_u_logic_E132z4_L132z4_AND_5466_o,
      ADR5 => cortexm0_u_logic_Rn1xx4,
      ADR4 => cortexm0_u_logic_P54xx4_W54xx4_AND_5155_o,
      O => cortexm0_u_logic_Mmux_H3ivx412_29014
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y112",
      INIT => X"1111111133FF33FF"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_H8l2z4_26235,
      ADR0 => cortexm0_u_logic_Cps2z4_26379,
      ADR5 => cortexm0_u_logic_Jsa2z4,
      ADR3 => cortexm0_u_logic_Douvx4,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6576_o12_26712
    );
  cortexm0_u_logic_Douvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y112",
      INIT => X"0000008000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Uaj2z4_26214,
      ADR4 => cortexm0_u_logic_Tdp2z4_26215,
      ADR5 => cortexm0_u_logic_G0w2z4_25739,
      ADR0 => cortexm0_u_logic_Trq2z4_26216,
      ADR3 => cortexm0_u_logic_Cam2z4_26217,
      ADR2 => cortexm0_u_logic_R1w2z4_26161,
      O => cortexm0_u_logic_Douvx4
    );
  cortexm0_u_logic_Zcn2z4_cortexm0_u_logic_Zcn2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rfpvx4_pack_3,
      O => cortexm0_u_logic_Rfpvx4
    );
  cortexm0_u_logic_Qllwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y84",
      INIT => X"3300333333003333"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => cortexm0_u_logic_Bkxvx4,
      ADR3 => cortexm0_u_logic_Qllwx43_27164,
      ADR5 => '1',
      O => cortexm0_u_logic_Qllwx4
    );
  cortexm0_u_logic_Rfpvx46 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y84",
      INIT => X"30303333"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Rfpvx45_28058,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => cortexm0_u_logic_Bkxvx4,
      ADR3 => '1',
      O => cortexm0_u_logic_Rfpvx4_pack_3
    );
  cortexm0_u_logic_Bkxvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y84",
      INIT => X"CC440000C0440000"
    )
    port map (
      ADR1 => cortexm0_u_logic_X3xvx4,
      ADR4 => cortexm0_u_logic_Bkxvx41_26573,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => cortexm0_u_logic_Bkxvx49_26582,
      ADR2 => cortexm0_u_logic_Bkxvx413_28651,
      ADR0 => cortexm0_u_logic_V6swx4_0,
      O => cortexm0_u_logic_Bkxvx4
    );
  cortexm0_u_logic_Z4xvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y84",
      INIT => X"000039CC00003339"
    )
    port map (
      ADR1 => cortexm0_u_logic_Irxvx4_Prxvx4_XOR_47_o,
      ADR5 => cortexm0_u_logic_Uqxvx4,
      ADR3 => cortexm0_u_logic_Vuxvx4_Rsxvx4_XOR_48_o,
      ADR0 => cortexm0_u_logic_Ejpvx4,
      ADR2 => cortexm0_u_logic_Brxvx4_Y5svx4_XOR_46_o,
      ADR4 => cortexm0_u_logic_Vnxvx4_Coxvx4_AND_926_o,
      O => cortexm0_u_logic_Z4xvx41_29026
    );
  cortexm0_u_logic_Zcn2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y84",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rfpvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zcn2z4_CLK,
      I => cortexm0_u_logic_Z4xvx4,
      O => cortexm0_u_logic_Zcn2z4_26360,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Z4xvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y84",
      INIT => X"FFFFF5FDFFFFF0FC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Z4xvx44_26354,
      ADR3 => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o,
      ADR2 => cortexm0_u_logic_Z4xvx43_0,
      ADR5 => cortexm0_u_logic_Viy2z4_26357,
      ADR0 => cortexm0_u_logic_J2yvx4_Q2yvx4_AND_959_o,
      ADR4 => cortexm0_u_logic_Z4xvx41_29026,
      O => cortexm0_u_logic_Z4xvx4
    );
  cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o3_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M66wx4,
      O => cortexm0_u_logic_M66wx4_0
    );
  cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y87",
      INIT => X"AE8CFAF000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Mv2wx4,
      ADR1 => cortexm0_u_logic_Xviwx4,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      O => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o3_26754
    );
  cortexm0_u_logic_Mv2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y87",
      INIT => X"AFAFAFAFAFAFAFAF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR5 => '1',
      O => cortexm0_u_logic_Mv2wx4
    );
  cortexm0_u_logic_M66wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y87",
      INIT => X"AAAA0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      O => cortexm0_u_logic_M66wx4
    );
  HWDATA_22_HWDATA_22_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(6),
      O => HWDATA_6_0
    );
  cortexm0_u_logic_Mmux_hwdata_o_22_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y121",
      INIT => X"03F300FF03F300FF"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Uvzvx4,
      ADR2 => cortexm0_u_logic_Qr42z4_26060,
      ADR4 => cortexm0_u_logic_Y9t2z4_26059,
      ADR1 => cortexm0_u_logic_Wa0wx4,
      ADR5 => '1',
      O => HWDATA(22)
    );
  cortexm0_u_logic_hwdata_o_6_1 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y121",
      INIT => X"00FF0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Uvzvx4,
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Y9t2z4_26059,
      ADR1 => '1',
      O => HWDATA(6)
    );
  cortexm0_u_logic_Mmux_H3ivx413 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y121",
      INIT => X"FFFFFFFFFFFF0F27"
    )
    port map (
      ADR2 => cortexm0_u_logic_N142z4_U142z4_AND_5607_o,
      ADR3 => cortexm0_u_logic_Qr42z4_26060,
      ADR0 => cortexm0_u_logic_Y9t2z4_26059,
      ADR5 => cortexm0_u_logic_Cztvx4_0,
      ADR1 => cortexm0_u_logic_Yw0wx4,
      ADR4 => HWDATA(22),
      O => cortexm0_u_logic_Mmux_H3ivx413_27628
    );
  cortexm0_u_logic_G9w2z4_cortexm0_u_logic_G9w2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Sbxvx47_7623,
      O => cortexm0_u_logic_Sbxvx47_0
    );
  cortexm0_u_logic_G9w2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y88",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_G9w2z4_CLK,
      I => cortexm0_u_logic_Lrhvx4,
      O => cortexm0_u_logic_G9w2z4_26760,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Lrhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y88",
      INIT => X"FFFFF0FF0000F0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => cortexm0_u_logic_G9w2z4_26760,
      ADR3 => cortexm0_u_logic_Rqywx4,
      ADR2 => cortexm0_u_logic_C6mwx4,
      O => cortexm0_u_logic_Lrhvx4
    );
  cortexm0_u_logic_Jeewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y88",
      INIT => X"3FFFFFFF3FFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Uup2z4_26761,
      ADR4 => cortexm0_u_logic_Qzq2z4_25915,
      ADR3 => cortexm0_u_logic_Fzl2z4_26001,
      ADR2 => cortexm0_u_logic_Zcn2z4_26360,
      ADR5 => '1',
      O => cortexm0_u_logic_Jeewx4
    );
  cortexm0_u_logic_Sbxvx47 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y88",
      INIT => X"14444444"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o,
      ADR1 => cortexm0_u_logic_Uup2z4_26761,
      ADR4 => cortexm0_u_logic_Qzq2z4_25915,
      ADR3 => cortexm0_u_logic_Fzl2z4_26001,
      ADR2 => cortexm0_u_logic_Zcn2z4_26360,
      O => cortexm0_u_logic_Sbxvx47_7623
    );
  cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y88",
      INIT => X"FFFFFAFAFFFFFAFA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o4_26757,
      ADR4 => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o5_26758,
      ADR0 => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o3_26754,
      O => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o
    );
  cortexm0_u_logic_Xxhvx410_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y88",
      INIT => X"F5F5F5F5F5C4F5F5"
    )
    port map (
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Jeewx4,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Cyq2z4_26483,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_G9w2z4_26760,
      O => N1557
    );
  cortexm0_u_logic_Fvhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y89",
      INIT => X"8C00CC00CC00CC00"
    )
    port map (
      ADR1 => cortexm0_u_logic_U2x2z4_25977,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Lny2z4_25997,
      ADR5 => cortexm0_u_logic_M0jwx4,
      ADR2 => cortexm0_u_logic_Nqy2z4_25999,
      ADR0 => cortexm0_u_logic_Dvy2z4_25981,
      O => cortexm0_u_logic_Fvhvx417_28144
    );
  cortexm0_u_logic_Vac3z4_cortexm0_u_logic_Vac3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1481_pack_3,
      O => N1481
    );
  cortexm0_u_logic_Cjuwx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y122",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Mcc3z4_26564,
      ADR1 => cortexm0_u_logic_Vac3z4_26563,
      ADR5 => '1',
      O => N906
    );
  cortexm0_u_logic_M2ivx4_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y122",
      INIT => X"4ECC4ECC"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ts5wx4,
      ADR3 => cortexm0_u_logic_Y9t2z4_26059,
      ADR2 => cortexm0_u_logic_J6i2z4_25617,
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Vac3z4_26563,
      O => N1481_pack_3
    );
  cortexm0_u_logic_Vac3z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y122",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vac3z4_CLK,
      I => cortexm0_u_logic_M2ivx4_28142,
      O => cortexm0_u_logic_Vac3z4_26563,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_M2ivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y122",
      INIT => X"54FC55FF10300000"
    )
    port map (
      ADR1 => cortexm0_u_logic_N142z4_U142z4_AND_5607_o,
      ADR3 => cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6582_o,
      ADR0 => cortexm0_u_logic_Fsyvx4,
      ADR5 => cortexm0_u_logic_Vac3z4_26563,
      ADR4 => cortexm0_u_logic_K3l2z4_25851,
      ADR2 => N1481,
      O => cortexm0_u_logic_M2ivx4_28142
    );
  cortexm0_u_logic_Uqxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y85",
      INIT => X"8448488448848448"
    )
    port map (
      ADR1 => cortexm0_u_logic_Nqy2z4_25999,
      ADR5 => cortexm0_u_logic_Jky2z4_26576,
      ADR0 => cortexm0_u_logic_Lny2z4_25997,
      ADR2 => cortexm0_u_logic_Xly2z4_25996,
      ADR3 => cortexm0_u_logic_Zwxvx4,
      ADR4 => cortexm0_u_logic_Zoy2z4_25998,
      O => cortexm0_u_logic_Uqxvx4
    );
  cortexm0_u_logic_Mxor_Vuxvx4_Rsxvx4_XOR_48_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y85",
      INIT => X"ED12847BDE2148B7"
    )
    port map (
      ADR3 => cortexm0_u_logic_Jvxvx4_0,
      ADR4 => cortexm0_u_logic_Lny2z4_25997,
      ADR1 => cortexm0_u_logic_Zoy2z4_25998,
      ADR5 => cortexm0_u_logic_Jky2z4_26576,
      ADR2 => cortexm0_u_logic_Xly2z4_25996,
      ADR0 => cortexm0_u_logic_Zwxvx4,
      O => cortexm0_u_logic_Vuxvx4_Rsxvx4_XOR_48_o
    );
  cortexm0_u_logic_Fmqvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y85",
      INIT => X"FFFFFFFFFFDCDCDC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nqy2z4_25999,
      ADR0 => cortexm0_u_logic_Qaxvx4_Xaxvx4_AND_901_o,
      ADR1 => cortexm0_u_logic_Fmqvx42_26711,
      ADR3 => cortexm0_u_logic_Zoy2z4_25998,
      ADR4 => cortexm0_u_logic_Dsqvx4,
      ADR5 => cortexm0_u_logic_Fmqvx41_29028,
      O => cortexm0_u_logic_Fmqvx43_26709
    );
  cortexm0_u_logic_Fmqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y85",
      INIT => X"0000C6390000CC33"
    )
    port map (
      ADR4 => cortexm0_u_logic_Vnxvx4_Coxvx4_AND_926_o,
      ADR3 => cortexm0_u_logic_Uqxvx4,
      ADR1 => cortexm0_u_logic_Vuxvx4_Rsxvx4_XOR_48_o,
      ADR5 => cortexm0_u_logic_Bsy2z4_25709,
      ADR2 => cortexm0_u_logic_Brxvx4_Y5svx4_XOR_46_o,
      ADR0 => cortexm0_u_logic_Hyy2z4_25974,
      O => cortexm0_u_logic_Fmqvx41_29028
    );
  cortexm0_u_logic_Kkrvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y120",
      INIT => X"33333333200033FF"
    )
    port map (
      ADR1 => cortexm0_u_logic_K0wwx4,
      ADR4 => cortexm0_u_logic_D0wwx4,
      ADR3 => cortexm0_u_logic_Cjuwx43_26572,
      ADR2 => cortexm0_u_logic_Mcc3z4_26564,
      ADR0 => cortexm0_u_logic_Vac3z4_26563,
      ADR5 => cortexm0_u_logic_Cjuwx42_26571,
      O => cortexm0_u_logic_Kkrvx43_29024
    );
  cortexm0_u_logic_Mmux_Hdzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y120",
      INIT => X"0F0F0FAA0F0F2EAA"
    )
    port map (
      ADR5 => N906,
      ADR0 => cortexm0_u_logic_B90xx4,
      ADR2 => cortexm0_u_logic_Tb0xx4,
      ADR1 => cortexm0_u_logic_K0wwx4,
      ADR4 => cortexm0_u_logic_Cjuwx42_26571,
      ADR3 => cortexm0_u_logic_Cjuwx43_26572,
      O => cortexm0_u_logic_Hdzwx4
    );
  cortexm0_u_logic_U5pwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y120",
      INIT => X"CCECCCECCCECECEE"
    )
    port map (
      ADR5 => cortexm0_u_logic_Qzzwx4,
      ADR2 => cortexm0_u_logic_F40xx4,
      ADR3 => cortexm0_u_logic_Hdzwx4,
      ADR4 => cortexm0_u_logic_Kbzwx4,
      ADR0 => cortexm0_u_logic_U5pwx42_25933,
      ADR1 => cortexm0_u_logic_U5pwx41_25954,
      O => cortexm0_u_logic_U5pwx4
    );
  cortexm0_u_logic_Kkrvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y120",
      INIT => X"11DDF0F011DDF0F0"
    )
    port map (
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Ayzwx4,
      ADR3 => cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4641_o_0,
      ADR1 => cortexm0_u_logic_Jjuwx4,
      ADR2 => cortexm0_u_logic_Kkrvx43_29024,
      ADR4 => cortexm0_u_logic_U5pwx4,
      O => cortexm0_u_logic_Kkrvx44_25946
    );
  cortexm0_u_logic_Prxvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y86",
      INIT => X"557D55D77DFFD7FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Jvxvx4_0,
      ADR5 => cortexm0_u_logic_Lny2z4_25997,
      ADR3 => cortexm0_u_logic_Zoy2z4_25998,
      ADR4 => cortexm0_u_logic_Jky2z4_26576,
      ADR1 => cortexm0_u_logic_Xly2z4_25996,
      ADR2 => cortexm0_u_logic_Zwxvx4,
      O => cortexm0_u_logic_Prxvx4
    );
  cortexm0_u_logic_Mxor_Irxvx4_Prxvx4_XOR_47_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y86",
      INIT => X"577F577FA880A880"
    )
    port map (
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Prxvx4,
      ADR1 => cortexm0_u_logic_Xly2z4_25996,
      ADR3 => cortexm0_u_logic_Zwxvx4,
      ADR2 => cortexm0_u_logic_Jky2z4_26576,
      ADR0 => cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_205_o_0,
      O => cortexm0_u_logic_Irxvx4_Prxvx4_XOR_47_o
    );
  cortexm0_u_logic_Sbxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y86",
      INIT => X"00000022000000B2"
    )
    port map (
      ADR0 => cortexm0_u_logic_Uqxvx4,
      ADR1 => cortexm0_u_logic_Vuxvx4_Rsxvx4_XOR_48_o,
      ADR2 => cortexm0_u_logic_Ejpvx4,
      ADR5 => cortexm0_u_logic_Brxvx4_Y5svx4_XOR_46_o,
      ADR4 => cortexm0_u_logic_Vnxvx4_Coxvx4_AND_926_o,
      ADR3 => cortexm0_u_logic_Irxvx4_Prxvx4_XOR_47_o,
      O => cortexm0_u_logic_Sbxvx41_29029
    );
  cortexm0_u_logic_Uup2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y86",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rfpvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uup2z4_CLK,
      I => cortexm0_u_logic_Sbxvx4,
      O => cortexm0_u_logic_Uup2z4_26761,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Sbxvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y86",
      INIT => X"FFFFFFAFFFFFFFAA"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Jky2z4_26576,
      ADR2 => cortexm0_u_logic_J2yvx4_Q2yvx4_AND_959_o,
      ADR0 => cortexm0_u_logic_Sbxvx46_27117,
      ADR3 => cortexm0_u_logic_Sbxvx47_0,
      ADR4 => cortexm0_u_logic_Sbxvx41_29029,
      O => cortexm0_u_logic_Sbxvx4
    );
  cortexm0_u_logic_Vwhvx45_cortexm0_u_logic_Vwhvx45_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Sjwvx4_pack_3,
      O => cortexm0_u_logic_Sjwvx4
    );
  cortexm0_u_logic_Vwhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y81",
      INIT => X"CCCCCCCC04440CCC"
    )
    port map (
      ADR5 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_SF1182,
      ADR3 => cortexm0_u_logic_SF1181,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Vwhvx44_0,
      O => cortexm0_u_logic_Vwhvx45_28761
    );
  cortexm0_u_logic_SF11811 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y81",
      INIT => X"DDCDDDDDFFCFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qdj2z4_26090,
      ADR2 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Ukpvx4,
      ADR5 => cortexm0_u_logic_Bnfwx4,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_SF1181
    );
  cortexm0_u_logic_Ukpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y81",
      INIT => X"0000AAAA0000AAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR0 => cortexm0_u_logic_H9i2z4_25943,
      ADR5 => '1',
      O => cortexm0_u_logic_Ukpvx4
    );
  cortexm0_u_logic_Sjwvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y81",
      INIT => X"00220022"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Qdj2z4_26090,
      ADR1 => cortexm0_u_logic_U2x2z4_25977,
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_H9i2z4_25943,
      O => cortexm0_u_logic_Sjwvx4_pack_3
    );
  cortexm0_u_logic_K6yvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y81",
      INIT => X"5000500051115000"
    )
    port map (
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR5 => cortexm0_u_logic_Oedwx4,
      ADR4 => cortexm0_u_logic_C9yvx4,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR2 => cortexm0_u_logic_L5wvx4_0,
      ADR3 => cortexm0_u_logic_Sjwvx4,
      O => cortexm0_u_logic_K6yvx46_27825
    );
  cortexm0_u_logic_Yuhvx41_cortexm0_u_logic_Yuhvx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pyxvx4_pack_8,
      O => cortexm0_u_logic_Pyxvx4
    );
  cortexm0_u_logic_Yuhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y82",
      INIT => X"0020000000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Pty2z4_26586,
      ADR2 => cortexm0_u_logic_H9i2z4_25943,
      ADR3 => cortexm0_u_logic_U2x2z4_25977,
      ADR0 => cortexm0_u_logic_Swy2z4_25978,
      ADR4 => cortexm0_u_logic_Pyxvx4,
      ADR1 => cortexm0_u_logic_Dvy2z4_25981,
      O => cortexm0_u_logic_Yuhvx41_27565
    );
  cortexm0_u_logic_Zjwvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y82",
      INIT => X"FFDDFFDDFFDDFFDD"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Hyy2z4_25974,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Qem2z4_25973,
      ADR5 => '1',
      O => cortexm0_u_logic_Zjwvx4
    );
  cortexm0_u_logic_Pyxvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y82",
      INIT => X"00880088"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Hyy2z4_25974,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Qem2z4_25973,
      O => cortexm0_u_logic_Pyxvx4_pack_8
    );
  cortexm0_u_logic_Nokwx4_Ukpvx4_AND_2925_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y82",
      INIT => X"1030000000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_H9i2z4_25943,
      ADR5 => cortexm0_u_logic_Pyxvx4,
      ADR4 => cortexm0_u_logic_U2x2z4_25977,
      ADR1 => cortexm0_u_logic_L8t2z4_25926,
      ADR0 => cortexm0_u_logic_Dvy2z4_25981,
      ADR3 => cortexm0_u_logic_Pty2z4_26586,
      O => cortexm0_u_logic_Nokwx4_Ukpvx4_AND_2925_o
    );
  cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_844_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y82",
      INIT => X"FF00FF0DFFD0FFDD"
    )
    port map (
      ADR0 => cortexm0_u_logic_Sjwvx4,
      ADR1 => cortexm0_u_logic_Zjwvx4,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => cortexm0_u_logic_Qdj2z4_26090,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      O => N1485
    );
  cortexm0_u_logic_Qllwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y83",
      INIT => X"0000404000003300"
    )
    port map (
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR0 => cortexm0_u_logic_S87wx4,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Qllwx41_27163
    );
  cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y83",
      INIT => X"EFEFEF000F0F0F00"
    )
    port map (
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR4 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Xviwx4,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o4_26757
    );
  cortexm0_u_logic_A6tvx4_cortexm0_u_logic_A6tvx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B2uvx4,
      O => cortexm0_u_logic_B2uvx4_0
    );
  cortexm0_u_logic_A6tvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y104",
      INIT => X"0000010000000100"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ffs2z4_25849,
      ADR2 => cortexm0_u_logic_Kop2z4_25852,
      ADR1 => cortexm0_u_logic_Lz93z4_25850,
      ADR3 => cortexm0_u_logic_Mjl2z4_25848,
      ADR0 => cortexm0_u_logic_J6i2z4_25617,
      ADR5 => '1',
      O => cortexm0_u_logic_A6tvx4
    );
  cortexm0_u_logic_B2uvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y104",
      INIT => X"00010000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ffs2z4_25849,
      ADR2 => cortexm0_u_logic_Kop2z4_25852,
      ADR1 => cortexm0_u_logic_Lz93z4_25850,
      ADR3 => cortexm0_u_logic_Mjl2z4_25848,
      ADR0 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_B2uvx4
    );
  cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y104",
      INIT => X"8FFFCFFF88FFCCFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o2_29039,
      ADR0 => cortexm0_u_logic_Ffs2z4_25849,
      ADR4 => cortexm0_u_logic_Vssvx4,
      ADR3 => cortexm0_u_logic_Wai2z4_25774,
      ADR5 => cortexm0_u_logic_Lstwx42_25773,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o3_27366
    );
  cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y104",
      INIT => X"0015151500151515"
    )
    port map (
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Aea3z4_27363,
      ADR1 => cortexm0_u_logic_Ztc3z4_27364,
      ADR4 => cortexm0_u_logic_Gxk2z4_27365,
      ADR3 => cortexm0_u_logic_Ts5wx4,
      ADR2 => cortexm0_u_logic_M5tvx4,
      O => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o1_29040
    );
  cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y104",
      INIT => X"030300000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o1_29040,
      ADR2 => cortexm0_u_logic_A6tvx4,
      ADR1 => cortexm0_u_logic_Japwx4,
      ADR5 => cortexm0_u_logic_F2o2z4_27362,
      O => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o2_29039
    );
  cortexm0_u_logic_Bsy2z4_cortexm0_u_logic_Bsy2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qbpvx4_pack_5,
      O => cortexm0_u_logic_Qbpvx4
    );
  cortexm0_u_logic_Ueovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y92",
      INIT => X"2222222222222222"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Rbi3z4_27173,
      ADR0 => cortexm0_u_logic_Z7i2z4_26989,
      ADR5 => '1',
      O => cortexm0_u_logic_Ueovx4
    );
  cortexm0_u_logic_Qbpvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y92",
      INIT => X"00200000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fcj2z4_26798,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Scpvx4_25710,
      ADR1 => cortexm0_u_logic_Rbi3z4_27173,
      ADR0 => cortexm0_u_logic_Z7i2z4_26989,
      O => cortexm0_u_logic_Qbpvx4_pack_5
    );
  cortexm0_u_logic_Scpvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y92",
      INIT => X"4040000040000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wpsvx4,
      ADR5 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR2 => cortexm0_u_logic_Ppsvx4,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR0 => N78,
      ADR4 => cortexm0_u_logic_Z5pvx4,
      O => cortexm0_u_logic_Scpvx4_25710
    );
  cortexm0_u_logic_V5nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y92",
      INIT => X"FAFCAACCF0FC00CC"
    )
    port map (
      ADR3 => cortexm0_u_logic_Scpvx4_25710,
      ADR5 => cortexm0_u_logic_Jhy2z4_25711,
      ADR0 => cortexm0_u_logic_K6y2z4_25712,
      ADR1 => cortexm0_u_logic_Bsy2z4_25709,
      ADR4 => ahbmi_hrdata_0_IBUF_0,
      ADR2 => cortexm0_u_logic_Qbpvx4,
      O => N278
    );
  cortexm0_u_logic_Bsy2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bsy2z4_CLK,
      I => cortexm0_u_logic_V5nvx4_7705,
      O => cortexm0_u_logic_Bsy2z4_25709,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_V5nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y92",
      INIT => X"FFFFFCCCFFFFF000"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Gqw2z4_25705,
      ADR1 => cortexm0_u_logic_Pfovx4,
      ADR2 => ahbmi_hrdata_16_IBUF_0,
      ADR3 => cortexm0_u_logic_Vapvx4,
      ADR4 => N278,
      O => cortexm0_u_logic_V5nvx4_7705
    );
  cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y95",
      INIT => X"05FFCDFF0FFFCFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_M5tvx4,
      ADR5 => cortexm0_u_logic_N7c3z4_25771,
      ADR0 => cortexm0_u_logic_Ts5wx4,
      ADR1 => cortexm0_u_logic_Lstwx42_25773,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Wai2z4_25774,
      O => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o3_25769
    );
  cortexm0_u_logic_Bxxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y95",
      INIT => X"FFFFFFFFF5F5F5F5"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Wai2z4_25774,
      ADR5 => cortexm0_u_logic_Emi2z4_25916,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Bxxwx4
    );
  cortexm0_u_logic_Wai2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wai2z4_CLK,
      I => cortexm0_u_logic_Lyhvx4,
      O => cortexm0_u_logic_Wai2z4_25774,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Lyhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y95",
      INIT => X"FFFE00FEFFFF00FF"
    )
    port map (
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR0 => cortexm0_u_logic_Lyhvx44_27178,
      ADR1 => cortexm0_u_logic_Lyhvx49_27190,
      ADR4 => cortexm0_u_logic_Wai2z4_25774,
      ADR2 => cortexm0_u_logic_Lyhvx46_27185,
      ADR5 => cortexm0_u_logic_V76wx4,
      O => cortexm0_u_logic_Lyhvx4
    );
  cortexm0_u_logic_V76wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y95",
      INIT => X"00000000BBBBB0BB"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hw52z4_Huqvx4_AND_5855_o_0,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Emi2z4_25916,
      ADR3 => cortexm0_u_logic_M66wx4_0,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Ohpvx4,
      O => cortexm0_u_logic_V76wx4
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o19 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y96",
      INIT => X"FFFFFFFFAAFFAAEF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_L8t2z4_25926,
      ADR0 => cortexm0_u_logic_A4t2z4_26089,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o19_28549
    );
  cortexm0_u_logic_Q5vvx431 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y102",
      INIT => X"000E000F000F000F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o212,
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      ADR5 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      O => cortexm0_u_logic_Q5vvx431_29038
    );
  cortexm0_u_logic_Q5vvx434 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y102",
      INIT => X"7F7F5F7F7F7F0077"
    )
    port map (
      ADR4 => cortexm0_u_logic_Wt2wx4,
      ADR0 => cortexm0_u_logic_A4t2z4_26089,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Y9t2z4_26059,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Q5vvx434_29037
    );
  cortexm0_u_logic_Q5vvx435 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y102",
      INIT => X"FFFFFFFFFCFFFCFC"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Q5vvx434_29037,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Q5vvx431_29038,
      ADR2 => cortexm0_u_logic_Q5vvx432_28531,
      ADR5 => cortexm0_u_logic_Q5vvx433_28532,
      O => cortexm0_u_logic_Q5vvx435_28533
    );
  cortexm0_u_logic_Q5vvx436 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y102",
      INIT => X"FFFFFFFFF0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_S4w2z4_25965,
      ADR2 => cortexm0_u_logic_Ik4wx4,
      ADR4 => cortexm0_u_logic_Q5vvx435_28533,
      O => cortexm0_u_logic_Q5vvx43
    );
  N114_N114_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Jp3wx4_pack_2,
      O => cortexm0_u_logic_Jp3wx4
    );
  cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y103",
      INIT => X"A0F20052A0F20052"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Wxp2z4_25622,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => '1',
      O => N114
    );
  cortexm0_u_logic_Jp3wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y103",
      INIT => X"00000A0A"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => '1',
      O => cortexm0_u_logic_Jp3wx4_pack_2
    );
  cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4263_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y103",
      INIT => X"8B8BCFCFCF8BCFCF"
    )
    port map (
      ADR1 => cortexm0_u_logic_R9nwx4,
      ADR4 => cortexm0_u_logic_Vy7wx4,
      ADR0 => cortexm0_u_logic_Pkwwx4,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Ok7wx4,
      ADR2 => cortexm0_u_logic_Jp3wx4,
      O => cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4263_o
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o16 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y94",
      INIT => X"F0F0FFFFF0F0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_H9i2z4_25943,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o16_29034
    );
  cortexm0_u_logic_Mmux_Akewx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y94",
      INIT => X"FFFF0000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_A4t2z4_26089,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Mmux_Akewx411
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o17 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y94",
      INIT => X"00000000FEAAAAAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_W7hwx4,
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o16_29034,
      ADR4 => cortexm0_u_logic_Mmux_Akewx411,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o17_28529
    );
  cortexm0_u_logic_SF288311 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y97",
      INIT => X"33133333FFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Ark2z4_25833,
      ADR2 => cortexm0_u_logic_A4t2z4_26089,
      ADR5 => cortexm0_u_logic_S4w2z4_25965,
      O => cortexm0_u_logic_SF28831
    );
  cortexm0_u_logic_SF16311 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y97",
      INIT => X"FF77FFF7FF7FFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_S4w2z4_25965,
      ADR1 => cortexm0_u_logic_A4t2z4_26089,
      ADR5 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_SF1631
    );
  cortexm0_u_logic_S4w2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y97",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_J5vvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_S4w2z4_CLK,
      I => cortexm0_u_logic_Ye4wx4,
      O => cortexm0_u_logic_S4w2z4_25965,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Ye4wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y97",
      INIT => X"0000001100000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Uaj2z4_26214,
      ADR0 => cortexm0_u_logic_Cam2z4_26217,
      ADR3 => cortexm0_u_logic_Trq2z4_26216,
      ADR5 => cortexm0_u_logic_G0w2z4_25739,
      ADR4 => cortexm0_u_logic_Tdp2z4_26215,
      O => cortexm0_u_logic_Ye4wx4
    );
  cortexm0_u_logic_Rqywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y97",
      INIT => X"33FF030333FF0303"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => cortexm0_u_logic_Ywi2z4_25581,
      ADR4 => cortexm0_u_logic_Ye4wx4,
      ADR2 => cortexm0_u_logic_U7w2z4_25582,
      ADR3 => cortexm0_u_logic_R1w2z4_26161,
      O => cortexm0_u_logic_Rqywx4
    );
  cortexm0_u_logic_U4z2z4_cortexm0_u_logic_U4z2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vllvx42_pack_4,
      O => cortexm0_u_logic_Vllvx42_29032
    );
  cortexm0_u_logic_Ulgwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y91",
      INIT => X"FFF3FFF3FFF3FFF3"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Hyy2z4_25974,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_H9i2z4_25943,
      ADR5 => '1',
      O => cortexm0_u_logic_Ulgwx4
    );
  cortexm0_u_logic_Vllvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y91",
      INIT => X"F7330000"
    )
    port map (
      ADR4 => cortexm0_u_logic_H3wvx4_25594,
      ADR0 => cortexm0_u_logic_Swy2z4_25978,
      ADR2 => cortexm0_u_logic_Hyy2z4_25974,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_H9i2z4_25943,
      O => cortexm0_u_logic_Vllvx42_pack_4
    );
  cortexm0_u_logic_Mvhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y91",
      INIT => X"CC00DD00FC00FD00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Swy2z4_25978,
      ADR1 => cortexm0_u_logic_Mvhvx416_28114,
      ADR0 => cortexm0_u_logic_Dvy2z4_25981,
      ADR4 => cortexm0_u_logic_Lcpvx4_Izwvx4_OR_936_o,
      ADR2 => cortexm0_u_logic_Qem2z4_25973,
      ADR5 => cortexm0_u_logic_Ulgwx4,
      O => cortexm0_u_logic_Mvhvx417_28113
    );
  cortexm0_u_logic_U4z2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_U4z2z4_CLK,
      I => cortexm0_u_logic_Vllvx4,
      O => cortexm0_u_logic_U4z2z4_27337,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Vllvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y91",
      INIT => X"FFCCFFFC3300F3F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Loyvx4_27336,
      ADR2 => cortexm0_u_logic_Vllvx42_29032,
      ADR3 => cortexm0_u_logic_U4z2z4_27337,
      ADR1 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Vllvx41_29031,
      O => cortexm0_u_logic_Vllvx4
    );
  cortexm0_u_logic_Vllvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y91",
      INIT => X"AE0C00000C0C0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_G0w2z4_25739,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Fcj2z4_26798,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      O => cortexm0_u_logic_Vllvx41_29031
    );
  cortexm0_u_logic_Df3wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y90",
      INIT => X"F0F0F0F0F0F0F0F8"
    )
    port map (
      ADR2 => cortexm0_u_logic_V6swx4_Pcyvx4_AND_6855_o,
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Df3wx45_28800
    );
  cortexm0_u_logic_Mmux_J7ewx413 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y100",
      INIT => X"2A2A2222003F0033"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_D5ywx4,
      ADR5 => cortexm0_u_logic_Oldwx4,
      ADR3 => cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3582_o,
      ADR0 => cortexm0_u_logic_Kepwx4,
      ADR4 => cortexm0_u_logic_Xuxwx4,
      O => cortexm0_u_logic_Mmux_J7ewx412_25810
    );
  cortexm0_u_logic_Mmux_J7ewx412 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y100",
      INIT => X"1111B1110000A000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Dp7wx4,
      ADR3 => cortexm0_u_logic_D5ywx4,
      ADR0 => cortexm0_u_logic_Oldwx4,
      ADR1 => cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3582_o,
      ADR2 => cortexm0_u_logic_Kepwx4,
      ADR4 => cortexm0_u_logic_Xuxwx4,
      O => cortexm0_u_logic_Mmux_J7ewx411_25809
    );
  cortexm0_u_logic_Mmux_J7ewx414 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y100",
      INIT => X"FFEEFFEEFFEEFFEE"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Mmux_J7ewx41,
      ADR0 => cortexm0_u_logic_Mmux_J7ewx411_25809,
      ADR1 => cortexm0_u_logic_Mmux_J7ewx412_25810,
      O => cortexm0_u_logic_J7ewx4
    );
  cortexm0_u_logic_Mmux_Z78wx4126 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y100",
      INIT => X"F0F0F0F0F0F0F0D0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Mmux_Z78wx411_27439,
      ADR1 => cortexm0_u_logic_Hr7wx4,
      ADR0 => cortexm0_u_logic_X7ewx4,
      ADR3 => cortexm0_u_logic_J7ewx4,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4124_27016,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4123,
      O => cortexm0_u_logic_Mmux_Z78wx4125_27459
    );
  cortexm0_u_logic_Tna3z4_cortexm0_u_logic_Tna3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_K22wx41_7912,
      O => cortexm0_u_logic_K22wx41_0
    );
  cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y105",
      INIT => X"0007007707077777"
    )
    port map (
      ADR5 => cortexm0_u_logic_F2o2z4_27362,
      ADR3 => cortexm0_u_logic_Japwx4,
      ADR2 => cortexm0_u_logic_M5tvx4,
      ADR4 => cortexm0_u_logic_Ztc3z4_27364,
      ADR1 => cortexm0_u_logic_Gxk2z4_27365,
      ADR0 => cortexm0_u_logic_Ts5wx4,
      O => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o5_29041
    );
  cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y105",
      INIT => X"0007007707075777"
    )
    port map (
      ADR0 => ahbmi_hrdata_24_IBUF_0,
      ADR5 => cortexm0_u_logic_Aea3z4_27363,
      ADR2 => cortexm0_u_logic_Tna3z4_27059,
      ADR4 => cortexm0_u_logic_A6tvx4,
      ADR3 => cortexm0_u_logic_H6tvx4,
      ADR1 => cortexm0_u_logic_B7owx4,
      O => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o4_29042
    );
  cortexm0_u_logic_I21wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y105",
      INIT => X"FFCC5544FFCC5544"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_W6iwx4,
      ADR1 => cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4263_o,
      ADR3 => cortexm0_u_logic_Jbowx4_Qbowx4_AND_3348_o,
      ADR4 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o,
      ADR5 => '1',
      O => N8
    );
  cortexm0_u_logic_K22wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y105",
      INIT => X"FF000F00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pmnwx4,
      ADR1 => '1',
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Jbowx4_Qbowx4_AND_3348_o,
      ADR4 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o,
      O => cortexm0_u_logic_K22wx41_7912
    );
  cortexm0_u_logic_Tna3z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y105",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_T5tvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tna3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tna3z4_IN,
      O => cortexm0_u_logic_Tna3z4_27059,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y105",
      INIT => X"00ECECEC00ECECEC"
    )
    port map (
      ADR5 => '1',
      ADR2 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o5_29041,
      ADR4 => cortexm0_u_logic_L5owx4,
      ADR1 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o3_27366,
      ADR0 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o4_29042,
      ADR3 => cortexm0_u_logic_B28wx4,
      O => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o
    );
  cortexm0_u_logic_Wqm2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wqm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wqm2z4_IN,
      O => cortexm0_u_logic_Wqm2z4_27320,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wuq2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y114",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wuq2z4_CLK,
      I => cortexm0_u_logic_Gzhvx4,
      O => cortexm0_u_logic_Wuq2z4_26227,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Gzhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y114",
      INIT => X"0FFF07770CCC0000"
    )
    port map (
      ADR1 => HWDATA(13),
      ADR0 => cortexm0_u_logic_Yz4wx4,
      ADR4 => cortexm0_u_logic_D9ovx4,
      ADR5 => cortexm0_u_logic_Wuq2z4_26227,
      ADR2 => cortexm0_u_logic_Fsyvx4,
      ADR3 => cortexm0_u_logic_Qsa2z4,
      O => cortexm0_u_logic_Gzhvx4
    );
  cortexm0_u_logic_Mmux_H3ivx4112 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y114",
      INIT => X"50DCFFFF50DC50DC"
    )
    port map (
      ADR5 => cortexm0_u_logic_I0ivx4,
      ADR4 => cortexm0_u_logic_Y9l2z4_27382,
      ADR1 => cortexm0_u_logic_P0ivx4,
      ADR3 => cortexm0_u_logic_T8f3z4_27910,
      ADR2 => cortexm0_u_logic_Gzhvx4,
      ADR0 => cortexm0_u_logic_Wuq2z4_26227,
      O => cortexm0_u_logic_Mmux_H3ivx4111_25783
    );
  cortexm0_u_logic_D4g3z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y114",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_D4g3z4_CLK,
      I => cortexm0_u_logic_K3nvx4,
      O => cortexm0_u_logic_D4g3z4_26226,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_K3nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y114",
      INIT => X"DFD51015FFFF0000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Hc1wx4,
      ADR2 => cortexm0_u_logic_Wq5wx4,
      ADR1 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o,
      ADR4 => cortexm0_u_logic_D4g3z4_26226,
      ADR5 => cortexm0_u_logic_Zyovx4,
      ADR0 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_K3nvx4
    );
  cortexm0_u_logic_Zyovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y114",
      INIT => X"00000000000000C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Lz93z4_25850,
      ADR3 => cortexm0_u_logic_Mjl2z4_25848,
      ADR1 => cortexm0_u_logic_K3l2z4_25851,
      ADR5 => cortexm0_u_logic_Ffs2z4_25849,
      ADR4 => cortexm0_u_logic_Kop2z4_25852,
      O => cortexm0_u_logic_Zyovx4
    );
  cortexm0_u_logic_Lul2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y115",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lul2z4_CLK,
      I => cortexm0_u_logic_Syhvx4,
      O => cortexm0_u_logic_Lul2z4_26231,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Syhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y115",
      INIT => X"51F350F055FF0000"
    )
    port map (
      ADR5 => HWDATA(15),
      ADR1 => cortexm0_u_logic_Yz4wx4,
      ADR2 => cortexm0_u_logic_D9ovx4,
      ADR4 => cortexm0_u_logic_Lul2z4_26231,
      ADR0 => cortexm0_u_logic_Fsyvx4,
      ADR3 => cortexm0_u_logic_Jsa2z4,
      O => cortexm0_u_logic_Syhvx4
    );
  cortexm0_u_logic_Mmux_H3ivx417 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y115",
      INIT => X"55F500F0DDFDCCFC"
    )
    port map (
      ADR1 => cortexm0_u_logic_M2ivx4_28142,
      ADR5 => cortexm0_u_logic_Vac3z4_26563,
      ADR2 => cortexm0_u_logic_Zyhvx4,
      ADR3 => cortexm0_u_logic_Rym2z4_26233,
      ADR4 => cortexm0_u_logic_Syhvx4,
      ADR0 => cortexm0_u_logic_Lul2z4_26231,
      O => cortexm0_u_logic_Mmux_H3ivx417_25782
    );
  cortexm0_u_logic_D4a3z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y113",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_D4a3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_D4a3z4_IN,
      O => cortexm0_u_logic_D4a3z4_27835,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y106",
      INIT => X"20A020A0FFFF20F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o2_25790,
      ADR0 => cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4107_o,
      ADR3 => cortexm0_u_logic_Uic3z4_25792,
      ADR1 => cortexm0_u_logic_F9owx4,
      ADR5 => cortexm0_u_logic_Bzowx4,
      ADR4 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o4_29043,
      O => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o5
    );
  cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y106",
      INIT => X"7707000077770000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qxa3z4_25785,
      ADR2 => cortexm0_u_logic_L5owx4,
      ADR4 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o3_25769,
      ADR0 => cortexm0_u_logic_I7owx4,
      ADR3 => cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4100_o,
      ADR5 => cortexm0_u_logic_Oldwx4,
      O => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o4_29043
    );
  cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4100_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y106",
      INIT => X"FA50EEEEFA504444"
    )
    port map (
      ADR1 => cortexm0_u_logic_Lr9wx4,
      ADR2 => cortexm0_u_logic_Bywwx4,
      ADR3 => cortexm0_u_logic_Qxuwx4,
      ADR5 => cortexm0_u_logic_Svqwx4,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR0 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4100_o
    );
  cortexm0_u_logic_Jca3z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jca3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Jca3z4_IN,
      O => cortexm0_u_logic_Jca3z4_27057,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y106",
      INIT => X"050F040C55FF44CC"
    )
    port map (
      ADR3 => cortexm0_u_logic_M9owx4,
      ADR0 => cortexm0_u_logic_N7c3z4_25771,
      ADR2 => cortexm0_u_logic_I7owx4,
      ADR5 => cortexm0_u_logic_Qxa3z4_25785,
      ADR1 => cortexm0_u_logic_Lcowx4_Yw7wx4_OR_1004_o,
      ADR4 => cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4100_o,
      O => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o2_25790
    );
  cortexm0_u_logic_Gdo2z4_cortexm0_u_logic_Gdo2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_16_pack_1,
      O => HWDATA(16)
    );
  cortexm0_u_logic_Mmux_O24wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y108",
      INIT => X"F3C0F0F0F3C0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Zhyvx4,
      ADR1 => cortexm0_u_logic_Qr42z4_26060,
      ADR4 => cortexm0_u_logic_Y9t2z4_26059,
      ADR3 => cortexm0_u_logic_W21wx4,
      ADR5 => '1',
      O => cortexm0_u_logic_O24wx4
    );
  cortexm0_u_logic_hwdata_o_16_1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y108",
      INIT => X"0C3F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Zhyvx4,
      ADR1 => cortexm0_u_logic_Qr42z4_26060,
      ADR4 => cortexm0_u_logic_Y9t2z4_26059,
      ADR3 => cortexm0_u_logic_W21wx4,
      O => HWDATA_16_pack_1
    );
  cortexm0_u_logic_Gdo2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gdo2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gdo2z4_IN,
      O => cortexm0_u_logic_Gdo2z4_27899,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_E5owx44_SW12 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y108",
      INIT => X"D0D0F0F050D050F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Hzj2z4_26128,
      ADR0 => cortexm0_u_logic_E5owx43_0,
      ADR5 => cortexm0_u_logic_Hzywx4,
      ADR2 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o,
      ADR4 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      ADR3 => cortexm0_u_logic_Ozywx4,
      O => N1081
    );
  cortexm0_u_logic_Pazwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y116",
      INIT => X"D0F0C0D0F0F0C0F0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pab3z4_26042,
      ADR3 => cortexm0_u_logic_Tib3z4_26642,
      ADR1 => cortexm0_u_logic_V6zwx4,
      ADR4 => cortexm0_u_logic_Kizwx4,
      ADR5 => cortexm0_u_logic_Iazwx4,
      ADR2 => cortexm0_u_logic_Zxvwx4,
      O => cortexm0_u_logic_Pazwx41_26976
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o3_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y116",
      INIT => X"5555555574F0F0F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_D4g3z4_26226,
      ADR3 => cortexm0_u_logic_Wuq2z4_26227,
      ADR2 => cortexm0_u_logic_Iazwx4,
      ADR0 => cortexm0_u_logic_Ngzwx4,
      ADR4 => cortexm0_u_logic_Pazwx42_26975,
      ADR5 => cortexm0_u_logic_Pazwx41_26976,
      O => N884
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4554_o_SW8 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y116",
      INIT => X"00FF00FF00FFCCFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Qrp2z4_27217,
      ADR3 => cortexm0_u_logic_Hzj2z4_26128,
      ADR5 => N90,
      ADR4 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N946
    );
  cortexm0_u_logic_Pazwx43_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y116",
      INIT => X"FFFF5050FFFFF5F5"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Pab3z4_26042,
      ADR5 => cortexm0_u_logic_Tib3z4_26642,
      ADR2 => cortexm0_u_logic_Kizwx4,
      ADR4 => cortexm0_u_logic_V6zwx4,
      O => N1313
    );
  cortexm0_u_logic_Y9l2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y117",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y9l2z4_CLK,
      I => cortexm0_u_logic_I0ivx4,
      O => cortexm0_u_logic_Y9l2z4_27382,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_I0ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y117",
      INIT => X"2A3F3F3F2A002A00"
    )
    port map (
      ADR3 => HWDATA(9),
      ADR4 => cortexm0_u_logic_Yz4wx4,
      ADR0 => cortexm0_u_logic_D9ovx4,
      ADR5 => cortexm0_u_logic_Y9l2z4_27382,
      ADR2 => cortexm0_u_logic_Fsyvx4,
      ADR1 => cortexm0_u_logic_Mxa2z4,
      O => cortexm0_u_logic_I0ivx4
    );
  cortexm0_u_logic_hwdata_o_30_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y117",
      INIT => X"330077000A005F00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Y9t2z4_26059,
      ADR4 => cortexm0_u_logic_O7zvx4,
      ADR0 => cortexm0_u_logic_Qr42z4_26060,
      ADR5 => cortexm0_u_logic_Oq42z4,
      ADR2 => cortexm0_u_logic_Uvzvx4,
      ADR1 => cortexm0_u_logic_S71wx4,
      O => HWDATA(30)
    );
  cortexm0_u_logic_Mmux_Fczwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y117",
      INIT => X"CCCCC0C0FFAA00A0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tib3z4_26642,
      ADR0 => cortexm0_u_logic_Vgs2z4_26228,
      ADR3 => N1235_0,
      ADR2 => cortexm0_u_logic_V6zwx4,
      ADR4 => cortexm0_u_logic_Kizwx4,
      ADR5 => cortexm0_u_logic_Zxvwx4,
      O => cortexm0_u_logic_Fczwx4
    );
  cortexm0_u_logic_Pazwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y117",
      INIT => X"AAAAEEEEAEEFEEFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Mis2z4_26038,
      ADR3 => cortexm0_u_logic_Vgs2z4_26228,
      ADR0 => cortexm0_u_logic_V6zwx4,
      ADR1 => cortexm0_u_logic_Kizwx4,
      ADR4 => cortexm0_u_logic_Iazwx4,
      ADR5 => cortexm0_u_logic_Zxvwx4,
      O => cortexm0_u_logic_Pazwx42_26975
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y111",
      INIT => X"FFF3FFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Mjl2z4_25848,
      ADR4 => cortexm0_u_logic_Lz93z4_25850,
      ADR2 => cortexm0_u_logic_Ffs2z4_25849,
      ADR3 => cortexm0_u_logic_Kop2z4_25852,
      ADR1 => cortexm0_u_logic_Wuq2z4_26227,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o1_28343
    );
  cortexm0_u_logic_E5owx44_SW24_F : X_LUT6
    generic map(
      LOC => "SLICE_X9Y111",
      INIT => X"FEFFFFFF10000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hzj2z4_26128,
      ADR1 => cortexm0_u_logic_E5owx43_0,
      ADR4 => cortexm0_u_logic_Hzywx4,
      ADR5 => N932,
      ADR2 => N933,
      ADR3 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1413
    );
  cortexm0_u_logic_E5owx44_SW25_F : X_LUT6
    generic map(
      LOC => "SLICE_X9Y111",
      INIT => X"F5A0FD20F5A0F5A0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Hzj2z4_26128,
      ADR1 => cortexm0_u_logic_E5owx43_0,
      ADR0 => cortexm0_u_logic_Hzywx4,
      ADR3 => N932,
      ADR2 => N933,
      ADR5 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1415
    );
  cortexm0_u_logic_Hzj2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y112",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hzj2z4_CLK,
      I => cortexm0_u_logic_M5mvx4_8077,
      O => cortexm0_u_logic_Hzj2z4_26128,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_M5mvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y112",
      INIT => X"EFAFFFFFCF0FCC00"
    )
    port map (
      ADR5 => N180_0,
      ADR0 => cortexm0_u_logic_Vr32z4_Cs32z4_AND_5570_o,
      ADR4 => cortexm0_u_logic_Pmvvx4,
      ADR2 => cortexm0_u_logic_E132z4_L132z4_AND_5466_o,
      ADR1 => cortexm0_u_logic_S5b3z4_26131,
      ADR3 => cortexm0_u_logic_Rbmvx42,
      O => cortexm0_u_logic_M5mvx4_8077
    );
  cortexm0_u_logic_Vytvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y118",
      INIT => X"0800000000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Lz93z4_25850,
      ADR2 => cortexm0_u_logic_Ffs2z4_25849,
      ADR0 => cortexm0_u_logic_Mjl2z4_25848,
      ADR1 => cortexm0_u_logic_Kop2z4_25852,
      ADR4 => cortexm0_u_logic_J6i2z4_25617,
      ADR3 => cortexm0_u_logic_K3l2z4_25851,
      O => cortexm0_u_logic_Vytvx4
    );
  cortexm0_u_logic_Nyvwx4_8_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y118",
      INIT => X"8EFFFFFFCFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Vve3z4_27381,
      ADR4 => cortexm0_u_logic_Y9l2z4_27382,
      ADR5 => cortexm0_u_logic_Gcb3z4_27108,
      ADR0 => cortexm0_u_logic_Kss2z4_26716,
      ADR2 => cortexm0_u_logic_Kkb3z4_26643,
      ADR1 => cortexm0_u_logic_Tqs2z4_26276,
      O => cortexm0_u_logic_Nyvwx4_2(8)
    );
  cortexm0_u_logic_Uls2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y118",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uls2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Uls2z4_IN,
      O => cortexm0_u_logic_Uls2z4_26323,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Nyvwx4_8_2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y118",
      INIT => X"F0F0000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_H2f3z4_27909,
      ADR4 => cortexm0_u_logic_T8f3z4_27910,
      ADR2 => cortexm0_u_logic_Nyvwx4_2(8),
      O => cortexm0_u_logic_Nyvwx4
    );
  cortexm0_u_logic_E4pwx4_L4pwx4_OR_824_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y109",
      INIT => X"FFFFFFFAAAAAAAAF"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_F0y2z4_25583,
      ADR5 => cortexm0_u_logic_Lbn2z4_25579,
      ADR2 => cortexm0_u_logic_U7w2z4_25582,
      ADR3 => cortexm0_u_logic_Ywi2z4_25581,
      ADR4 => N355,
      O => N1121
    );
  cortexm0_u_logic_C9rvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y109",
      INIT => X"000A0802005F4C13"
    )
    port map (
      ADR3 => cortexm0_u_logic_Gtp2z4_27306,
      ADR2 => N1122,
      ADR4 => cortexm0_u_logic_Tuvwx4,
      ADR0 => cortexm0_u_logic_E5owx4,
      ADR1 => N627,
      ADR5 => N1121,
      O => cortexm0_u_logic_C9rvx41_27669
    );
  cortexm0_u_logic_E5owx44_SW13 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y109",
      INIT => X"00000000C4CC0000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Hzj2z4_26128,
      ADR0 => cortexm0_u_logic_E5owx43_0,
      ADR4 => cortexm0_u_logic_Hzywx4,
      ADR1 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o,
      ADR3 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      ADR5 => cortexm0_u_logic_Ozywx4,
      O => N1082
    );
  cortexm0_u_logic_N4rvx41_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y109",
      INIT => X"0011010111111111"
    )
    port map (
      ADR1 => cortexm0_u_logic_U7w2z4_25582,
      ADR0 => cortexm0_u_logic_Ywi2z4_25581,
      ADR5 => cortexm0_u_logic_Qjuwx4,
      ADR4 => cortexm0_u_logic_E5owx42_26108,
      ADR2 => N1081,
      ADR3 => N1082,
      O => N627
    );
  cortexm0_u_logic_Ppzvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y107",
      INIT => X"F0FFC0CC50554044"
    )
    port map (
      ADR2 => cortexm0_u_logic_S0twx4_Z0twx4_AND_3871_o,
      ADR3 => cortexm0_u_logic_W6iwx4,
      ADR5 => cortexm0_u_logic_Kqzvx4,
      ADR0 => cortexm0_u_logic_Xd8wx4,
      ADR1 => cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3919_o_25736,
      ADR4 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      O => N588
    );
  cortexm0_u_logic_Bzowx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y107",
      INIT => X"3090309090909090"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Tzxwx4,
      ADR3 => cortexm0_u_logic_M6ywx4,
      ADR5 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_L5owx4,
      O => cortexm0_u_logic_Bzowx4
    );
  cortexm0_u_logic_S0twx4_Z0twx4_AND_3871_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y107",
      INIT => X"FFFFBFBBFFFF3F33"
    )
    port map (
      ADR0 => ahbmi_hrdata_17_IBUF_0,
      ADR5 => cortexm0_u_logic_B7owx4,
      ADR3 => cortexm0_u_logic_Bzowx4,
      ADR2 => cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4057_o,
      ADR1 => cortexm0_u_logic_S0twx4_Z0twx4_AND_3871_o2_28136,
      ADR4 => cortexm0_u_logic_Intwx4_Pntwx4_AND_3953_o,
      O => N1521
    );
  cortexm0_u_logic_S0twx4_Z0twx4_AND_3871_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y107",
      INIT => X"00004C5F00005F5F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Aze3z4_27400,
      ADR5 => cortexm0_u_logic_L5owx4,
      ADR2 => cortexm0_u_logic_I7owx4,
      ADR1 => cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4107_o,
      ADR3 => cortexm0_u_logic_Oldwx4,
      ADR4 => N1521,
      O => cortexm0_u_logic_S0twx4_Z0twx4_AND_3871_o
    );
  cortexm0_u_logic_C9a3z4_cortexm0_u_logic_C9a3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_12_pack_1,
      O => HWDATA(12)
    );
  cortexm0_u_logic_C9a3z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y110",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_C9a3z4_CLK,
      I => HWDATA(10),
      O => cortexm0_u_logic_C9a3z4_26629,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_hwdata_o_10_11 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y110",
      INIT => X"00CC33FF00CC33FF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Wq5wx4,
      ADR4 => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o,
      ADR3 => cortexm0_u_logic_Wa32z4_Db32z4_AND_5503_o,
      ADR5 => '1',
      O => HWDATA(10)
    );
  cortexm0_u_logic_Mmux_hwdata_o_12_11 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y110",
      INIT => X"47474747"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ze1wx4,
      ADR0 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o,
      ADR1 => cortexm0_u_logic_Wq5wx4,
      ADR3 => '1',
      ADR4 => '1',
      O => HWDATA_12_pack_1
    );
  cortexm0_u_logic_L7a3z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y110",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_L7a3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_L7a3z4_IN,
      O => cortexm0_u_logic_L7a3z4_28044,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Kzqvx43_SW2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y110",
      INIT => X"FFFFB3FFFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_T5g3z4_27778,
      ADR4 => cortexm0_u_logic_D4g3z4_26226,
      ADR1 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o1_28343,
      ADR3 => cortexm0_u_logic_Wfuwx4,
      ADR2 => cortexm0_u_logic_H6tvx4,
      ADR5 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o4_27777,
      O => N932
    );
  N1561_N1561_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vwhvx46_pack_9,
      O => cortexm0_u_logic_Vwhvx46_29051
    );
  cortexm0_u_logic_Vwhvx46 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y84"
    )
    port map (
      IA => N1647,
      IB => N1648,
      O => cortexm0_u_logic_Vwhvx46_pack_9,
      SEL => cortexm0_u_logic_Npk2z4_25928
    );
  cortexm0_u_logic_Vwhvx46_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y84",
      INIT => X"FFFFFEFCFEFCFEFC"
    )
    port map (
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_Bnfwx4,
      ADR0 => cortexm0_u_logic_Ucqvx4,
      ADR1 => cortexm0_u_logic_Howvx4_B73wx4_AND_2720_o,
      O => N1647
    );
  cortexm0_u_logic_Vwhvx46_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y84",
      INIT => X"FFFFFFFFECECFFEC"
    )
    port map (
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_Bnfwx4,
      ADR0 => cortexm0_u_logic_Ucqvx4,
      ADR1 => cortexm0_u_logic_Howvx4_B73wx4_AND_2720_o,
      O => N1648
    );
  cortexm0_u_logic_Vwhvx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y84",
      INIT => X"FFFFFFFFBBFBBBBB"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3863_o,
      ADR5 => cortexm0_u_logic_Vwhvx46_29051,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_L8t2z4_25926,
      ADR4 => cortexm0_u_logic_Msyvx4,
      ADR1 => cortexm0_u_logic_H2xvx4,
      O => N1561
    );
  cortexm0_u_logic_Vwhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y84",
      INIT => X"FFFF0000FFFF0200"
    )
    port map (
      ADR4 => N1561,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_B73wx4,
      ADR2 => cortexm0_u_logic_Fjewx4,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Vwhvx48_28672
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o24_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o24_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o23_pack_11,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o23_29057
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o23 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y88"
    )
    port map (
      IA => N1631,
      IB => N1632,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o23_pack_11,
      SEL => cortexm0_u_logic_Sgj2z4_25754
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o23_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y88",
      INIT => X"FFFF3232FFFFFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR2 => cortexm0_u_logic_Emi2z4_25916,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      O => N1631
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o23_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y88",
      INIT => X"00000000FFFFDDFF"
    )
    port map (
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      O => N1632
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o24 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y88",
      INIT => X"3222300033333000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3863_o,
      ADR4 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o23_29057,
      ADR0 => cortexm0_u_logic_Xp3wx4,
      ADR5 => cortexm0_u_logic_B73wx4,
      ADR3 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o21_29056,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o24_28546
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y88",
      INIT => X"FBFFFB7FFBFFFBFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Emi2z4_25916,
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o21_29056
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o2_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_D2ovx4_pack_5,
      O => cortexm0_u_logic_D2ovx4
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y87",
      INIT => X"F0F0D0F0F0FFD0FF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Emi2z4_25916,
      ADR1 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR5 => cortexm0_u_logic_Npk2z4_25928,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o2_29054
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y87",
      INIT => X"F4C4F4F4F4C4F4F4"
    )
    port map (
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => '1',
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o1_29055
    );
  cortexm0_u_logic_D2ovx41 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y87",
      INIT => X"44004400"
    )
    port map (
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => '1',
      O => cortexm0_u_logic_D2ovx4_pack_5
    );
  cortexm0_u_logic_Hwhvx424 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y87",
      INIT => X"FFFFAEAAAEAAAEAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hwhvx423_27941,
      ADR4 => cortexm0_u_logic_Y6t2z4_26846,
      ADR5 => cortexm0_u_logic_Tfxvx4,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_Rngwx4,
      ADR3 => cortexm0_u_logic_D2ovx4,
      O => cortexm0_u_logic_Hwhvx424_27940
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y87",
      INIT => X"FFEEFEFEFFAAFEFE"
    )
    port map (
      ADR5 => cortexm0_u_logic_Emi2z4_25916,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o2_29054,
      ADR2 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o3_27939,
      ADR0 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o1_29055,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o4_26771
    );
  cortexm0_u_logic_W19wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y92",
      INIT => X"0022000000003300"
    )
    port map (
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Ffj2z4_1_26554,
      ADR5 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_W19wx41_29063
    );
  cortexm0_u_logic_W19wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y92",
      INIT => X"FF44FF00FFCCFFCC"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_Emi2z4_25916,
      ADR3 => cortexm0_u_logic_W19wx41_29063,
      O => cortexm0_u_logic_W19wx43_27128
    );
  cortexm0_u_logic_Owhvx439 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y92",
      INIT => X"FF55FF44FFF5FFC4"
    )
    port map (
      ADR3 => cortexm0_u_logic_Owhvx432_28762,
      ADR1 => cortexm0_u_logic_Owhvx435_28763,
      ADR4 => cortexm0_u_logic_Owhvx438_28764,
      ADR2 => cortexm0_u_logic_Xhqvx4,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      O => cortexm0_u_logic_Owhvx439_29062
    );
  cortexm0_u_logic_Sgj2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y92",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sgj2z4_CLK,
      I => cortexm0_u_logic_Owhvx4,
      O => cortexm0_u_logic_Sgj2z4_25754,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Owhvx440 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y92",
      INIT => X"F0FCF0F050545050"
    )
    port map (
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_Owhvx431_27262,
      ADR4 => cortexm0_u_logic_Owhvx439_29062,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Owhvx4
    );
  cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3863_o_cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3863_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Gvrwx4_pack_2,
      O => cortexm0_u_logic_Gvrwx4
    );
  cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3863_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y85",
      INIT => X"8080808080808080"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => '1',
      O => cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3863_o
    );
  cortexm0_u_logic_Gvrwx42 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y85",
      INIT => X"0F0F0F7F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      O => cortexm0_u_logic_Gvrwx4_pack_2
    );
  cortexm0_u_logic_Kghvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y85",
      INIT => X"00008888F0F0F8F8"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Gvrwx4,
      ADR1 => cortexm0_u_logic_Nbm2z4_25990,
      ADR0 => cortexm0_u_logic_F0y2z4_25583,
      ADR2 => cortexm0_u_logic_Xly2z4_25996,
      ADR5 => cortexm0_u_logic_P7wvx4_Zfswx4_AND_3789_o,
      O => N1475
    );
  cortexm0_u_logic_P7wvx4_Zfswx4_AND_3789_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y85",
      INIT => X"BFBFFFFFAFFFFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Qem2z4_25973,
      ADR1 => cortexm0_u_logic_U2x2z4_25977,
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => cortexm0_u_logic_Hyy2z4_25974,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_H9i2z4_25943,
      O => cortexm0_u_logic_P7wvx4_Zfswx4_AND_3789_o
    );
  cortexm0_u_logic_Ppsvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y91",
      INIT => X"CFFFEFFFCFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Y6t2z4_26846,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Ppsvx47_29060
    );
  cortexm0_u_logic_Ppsvx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y91",
      INIT => X"FFFFFFFFBFFFFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR2 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      O => N1565
    );
  cortexm0_u_logic_Pxyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y91",
      INIT => X"FFFFFFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      O => cortexm0_u_logic_Pxyvx4
    );
  cortexm0_u_logic_Ppsvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y91",
      INIT => X"00C000C000C00080"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ppsvx47_29060,
      ADR1 => N1565,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_Pxyvx4,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Ppsvx48_27286
    );
  cortexm0_u_logic_Vwhvx433 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y90",
      INIT => X"3000700030003000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Vwhvx432_27929,
      ADR2 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => cortexm0_u_logic_P9fwx4_0,
      ADR4 => cortexm0_u_logic_S87wx4,
      ADR0 => cortexm0_u_logic_W9fwx4,
      O => cortexm0_u_logic_Vwhvx433_29059
    );
  cortexm0_u_logic_Vwhvx434 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y90",
      INIT => X"AAFEAAFE0000AAFE"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR0 => cortexm0_u_logic_Vwhvx414_28795,
      ADR1 => cortexm0_u_logic_Vwhvx431_0,
      ADR2 => cortexm0_u_logic_Vwhvx433_29059,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      O => cortexm0_u_logic_Vwhvx4
    );
  cortexm0_u_logic_Tqs2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y119",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tqs2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tqs2z4_IN,
      O => cortexm0_u_logic_Tqs2z4_26276,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Mmux_Ihzwx411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y119",
      INIT => X"55DD11FF55DD11FF"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Jxs2z4_25763,
      ADR3 => cortexm0_u_logic_Bus2z4_27046,
      ADR4 => cortexm0_u_logic_Svs2z4_27043,
      ADR1 => cortexm0_u_logic_Azs2z4_26277,
      O => N856
    );
  cortexm0_u_logic_Jxs2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y119",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jxs2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Jxs2z4_IN,
      O => cortexm0_u_logic_Jxs2z4_25763,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y119",
      INIT => X"73FF535FF3FFF3FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bus2z4_27046,
      ADR5 => cortexm0_u_logic_Svs2z4_27043,
      ADR3 => cortexm0_u_logic_Azs2z4_26277,
      ADR1 => cortexm0_u_logic_Jxs2z4_25763,
      ADR2 => N264,
      ADR4 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4597_o,
      O => N458
    );
  cortexm0_u_logic_Bus2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y119",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bus2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Bus2z4_IN,
      O => cortexm0_u_logic_Bus2z4_27046,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Viuwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y119",
      INIT => X"00000000033F0F3F"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Kss2z4_26716,
      ADR2 => cortexm0_u_logic_Tqs2z4_26276,
      ADR1 => cortexm0_u_logic_Yizwx4,
      ADR4 => cortexm0_u_logic_Ihzwx4,
      ADR5 => cortexm0_u_logic_Nyvwx4,
      O => cortexm0_u_logic_Viuwx44_27384
    );
  cortexm0_u_logic_Azs2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y119",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Azs2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Azs2z4_IN,
      O => cortexm0_u_logic_Azs2z4_26277,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Mmux_Ihzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y119",
      INIT => X"7555375533333333"
    )
    port map (
      ADR1 => cortexm0_u_logic_Jxs2z4_25763,
      ADR0 => cortexm0_u_logic_Bus2z4_27046,
      ADR2 => cortexm0_u_logic_Svs2z4_27043,
      ADR4 => cortexm0_u_logic_Azs2z4_26277,
      ADR5 => N264,
      ADR3 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4597_o,
      O => cortexm0_u_logic_Ihzwx4
    );
  cortexm0_u_logic_Qxhvx418 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y93"
    )
    port map (
      IA => N1637,
      IB => N1638,
      O => cortexm0_u_logic_Qxhvx4,
      SEL => cortexm0_u_logic_Emi2z4_25916
    );
  cortexm0_u_logic_Qxhvx418_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y93",
      INIT => X"2222222222223322"
    )
    port map (
      ADR2 => '1',
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Qxhvx414_29064,
      O => N1637
    );
  cortexm0_u_logic_Emi2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y93",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Emi2z4_CLK,
      I => cortexm0_u_logic_Qxhvx4,
      O => cortexm0_u_logic_Emi2z4_25916,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Qxhvx418_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y93",
      INIT => X"FFFFFFFFFFFF1010"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Qxhvx416_27274,
      ADR1 => cortexm0_u_logic_Pxyvx4,
      ADR2 => cortexm0_u_logic_W9fwx4,
      ADR0 => cortexm0_u_logic_Fjewx4,
      ADR5 => cortexm0_u_logic_Qxhvx414_29064,
      O => N1638
    );
  cortexm0_u_logic_Qxhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y93",
      INIT => X"FBFFFBFBFBFBFBFB"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qxhvx44_27338,
      ADR2 => cortexm0_u_logic_Qxhvx413_28369,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Ki8vx4_Mj8vx4_OR_684_o,
      ADR5 => cortexm0_u_logic_P9fwx4_0,
      ADR1 => cortexm0_u_logic_Wjjwx4_Dkjwx4_AND_2815_o_28346,
      O => cortexm0_u_logic_Qxhvx414_29064
    );
  cortexm0_u_logic_Xwawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y93",
      INIT => X"BF3FBFBF0F0F0F0F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Emi2z4_25916,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Xwawx41_27542
    );
  cortexm0_u_logic_Hwhvx425 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y86",
      INIT => X"FFFFEEEEFFFEEEEE"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2648_o,
      ADR3 => cortexm0_u_logic_Rngwx4,
      ADR5 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_Y6t2z4_26846,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Hwhvx425_28728
    );
  cortexm0_u_logic_X3xvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y86",
      INIT => X"EEEEAAAAEE0EAA0A"
    )
    port map (
      ADR3 => cortexm0_u_logic_H9i2z4_25943,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => cortexm0_u_logic_Hyy2z4_25974,
      ADR0 => cortexm0_u_logic_Qem2z4_25973,
      ADR4 => cortexm0_u_logic_Dvy2z4_25981,
      ADR1 => cortexm0_u_logic_Pty2z4_26586,
      O => N1563
    );
  cortexm0_u_logic_X3xvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y86",
      INIT => X"EEFFE4F5EEFFEEFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Srgwx4,
      O => cortexm0_u_logic_X3xvx42_29053
    );
  cortexm0_u_logic_X3xvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y86",
      INIT => X"BB3BBB0AFFFF0000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => N1563,
      ADR1 => cortexm0_u_logic_U2x2z4_25977,
      ADR2 => cortexm0_u_logic_Srgwx4_Zrvvx4_AND_3775_o,
      ADR4 => cortexm0_u_logic_X3xvx42_29053,
      O => cortexm0_u_logic_X3xvx4
    );
  cortexm0_u_logic_Twb2z4_M66wx4_AND_6656_o_cortexm0_u_logic_Twb2z4_M66wx4_AND_6656_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ppsvx44_8397,
      O => cortexm0_u_logic_Ppsvx44_0
    );
  cortexm0_u_logic_Twb2z4_M66wx4_AND_6656_o_cortexm0_u_logic_Twb2z4_M66wx4_AND_6656_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ppsvx43_pack_9,
      O => cortexm0_u_logic_Ppsvx43_29058
    );
  cortexm0_u_logic_Ppsvx44 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y89"
    )
    port map (
      IA => N1607,
      IB => N1608,
      O => cortexm0_u_logic_Ppsvx44_8397,
      SEL => cortexm0_u_logic_Ppsvx43_29058
    );
  cortexm0_u_logic_Ppsvx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y89",
      INIT => X"00FF000800080008"
    )
    port map (
      ADR3 => cortexm0_u_logic_C9yvx4,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Mv2wx4,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Jf6wx4,
      ADR5 => cortexm0_u_logic_S87wx4,
      O => N1607
    );
  cortexm0_u_logic_Ppsvx44_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y89",
      INIT => X"FFFFBBFBFFFF0000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_C9yvx4,
      ADR2 => cortexm0_u_logic_Mv2wx4,
      ADR4 => cortexm0_u_logic_Jf6wx4,
      O => N1608
    );
  cortexm0_u_logic_Twb2z4_M66wx4_AND_6656_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y89",
      INIT => X"0800000008000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => '1',
      O => cortexm0_u_logic_Twb2z4_M66wx4_AND_6656_o
    );
  cortexm0_u_logic_Ppsvx43 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y89",
      INIT => X"FFDDFF1D"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Ppsvx43_pack_9
    );
  cortexm0_u_logic_Vtyvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y89",
      INIT => X"FFFF0400FFFF0000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Us2wx4_B1ovx4_OR_1438_o,
      ADR1 => cortexm0_u_logic_Ffqvx4,
      ADR5 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Twb2z4_M66wx4_AND_6656_o,
      O => cortexm0_u_logic_Vtyvx43_27598
    );
  cortexm0_u_logic_Otr2z4_cortexm0_u_logic_Otr2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1125,
      O => N1125_0
    );
  cortexm0_u_logic_Otr2z4_cortexm0_u_logic_Otr2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o,
      O => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o_0
    );
  cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o6_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y102"
    )
    port map (
      IA => N1423,
      IB => N1424,
      O => N1125,
      SEL => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o2_28428
    );
  cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o6_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y102",
      INIT => X"E2F3E2F300000000"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Wxp2z4_25622,
      ADR0 => N58,
      ADR1 => cortexm0_u_logic_R9nwx4,
      ADR2 => cortexm0_u_logic_Iwdwx4,
      ADR5 => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o1_28426,
      O => N1423
    );
  cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o6_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y102",
      INIT => X"FFFEFFAAFEFEAAAA"
    )
    port map (
      ADR2 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR1 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o5_28424,
      ADR3 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3222_o_26262,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o3_25860,
      ADR0 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o2_28425,
      ADR5 => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o1_28426,
      O => N1424
    );
  cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y102",
      INIT => X"5555FFFF5555FFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_L5owx4,
      ADR4 => cortexm0_u_logic_U18wx4,
      ADR5 => '1',
      O => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o3_25860
    );
  cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o6 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y102",
      INIT => X"DF00DF00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o5_29072,
      ADR2 => cortexm0_u_logic_Oldwx4,
      ADR1 => cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3582_o,
      ADR0 => cortexm0_u_logic_L5owx4,
      ADR4 => '1',
      O => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o
    );
  cortexm0_u_logic_Otr2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Otr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Otr2z4_IN,
      O => cortexm0_u_logic_Otr2z4_27610,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y102",
      INIT => X"F500F500F500F5C4"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tkdwx4,
      ADR1 => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o4_25853,
      ADR5 => cortexm0_u_logic_A6tvx4,
      ADR4 => N1173,
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR0 => cortexm0_u_logic_Bzowx4,
      O => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o5_29072
    );
  cortexm0_u_logic_Xowwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y100",
      INIT => X"550F550F330033FF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Grl2z4_27150,
      ADR2 => cortexm0_u_logic_Psu2z4_27156,
      ADR0 => cortexm0_u_logic_Qml2z4_27159,
      ADR1 => cortexm0_u_logic_Spl2z4_27153,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Xowwx42_27323
    );
  cortexm0_u_logic_Fn23z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fn23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fn23z4_IN,
      O => cortexm0_u_logic_Fn23z4_27751,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qi62z4_Xi62z4_AND_5938_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y100",
      INIT => X"F555FDDDF000FCCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wd13z4_27755,
      ADR2 => cortexm0_u_logic_Mcz2z4_27756,
      ADR0 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      ADR5 => cortexm0_u_logic_Fn23z4_27751,
      ADR4 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      ADR3 => cortexm0_u_logic_Ue9wx4,
      O => N818
    );
  cortexm0_u_logic_Qz43z4_cortexm0_u_logic_Qz43z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N462,
      O => N462_0
    );
  cortexm0_u_logic_U0vvx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y101"
    )
    port map (
      IA => N1325,
      IB => N1326,
      O => N462,
      SEL => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3222_o_26262
    );
  cortexm0_u_logic_U0vvx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y101",
      INIT => X"FFC0FFC5C0C0C5C5"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tbuvx4_0,
      ADR0 => cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3969_o_26139,
      ADR4 => cortexm0_u_logic_Hq1wx4,
      ADR3 => cortexm0_u_logic_Gtp2z4_27306,
      ADR5 => cortexm0_u_logic_O1rvx4,
      ADR1 => cortexm0_u_logic_Cam2z4_26217,
      O => N1325
    );
  cortexm0_u_logic_U0vvx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y101",
      INIT => X"FCF0FCF8CC00CC88"
    )
    port map (
      ADR1 => cortexm0_u_logic_Cam2z4_26217,
      ADR0 => cortexm0_u_logic_Mtqvx43_26159,
      ADR4 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6654_o,
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_Gtp2z4_27306,
      ADR5 => cortexm0_u_logic_O1rvx4,
      O => N1326
    );
  cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3969_o : X_LUT6
    generic map(
      LOC => "SLICE_X10Y101",
      INIT => X"00000000CC4C8C0C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ecowx4,
      ADR5 => N164,
      ADR4 => cortexm0_u_logic_Zaxwx4,
      ADR0 => cortexm0_u_logic_Oldwx4,
      ADR3 => cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4404_o_27771,
      ADR2 => cortexm0_u_logic_L5owx4,
      O => cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3969_o_26139
    );
  cortexm0_u_logic_Qz43z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qz43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qz43z4_IN,
      O => cortexm0_u_logic_Qz43z4_28362,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ll1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y101",
      INIT => X"1110000033300000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Uttwx4_Butwx4_AND_3980_o3_26136,
      ADR1 => cortexm0_u_logic_Z4wwx4_H3owx4_AND_4241_o,
      ADR0 => ahbmi_hrdata_3_IBUF_0,
      ADR5 => cortexm0_u_logic_B7owx4,
      ADR2 => cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3969_o_26139,
      ADR3 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o,
      O => cortexm0_u_logic_Ll1wx41_26135
    );
  cortexm0_u_logic_Fcj2z4_cortexm0_u_logic_Fcj2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N590_pack_5,
      O => N590
    );
  cortexm0_u_logic_C2rvx4_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y97"
    )
    port map (
      IA => N372,
      IB => N1332,
      O => N590_pack_5,
      SEL => N32
    );
  cortexm0_u_logic_Cxhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y97",
      INIT => X"FF00BF15FF00BB11"
    )
    port map (
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR0 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR5 => cortexm0_u_logic_Pri3z4_2_0,
      ADR3 => cortexm0_u_logic_Fcj2z4_26798,
      O => N372
    );
  cortexm0_u_logic_C2rvx4_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y97",
      INIT => X"FFFAFFC805003700"
    )
    port map (
      ADR5 => N373,
      ADR2 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3222_o_26262,
      ADR4 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277,
      ADR1 => cortexm0_u_logic_S0twx4_Z0twx4_AND_3871_o,
      ADR0 => cortexm0_u_logic_Ratwx4_Yatwx4_AND_3909_o_27292,
      ADR3 => N372,
      O => N1332
    );
  cortexm0_u_logic_C2rvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y97",
      INIT => X"FFFFF0F0FF00F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3240_o_25610,
      ADR3 => cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o,
      ADR4 => cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3919_o_25736,
      ADR5 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3232_o_25737,
      O => N32
    );
  cortexm0_u_logic_Fcj2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y97",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fcj2z4_CLK,
      I => cortexm0_u_logic_Cxhvx4_8586,
      O => cortexm0_u_logic_Fcj2z4_26798,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Cxhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y97",
      INIT => X"FFF0FFFAFFCCFFEE"
    )
    port map (
      ADR0 => cortexm0_u_logic_Roh2z4_0_0,
      ADR4 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR2 => N372,
      ADR3 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      ADR1 => N590,
      ADR5 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_Cxhvx4_8586
    );
  cortexm0_u_logic_J4x2z4_cortexm0_u_logic_J4x2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1445_pack_2,
      O => N1445
    );
  cortexm0_u_logic_Imhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y103",
      INIT => X"BBBB00BB1B1B001B"
    )
    port map (
      ADR0 => cortexm0_u_logic_G6pvx4,
      ADR5 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR2 => cortexm0_u_logic_Pri3z4_3_0,
      ADR1 => cortexm0_u_logic_J4x2z4_26389,
      ADR4 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR3 => cortexm0_u_logic_Roh2z4_1_0,
      O => N616
    );
  cortexm0_u_logic_J4x2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y103",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_J4x2z4_CLK,
      I => cortexm0_u_logic_Imhvx4_8765,
      O => cortexm0_u_logic_J4x2z4_26389,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Imhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y103",
      INIT => X"CCCCCCFDFFFFCEFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR3 => N615_0,
      ADR5 => N616,
      ADR1 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      ADR0 => cortexm0_u_logic_Zluvx43_27877,
      ADR2 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_Imhvx4_8765
    );
  cortexm0_u_logic_C2rvx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y103",
      INIT => X"FFF0FFF0FFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277,
      ADR3 => cortexm0_u_logic_S0twx4_Z0twx4_AND_3871_o,
      ADR5 => '1',
      O => N473
    );
  cortexm0_u_logic_Zluvx43_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y103",
      INIT => X"EEEEE0E0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3240_o_25610,
      ADR0 => cortexm0_u_logic_D6qwx4_K6qwx4_AND_3533_o_26782,
      ADR4 => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o,
      ADR2 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277,
      ADR3 => '1',
      O => N1445_pack_2
    );
  cortexm0_u_logic_Zluvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y103",
      INIT => X"F0C0F0C0F0C00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3508_o,
      ADR4 => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o_0,
      ADR3 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3222_o_26262,
      ADR5 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3232_o_25737,
      ADR2 => N1445,
      O => cortexm0_u_logic_Zluvx43_27877
    );
  cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1513_pack_5,
      O => N1513
    );
  cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o : X_LUT6
    generic map(
      LOC => "SLICE_X10Y98",
      INIT => X"FF00FF00BFBF0000"
    )
    port map (
      ADR5 => cortexm0_u_logic_R9nwx4,
      ADR4 => N98,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_J43wx4,
      ADR3 => cortexm0_u_logic_Cbvwx4,
      O => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277
    );
  cortexm0_u_logic_O4nwx4_V4nwx4_AND_3219_o411 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y98",
      INIT => X"F000200000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => N116,
      ADR4 => cortexm0_u_logic_R9nwx4,
      ADR2 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3240_o_25610,
      ADR5 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4178_o,
      ADR3 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277,
      O => cortexm0_u_logic_O4nwx4_V4nwx4_AND_3219_o41
    );
  cortexm0_u_logic_J43wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y98",
      INIT => X"FFFFF0F0FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => '1',
      O => cortexm0_u_logic_J43wx4
    );
  cortexm0_u_logic_Xxhvx410_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y98",
      INIT => X"00C00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      O => N1513_pack_5
    );
  cortexm0_u_logic_Xxhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y98",
      INIT => X"8080888088888888"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pcyvx4,
      ADR0 => cortexm0_u_logic_B73wx4,
      ADR5 => N1557,
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => N1513,
      O => cortexm0_u_logic_Xxhvx410_27580
    );
  cortexm0_u_logic_Bmhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y96",
      INIT => X"FF00DF13FF00CF03"
    )
    port map (
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR2 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR5 => cortexm0_u_logic_Pri3z4_4_0,
      ADR3 => cortexm0_u_logic_G7x2z4_27175,
      O => N375
    );
  cortexm0_u_logic_U0vvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y96",
      INIT => X"FFAAF0A0FFAAF0A0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3240_o_25610,
      ADR4 => cortexm0_u_logic_Uttwx4_Butwx4_AND_3980_o,
      ADR0 => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3950_o,
      ADR3 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3232_o_25737,
      O => N28
    );
  cortexm0_u_logic_U0vvx4_SW4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y96",
      INIT => X"FA00FA00FA000000"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3969_o_26139,
      ADR5 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3222_o_26262,
      ADR0 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277,
      ADR2 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o,
      ADR3 => N28,
      O => N1467
    );
  cortexm0_u_logic_U0vvx4_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y96",
      INIT => X"5500F0F0CCCCF0F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_G7x2z4_27175,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR5 => cortexm0_u_logic_G6pvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_4_0,
      ADR2 => N375,
      ADR4 => N1467,
      O => N643
    );
  cortexm0_u_logic_Bge3z4_cortexm0_u_logic_Bge3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mmux_Z78wx4110_8813,
      O => cortexm0_u_logic_Mmux_Z78wx4110_0
    );
  cortexm0_u_logic_Bge3z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bge3z4_CLK,
      I => HWDATA(11),
      O => cortexm0_u_logic_Bge3z4_27295,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_hwdata_o_11_11 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y105",
      INIT => X"333333330F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Wq5wx4,
      ADR2 => cortexm0_u_logic_Gm1wx4,
      ADR1 => cortexm0_u_logic_R40wx4,
      O => HWDATA(11)
    );
  cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y105",
      INIT => X"ACFFACFFACFFACFF"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_L5owx4,
      ADR1 => cortexm0_u_logic_Jgxwx4_Qgxwx4_AND_4398_o,
      ADR0 => cortexm0_u_logic_Jvwwx4_Qvwwx4_AND_4340_o,
      ADR2 => cortexm0_u_logic_Oldwx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o1
    );
  cortexm0_u_logic_Mmux_Z78wx419 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y105",
      INIT => X"3333FFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Xpvwx4_Eqvwx4_AND_4207_o,
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Jgxwx4_Qgxwx4_AND_4398_o,
      ADR3 => '1',
      ADR0 => '1',
      O => cortexm0_u_logic_Mmux_Z78wx4110_8813
    );
  cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y105",
      INIT => X"00110000005F0000"
    )
    port map (
      ADR5 => ahbmi_hrdata_19_IBUF_0,
      ADR2 => cortexm0_u_logic_Bge3z4_27295,
      ADR0 => cortexm0_u_logic_G6owx4,
      ADR1 => cortexm0_u_logic_B7owx4,
      ADR3 => N1282,
      ADR4 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o1,
      O => cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o4
    );
  cortexm0_u_logic_Yuhvx418_cortexm0_u_logic_Yuhvx418_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yuhvx419_pack_5,
      O => cortexm0_u_logic_Yuhvx419_29065
    );
  cortexm0_u_logic_Yuhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y94",
      INIT => X"00000F0088008F00"
    )
    port map (
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_G9w2z4_26760,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      O => cortexm0_u_logic_Yuhvx418_29066
    );
  cortexm0_u_logic_Yuhvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y94",
      INIT => X"3333333303010300"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_Yuhvx419_29065,
      ADR4 => cortexm0_u_logic_Yuhvx420_0,
      ADR0 => cortexm0_u_logic_Fjewx4,
      ADR5 => cortexm0_u_logic_Yuhvx418_29066,
      O => cortexm0_u_logic_Yuhvx421_28817
    );
  cortexm0_u_logic_Yuhvx424 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y94",
      INIT => X"0303000003030000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => '1',
      O => cortexm0_u_logic_Yuhvx424_28084
    );
  cortexm0_u_logic_Yuhvx419 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y94",
      INIT => X"E2220000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Y6t2z4_26846,
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Yuhvx419_pack_5
    );
  cortexm0_u_logic_Qfzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y104",
      INIT => X"FF00AA00F000A000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      ADR2 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3648_o,
      ADR3 => cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3969_o_26139,
      ADR4 => cortexm0_u_logic_Uttwx4_Butwx4_AND_3980_o,
      ADR5 => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3950_o,
      O => cortexm0_u_logic_Qfzvx41_27176
    );
  cortexm0_u_logic_Uttwx4_Butwx4_AND_3980_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y104",
      INIT => X"7700000077007700"
    )
    port map (
      ADR2 => '1',
      ADR1 => ahbmi_hrdata_3_IBUF_0,
      ADR5 => cortexm0_u_logic_Z4wwx4,
      ADR0 => cortexm0_u_logic_B7owx4,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR3 => cortexm0_u_logic_Uttwx4_Butwx4_AND_3980_o3_26136,
      O => cortexm0_u_logic_Uttwx4_Butwx4_AND_3980_o
    );
  cortexm0_u_logic_Uttwx4_Butwx4_AND_3980_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y104",
      INIT => X"FFB3FFB3B3B3FFB3"
    )
    port map (
      ADR1 => cortexm0_u_logic_L5owx4,
      ADR5 => cortexm0_u_logic_Uttwx4_Butwx4_AND_3980_o2_29075,
      ADR0 => cortexm0_u_logic_Uttwx4_Butwx4_AND_3980_o1_27650,
      ADR4 => cortexm0_u_logic_H6ewx44_27651,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx41443,
      ADR2 => cortexm0_u_logic_Mcgvx4_Weowx4_AND_3988_o,
      O => cortexm0_u_logic_Uttwx4_Butwx4_AND_3980_o3_26136
    );
  cortexm0_u_logic_Ikz2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ikz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ikz2z4_IN,
      O => cortexm0_u_logic_Ikz2z4_26867,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Uttwx4_Butwx4_AND_3980_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y104",
      INIT => X"208AA00A208AA00A"
    )
    port map (
      ADR5 => '1',
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Tzxwx4,
      ADR4 => cortexm0_u_logic_M6ywx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR0 => cortexm0_u_logic_X1ywx4_E2ywx4_AND_4458_o,
      O => cortexm0_u_logic_Uttwx4_Butwx4_AND_3980_o2_29075
    );
  cortexm0_u_logic_K952z4_R952z4_AND_5776_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y99",
      INIT => X"F050FF5530103311"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ch03z4_27754,
      ADR0 => cortexm0_u_logic_Ikz2z4_26867,
      ADR4 => cortexm0_u_logic_I793z4_26874,
      ADR2 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1194_o,
      ADR3 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o,
      ADR5 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1199_o,
      O => cortexm0_u_logic_K952z4_R952z4_AND_5776_o1_29071
    );
  cortexm0_u_logic_K952z4_R952z4_AND_5776_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y99",
      INIT => X"8080008000000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fn23z4_27751,
      ADR2 => cortexm0_u_logic_K952z4_R952z4_AND_5776_o2_27752,
      ADR4 => cortexm0_u_logic_Sk52z4_Zk52z4_OR_1193_o,
      ADR0 => cortexm0_u_logic_Xowwx4,
      ADR5 => cortexm0_u_logic_K952z4_R952z4_AND_5776_o3_27753,
      ADR1 => cortexm0_u_logic_K952z4_R952z4_AND_5776_o1_29071,
      O => cortexm0_u_logic_K952z4_R952z4_AND_5776_o
    );
  cortexm0_u_logic_Xowwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y99",
      INIT => X"00550F33FF550F33"
    )
    port map (
      ADR1 => cortexm0_u_logic_Po73z4_27151,
      ADR2 => cortexm0_u_logic_Gjt2z4_27157,
      ADR5 => cortexm0_u_logic_Eol2z4_27158,
      ADR0 => cortexm0_u_logic_Gf63z4_27152,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Xowwx41_27322
    );
  cortexm0_u_logic_Po73z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Po73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Po73z4_IN,
      O => cortexm0_u_logic_Po73z4_27151,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Xowwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y99",
      INIT => X"FFFFFFFFFFCC00CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_H3d3z4_25555,
      ADR1 => cortexm0_u_logic_Xowwx42_27323,
      ADR4 => cortexm0_u_logic_Xowwx41_27322,
      O => cortexm0_u_logic_Xowwx4
    );
  cortexm0_u_logic_Vve3z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y117",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vve3z4_CLK,
      I => cortexm0_u_logic_I2nvx4,
      O => cortexm0_u_logic_Vve3z4_27381,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_I2nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y117",
      INIT => X"F7FFF77702000222"
    )
    port map (
      ADR4 => cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o,
      ADR3 => cortexm0_u_logic_Wq5wx4,
      ADR2 => cortexm0_u_logic_N142z4_U142z4_AND_5607_o,
      ADR5 => cortexm0_u_logic_Vve3z4_27381,
      ADR0 => cortexm0_u_logic_Zyovx4,
      ADR1 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_I2nvx4
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y117",
      INIT => X"FFFFECA0ECA0ECA0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wuq2z4_26227,
      ADR3 => cortexm0_u_logic_D4g3z4_26226,
      ADR0 => cortexm0_u_logic_Lul2z4_26231,
      ADR2 => cortexm0_u_logic_Jsc3z4_26232,
      ADR4 => cortexm0_u_logic_Rym2z4_26233,
      ADR5 => cortexm0_u_logic_Tqc3z4_26234,
      O => N633
    );
  cortexm0_u_logic_Tqc3z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y117",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tqc3z4_CLK,
      I => cortexm0_u_logic_R3nvx4,
      O => cortexm0_u_logic_Tqc3z4_26234,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_R3nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y117",
      INIT => X"AAAAAA2E2E2EAA2E"
    )
    port map (
      ADR3 => cortexm0_u_logic_S71wx4,
      ADR4 => cortexm0_u_logic_Wq5wx4,
      ADR5 => cortexm0_u_logic_Uvzvx4,
      ADR0 => cortexm0_u_logic_Tqc3z4_26234,
      ADR1 => cortexm0_u_logic_Zyovx4,
      ADR2 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_R3nvx4
    );
  cortexm0_u_logic_Jsc3z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y117",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jsc3z4_CLK,
      I => cortexm0_u_logic_Y3nvx4,
      O => cortexm0_u_logic_Jsc3z4_26232,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Y3nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y117",
      INIT => X"BFFF8FFF04000700"
    )
    port map (
      ADR4 => cortexm0_u_logic_Z62wx4,
      ADR1 => cortexm0_u_logic_Wq5wx4,
      ADR0 => cortexm0_u_logic_K952z4_R952z4_AND_5776_o,
      ADR5 => cortexm0_u_logic_Jsc3z4_26232,
      ADR3 => cortexm0_u_logic_Zyovx4,
      ADR2 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_Y3nvx4
    );
  N118_N118_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mczwx4,
      O => cortexm0_u_logic_Mczwx4_0
    );
  cortexm0_u_logic_Mmux_Mczwx411 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y116"
    )
    port map (
      IA => N1375,
      IB => N1376,
      O => cortexm0_u_logic_Mczwx4,
      SEL => cortexm0_u_logic_Viuwx4
    );
  cortexm0_u_logic_Mmux_Mczwx411_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y116",
      INIT => X"0D0F050FAF0FAF0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Azs2z4_26277,
      ADR3 => cortexm0_u_logic_Ipn2z4_26626,
      ADR4 => cortexm0_u_logic_Lee3z4_27296,
      ADR1 => cortexm0_u_logic_Ble3z4_25775,
      ADR0 => cortexm0_u_logic_Nnc3z4_26625,
      ADR5 => cortexm0_u_logic_Svs2z4_27043,
      O => N1375
    );
  cortexm0_u_logic_Mmux_Mczwx411_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y116",
      INIT => X"080800007F7FFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_H2f3z4_27909,
      ADR0 => cortexm0_u_logic_T8f3z4_27910,
      ADR2 => cortexm0_u_logic_Kkb3z4_26643,
      ADR5 => cortexm0_u_logic_Tqs2z4_26276,
      ADR4 => cortexm0_u_logic_Nyvwx4_2(8),
      O => N1376
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y116",
      INIT => X"F0FF000FF5F50505"
    )
    port map (
      ADR1 => '1',
      ADR4 => N453,
      ADR0 => cortexm0_u_logic_Kbzwx4,
      ADR5 => cortexm0_u_logic_U5pwx42_25933,
      ADR2 => cortexm0_u_logic_U5pwx41_25954,
      ADR3 => N452,
      O => N118
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y116",
      INIT => X"0111FFFFFBBBFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fczwx4,
      ADR1 => N884,
      ADR2 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o2_27386,
      ADR5 => N885_0,
      ADR0 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o1_26980,
      ADR4 => N118,
      O => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o3_27535
    );
  N1021_N1021_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1020,
      O => N1020_0
    );
  cortexm0_u_logic_Kkrvx46_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y107"
    )
    port map (
      IA => N1381,
      IB => N1382,
      O => N1020,
      SEL => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o5_28418
    );
  cortexm0_u_logic_Kkrvx46_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y107",
      INIT => X"3030F0F00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o1_29076,
      ADR5 => cortexm0_u_logic_Lstwx42_25773,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Wai2z4_25774,
      O => N1381
    );
  cortexm0_u_logic_Kkrvx46_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y107",
      INIT => X"AAAAAAAAAAAA8A0A"
    )
    port map (
      ADR0 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o1_29076,
      ADR4 => cortexm0_u_logic_Ywi2z4_25581,
      ADR1 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o21,
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR2 => cortexm0_u_logic_U7w2z4_25582,
      ADR5 => cortexm0_u_logic_Wfuwx4,
      O => N1382
    );
  cortexm0_u_logic_Kkrvx46_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y107",
      INIT => X"FEF0EE0000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ywi2z4_25581,
      ADR0 => cortexm0_u_logic_Wfuwx4,
      ADR2 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o21,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR5 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o1_29076,
      ADR3 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o5_28418,
      O => N1021
    );
  cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y107",
      INIT => X"CFCFCFCF00CFCFCF"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Xpvwx4_Eqvwx4_AND_4207_o,
      ADR2 => cortexm0_u_logic_Bzowx4,
      ADR4 => cortexm0_u_logic_L5owx4,
      ADR5 => cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4225_o,
      ADR3 => cortexm0_u_logic_Oldwx4,
      O => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o1_29076
    );
  N1084_N1084_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o5_8894,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o5_0
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o3 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y109"
    )
    port map (
      IA => N1663,
      IB => N1664,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o5_8894,
      SEL => cortexm0_u_logic_Kzqvx42_28376
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o3_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y109",
      INIT => X"FFCCAACC00CCAACC"
    )
    port map (
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_E5owx42_26108,
      ADR5 => N915,
      ADR4 => cortexm0_u_logic_Ozywx4,
      ADR0 => N1401,
      ADR1 => N1084,
      O => N1663
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o3_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y109",
      INIT => X"F0FFF000CCAACCAA"
    )
    port map (
      ADR5 => cortexm0_u_logic_E5owx42_26108,
      ADR3 => cortexm0_u_logic_Ozywx4,
      ADR4 => N1403,
      ADR2 => N915,
      ADR1 => N1400,
      ADR0 => N1399,
      O => N1664
    );
  cortexm0_u_logic_E5owx44_SW14 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y109",
      INIT => X"FF00FF02FF00FD00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Wbk2z4_25585,
      ADR1 => cortexm0_u_logic_Hzj2z4_26128,
      ADR2 => cortexm0_u_logic_S4pwx4,
      ADR5 => N916,
      ADR3 => N915,
      ADR0 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1084
    );
  cortexm0_u_logic_E5owx44_SW15_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y109",
      INIT => X"FFCFFFDF30002000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Uyv2z4_25584,
      ADR4 => cortexm0_u_logic_Wbk2z4_25585,
      ADR1 => cortexm0_u_logic_Hzj2z4_26128,
      ADR5 => N916,
      ADR3 => N915,
      ADR2 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1399
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4554_o_SW9 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y112",
      INIT => X"FF300000FF300000"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Hzj2z4_26128,
      ADR2 => N90,
      ADR1 => cortexm0_u_logic_Qrp2z4_27217,
      ADR3 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N947
    );
  N954_N954_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N891_pack_8,
      O => N891
    );
  cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o1_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y114"
    )
    port map (
      IA => N1371,
      IB => N1372,
      O => N891_pack_8,
      SEL => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o2_27246
    );
  cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o1_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y114",
      INIT => X"FFBFBFBFFFFFBFBF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Aqp2z4_27216,
      ADR1 => cortexm0_u_logic_Hzj2z4_26128,
      ADR4 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234,
      ADR0 => N448,
      ADR5 => cortexm0_u_logic_A6zwx4,
      ADR3 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o3_27535,
      O => N1371
    );
  cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o1_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y114",
      INIT => X"FFFFFF0FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Aqp2z4_27216,
      ADR5 => cortexm0_u_logic_Hzj2z4_26128,
      ADR4 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234,
      ADR3 => N448,
      O => N1372
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4554_o_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y114",
      INIT => X"FFFFFFFFFEFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qrp2z4_27217,
      ADR1 => N633,
      ADR5 => cortexm0_u_logic_Pazwx41_26976,
      ADR3 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234,
      ADR4 => cortexm0_u_logic_A6zwx4,
      ADR2 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o,
      O => N954
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4554_o_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y114",
      INIT => X"2277000F2277F0FF"
    )
    port map (
      ADR3 => N892,
      ADR0 => N955,
      ADR4 => cortexm0_u_logic_H6zwx4_0,
      ADR2 => N954,
      ADR5 => N890_0,
      ADR1 => N891,
      O => N695
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o1_cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_H6zwx4,
      O => cortexm0_u_logic_H6zwx4_0
    );
  cortexm0_u_logic_Mmux_H6zwx411 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y115"
    )
    port map (
      IA => N1323,
      IB => N1324,
      O => cortexm0_u_logic_H6zwx4,
      SEL => cortexm0_u_logic_Viuwx4
    );
  cortexm0_u_logic_Mmux_H6zwx411_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y115",
      INIT => X"00440C4CEEEEECEC"
    )
    port map (
      ADR4 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4597_o,
      ADR5 => cortexm0_u_logic_Yizwx4,
      ADR2 => cortexm0_u_logic_Gyvwx4,
      ADR1 => cortexm0_u_logic_Fczwx4,
      ADR3 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o2_27386,
      ADR0 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o1_26980,
      O => N1323
    );
  cortexm0_u_logic_Mmux_H6zwx411_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y115",
      INIT => X"CCCFCC00AAAFAA00"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tqs2z4_26276,
      ADR1 => cortexm0_u_logic_Kkb3z4_26643,
      ADR5 => cortexm0_u_logic_Nyvwx4,
      ADR4 => cortexm0_u_logic_Fczwx4,
      ADR2 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o2_27386,
      ADR3 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o1_26980,
      O => N1324
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y115",
      INIT => X"F0F0FFF0A0A0FF30"
    )
    port map (
      ADR3 => cortexm0_u_logic_V6zwx4,
      ADR1 => cortexm0_u_logic_Iazwx4,
      ADR0 => cortexm0_u_logic_Ngzwx4,
      ADR4 => cortexm0_u_logic_Pazwx4,
      ADR2 => cortexm0_u_logic_Mczwx4_0,
      ADR5 => cortexm0_u_logic_T5zwx4_0,
      O => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o1_26980
    );
  cortexm0_u_logic_Pazwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y115",
      INIT => X"EFE3ECE02F232C20"
    )
    port map (
      ADR0 => N1312,
      ADR2 => cortexm0_u_logic_Zxvwx4,
      ADR1 => cortexm0_u_logic_Iazwx4,
      ADR4 => N1310,
      ADR3 => N1311,
      ADR5 => N1313,
      O => cortexm0_u_logic_Pazwx4
    );
  cortexm0_u_logic_E5owx44_SW9_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y110",
      INIT => X"FFFFFEFFFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_U7w2z4_25582,
      ADR4 => cortexm0_u_logic_Ywi2z4_25581,
      ADR1 => cortexm0_u_logic_Hzj2z4_26128,
      ADR2 => cortexm0_u_logic_E5owx43_0,
      ADR3 => cortexm0_u_logic_Hzywx4,
      ADR5 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1395
    );
  cortexm0_u_logic_E5owx44_SW17_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y110",
      INIT => X"FF75FF558A00AA00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Hzj2z4_26128,
      ADR2 => cortexm0_u_logic_E5owx43_0,
      ADR0 => cortexm0_u_logic_Hzywx4,
      ADR3 => N916,
      ADR5 => N915,
      ADR4 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1403
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y110",
      INIT => X"0003000F03030F0F"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_M5tvx4,
      ADR5 => cortexm0_u_logic_Wuq2z4_26227,
      ADR4 => cortexm0_u_logic_T5g3z4_27778,
      ADR1 => cortexm0_u_logic_H6tvx4,
      ADR3 => cortexm0_u_logic_Ts5wx4,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o6_27779
    );
  cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o1_cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o11_8847,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o11_0
    );
  cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y106",
      INIT => X"0A0F0F0FAAFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_W3f3z4_27552,
      ADR2 => cortexm0_u_logic_M5f3z4_27399,
      ADR3 => cortexm0_u_logic_H6tvx4,
      ADR5 => cortexm0_u_logic_I7owx4,
      ADR0 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      O => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o1_28692
    );
  cortexm0_u_logic_Intwx4_Pntwx4_AND_3953_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y106",
      INIT => X"0000000000000040"
    )
    port map (
      ADR4 => cortexm0_u_logic_Lz93z4_25850,
      ADR0 => cortexm0_u_logic_Mjl2z4_25848,
      ADR5 => cortexm0_u_logic_Kop2z4_25852,
      ADR2 => cortexm0_u_logic_Ffs2z4_25849,
      ADR1 => cortexm0_u_logic_J6i2z4_25617,
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      O => cortexm0_u_logic_Intwx4_Pntwx4_AND_3953_o
    );
  cortexm0_u_logic_Lstwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y106",
      INIT => X"7755775577557755"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Wai2z4_25774,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Lstwx42_25773,
      ADR5 => '1',
      O => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o9 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y106",
      INIT => X"7F5FFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Japwx4,
      ADR2 => cortexm0_u_logic_K7g3z4_27404,
      ADR0 => cortexm0_u_logic_Wai2z4_25774,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Lstwx42_25773,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o11_8847
    );
  cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y106",
      INIT => X"FFFF22AAFFFF30F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Uqi2z4_25587,
      ADR5 => cortexm0_u_logic_J6i2z4_25617,
      ADR3 => cortexm0_u_logic_D3uvx4,
      ADR2 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o3_27694,
      ADR0 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o1_27889,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      O => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o4_27698
    );
  cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y113",
      INIT => X"0307030307070307"
    )
    port map (
      ADR1 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234,
      ADR2 => N448,
      ADR4 => cortexm0_u_logic_A6zwx4,
      ADR3 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o3_27535,
      ADR0 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o2_27246,
      ADR5 => cortexm0_u_logic_H6zwx4_0,
      O => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o1_27664
    );
  cortexm0_u_logic_D6qwx4_K6qwx4_AND_3533_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y108",
      INIT => X"A0A0A0FFA0A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Wfuwx4,
      ADR5 => cortexm0_u_logic_Hzj2z4_26128,
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR2 => cortexm0_u_logic_B7owx4,
      ADR0 => ahbmi_hrdata_2_IBUF_0,
      O => N144
    );
  cortexm0_u_logic_hwdata_o_25_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y108",
      INIT => X"505F000073730000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Y9t2z4_26059,
      ADR1 => cortexm0_u_logic_Kqzvx4,
      ADR5 => cortexm0_u_logic_Qr42z4_26060,
      ADR2 => cortexm0_u_logic_Oq42z4,
      ADR3 => cortexm0_u_logic_N142z4_U142z4_AND_5607_o,
      ADR0 => cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o,
      O => HWDATA(25)
    );
  N1094_N1094_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o13_8943,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o13_0
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o12 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y111"
    )
    port map (
      IA => N1669,
      IB => N1670,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o13_8943,
      SEL => cortexm0_u_logic_Kzqvx42_28376
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o12_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y111",
      INIT => X"333300FF55555555"
    )
    port map (
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_E5owx42_26108,
      ADR4 => cortexm0_u_logic_Ozywx4,
      ADR3 => N1413,
      ADR1 => N932,
      ADR0 => N1094,
      O => N1669
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o12_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y111",
      INIT => X"031103DDCF11CFDD"
    )
    port map (
      ADR1 => cortexm0_u_logic_E5owx42_26108,
      ADR3 => cortexm0_u_logic_Ozywx4,
      ADR4 => N1415,
      ADR5 => N932,
      ADR2 => N1412,
      ADR0 => N1411,
      O => N1670
    );
  cortexm0_u_logic_E5owx44_SW22 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y111",
      INIT => X"FF00FF00FE10FF00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wbk2z4_25585,
      ADR5 => cortexm0_u_logic_Hzj2z4_26128,
      ADR0 => cortexm0_u_logic_S4pwx4,
      ADR3 => N932,
      ADR2 => N933,
      ADR4 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1094
    );
  cortexm0_u_logic_E5owx44_SW23_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y111",
      INIT => X"EE22FF00EF20FF00"
    )
    port map (
      ADR5 => cortexm0_u_logic_Uyv2z4_25584,
      ADR2 => cortexm0_u_logic_Wbk2z4_25585,
      ADR1 => cortexm0_u_logic_Hzj2z4_26128,
      ADR0 => N932,
      ADR3 => N933,
      ADR4 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1411
    );
  cortexm0_u_logic_Kss2z4_cortexm0_u_logic_Kss2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_T5zwx4,
      O => cortexm0_u_logic_T5zwx4_0
    );
  cortexm0_u_logic_Mmux_T5zwx411 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y118"
    )
    port map (
      IA => N1361,
      IB => N1362,
      O => cortexm0_u_logic_T5zwx4,
      SEL => cortexm0_u_logic_Viuwx4
    );
  cortexm0_u_logic_Mmux_T5zwx411_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y118",
      INIT => X"00B0DFFF00F00FFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Jxs2z4_25763,
      ADR3 => cortexm0_u_logic_Bus2z4_27046,
      ADR1 => cortexm0_u_logic_Svs2z4_27043,
      ADR0 => cortexm0_u_logic_Azs2z4_26277,
      ADR2 => N264,
      ADR5 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4597_o,
      O => N1361
    );
  cortexm0_u_logic_Mmux_T5zwx411_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y118",
      INIT => X"1B1B333333333333"
    )
    port map (
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_H2f3z4_27909,
      ADR2 => cortexm0_u_logic_Gcb3z4_27108,
      ADR0 => cortexm0_u_logic_T8f3z4_27910,
      ADR1 => cortexm0_u_logic_Kss2z4_26716,
      ADR4 => cortexm0_u_logic_Nyvwx4_2(8),
      O => N1362
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y118",
      INIT => X"FF557777FFF0F3F3"
    )
    port map (
      ADR1 => cortexm0_u_logic_Iazwx4,
      ADR2 => N458,
      ADR3 => cortexm0_u_logic_Ngzwx4,
      ADR0 => N459,
      ADR4 => cortexm0_u_logic_Pazwx4,
      ADR5 => cortexm0_u_logic_Viuwx4,
      O => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o2_27386
    );
  cortexm0_u_logic_Kss2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y118",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kss2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kss2z4_IN,
      O => cortexm0_u_logic_Kss2z4_26716,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Viuwx46 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y118",
      INIT => X"F4444444F4447444"
    )
    port map (
      ADR2 => cortexm0_u_logic_Vve3z4_27381,
      ADR3 => cortexm0_u_logic_Y9l2z4_27382,
      ADR1 => cortexm0_u_logic_Nyvwx4,
      ADR5 => N494,
      ADR4 => cortexm0_u_logic_Viuwx44_27384,
      ADR0 => N495,
      O => cortexm0_u_logic_Viuwx4
    );
  cortexm0_u_logic_Qa43z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qa43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qa43z4_IN,
      O => cortexm0_u_logic_Qa43z4_27616,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y101",
      INIT => X"FFC0FFC0FFC0EAEA"
    )
    port map (
      ADR1 => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o,
      ADR2 => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o51,
      ADR5 => N852,
      ADR0 => N1124,
      ADR3 => N1125_0,
      ADR4 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o3_26992
    );
  ahbbridge_statemachine_HREADY1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y97",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      O => HREADY
    );
  cortexm0_u_logic_Cxhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y97",
      INIT => X"FFFFF5F000000500"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Fcj2z4_26798,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR3 => cortexm0_u_logic_Pri3z4_2_0,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      O => N373
    );
  cortexm0_u_logic_H133z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y97",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_H133z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_H133z4_IN,
      O => cortexm0_u_logic_H133z4_26948,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y99",
      INIT => X"FAFAC888FA00C800"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3240_o_25610,
      ADR0 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o,
      ADR4 => cortexm0_u_logic_Jbowx4_Qbowx4_AND_3348_o,
      ADR5 => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o,
      ADR3 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277,
      ADR2 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3232_o_25737,
      O => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o1_28426
    );
  cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y99",
      INIT => X"F4F0FCF04400CC00"
    )
    port map (
      ADR4 => cortexm0_u_logic_L5owx4,
      ADR1 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR0 => cortexm0_u_logic_U18wx4,
      ADR2 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3222_o_26262,
      ADR3 => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o2_28428,
      ADR5 => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o1_28426,
      O => N1124
    );
  cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y99",
      INIT => X"FCA8FCA8FCA80000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3240_o_25610,
      ADR4 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o,
      ADR0 => cortexm0_u_logic_Jbowx4_Qbowx4_AND_3348_o,
      ADR1 => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o,
      ADR2 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277,
      ADR5 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3232_o_25737,
      O => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o2_28428
    );
  cortexm0_u_logic_Rtz2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rtz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rtz2z4_IN,
      O => cortexm0_u_logic_Rtz2z4_26952,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Tanwx4_Abnwx4_AND_3232_o : X_LUT6
    generic map(
      LOC => "SLICE_X11Y99",
      INIT => X"AAAAFFAA00000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => N116,
      ADR0 => cortexm0_u_logic_R9nwx4,
      ADR5 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4178_o,
      O => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3232_o_25737
    );
  cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y104",
      INIT => X"5F0000005F5F0000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Uic3z4_25792,
      ADR2 => cortexm0_u_logic_F9owx4,
      ADR5 => cortexm0_u_logic_Bzowx4,
      ADR3 => cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4107_o,
      ADR4 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o2_25790,
      O => N1447
    );
  cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4107_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y104",
      INIT => X"ACACACACFFF00F00"
    )
    port map (
      ADR5 => cortexm0_u_logic_D5ywx4,
      ADR2 => cortexm0_u_logic_Y5ywx4,
      ADR1 => cortexm0_u_logic_Pjqwx4,
      ADR0 => cortexm0_u_logic_Pybwx4,
      ADR4 => cortexm0_u_logic_Ai9wx4,
      ADR3 => cortexm0_u_logic_H2wwx4,
      O => cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4107_o
    );
  cortexm0_u_logic_Mmux_Z78wx4115 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y104",
      INIT => X"0000FFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3560_o,
      ADR4 => cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4107_o,
      O => cortexm0_u_logic_Mmux_Z78wx4115_27462
    );
  cortexm0_u_logic_F32wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y100",
      INIT => X"A2F30000A2F3A2F3"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hq33z4_28681,
      ADR3 => cortexm0_u_logic_Qz43z4_28362,
      ADR1 => cortexm0_u_logic_Z863z4_28655,
      ADR4 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      ADR2 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR0 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      O => cortexm0_u_logic_F32wx41_29094
    );
  cortexm0_u_logic_F32wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y100",
      INIT => X"0000880800000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Kc03z4_28670,
      ADR0 => cortexm0_u_logic_F32wx42_28741,
      ADR3 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1346_o,
      ADR1 => cortexm0_u_logic_Lr9wx4,
      ADR4 => N1290,
      ADR5 => cortexm0_u_logic_F32wx41_29094,
      O => cortexm0_u_logic_F32wx44_28740
    );
  cortexm0_u_logic_Lr9wx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y100",
      INIT => X"1D1D00CC1D1D33FF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Rvv2z4_27607,
      ADR3 => cortexm0_u_logic_Imu2z4_27608,
      ADR2 => cortexm0_u_logic_Cvr2z4_27609,
      ADR0 => cortexm0_u_logic_Otr2z4_27610,
      ADR1 => cortexm0_u_logic_Fgm2z4_1_25733,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1271
    );
  cortexm0_u_logic_Hq33z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hq33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hq33z4_IN,
      O => cortexm0_u_logic_Hq33z4_28681,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Lr9wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y100",
      INIT => X"FFFAAAFAFFFAAAFA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Rni2z4_25661,
      ADR3 => cortexm0_u_logic_Wzy2z4_25662,
      ADR2 => N1270,
      ADR4 => N1271,
      O => cortexm0_u_logic_Lr9wx4
    );
  cortexm0_u_logic_Xuw2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y98",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xuw2z4_CLK,
      I => cortexm0_u_logic_Rnhvx4,
      O => cortexm0_u_logic_Xuw2z4_28513,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Rnhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y98",
      INIT => X"FF08FFFF00080000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Vaw2z4_26315,
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR1 => ahbmi_hrdata_3_IBUF_0,
      ADR5 => cortexm0_u_logic_Xuw2z4_28513,
      ADR2 => cortexm0_u_logic_Rbi3z4_27173,
      ADR0 => cortexm0_u_logic_Z7i2z4_26989,
      O => cortexm0_u_logic_Rnhvx4
    );
  cortexm0_u_logic_Cjhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y106",
      INIT => X"FCCCCCCCEEEEEEEE"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bnx2z4_25842,
      ADR4 => cortexm0_u_logic_Roh2z4_17_0,
      ADR3 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR2 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR5 => cortexm0_u_logic_G6pvx4,
      ADR1 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      O => cortexm0_u_logic_Cjhvx41_26352
    );
  cortexm0_u_logic_Z5pvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y106",
      INIT => X"5D5D0C0C5D0C0C0C"
    )
    port map (
      ADR2 => cortexm0_u_logic_S4w2z4_25965,
      ADR3 => cortexm0_u_logic_Z5pvx44_0,
      ADR1 => cortexm0_u_logic_Z5pvx43_25966,
      ADR0 => cortexm0_u_logic_Yvb2z4_Fwb2z4_AND_6651_o,
      ADR5 => cortexm0_u_logic_Z5pvx42_26280,
      ADR4 => cortexm0_u_logic_Ik4wx4,
      O => cortexm0_u_logic_Z5pvx45_29097
    );
  cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y106",
      INIT => X"8080C000F0F0F0F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_G6pvx4,
      ADR1 => cortexm0_u_logic_Ye4wx4,
      ADR3 => cortexm0_u_logic_I6w2z4_26162,
      ADR4 => cortexm0_u_logic_R1w2z4_26161,
      ADR0 => cortexm0_u_logic_U5x2z4_26282,
      ADR5 => cortexm0_u_logic_Z5pvx4,
      O => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o
    );
  cortexm0_u_logic_Z5pvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y106",
      INIT => X"FAFAFAFAFAFAFAF8"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Z5pvx41_25964,
      ADR0 => cortexm0_u_logic_Z5pvx45_29097,
      O => cortexm0_u_logic_Z5pvx4
    );
  cortexm0_u_logic_Pet2z4_cortexm0_u_logic_Pet2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1575,
      O => N1575_0
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y105",
      INIT => X"55FF55FF55FF55FF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Emi2z4_25916,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => '1',
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o2_25627
    );
  cortexm0_u_logic_Fvhvx416_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y105",
      INIT => X"00000001"
    )
    port map (
      ADR4 => cortexm0_u_logic_Msyvx4,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Emi2z4_25916,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      O => N1575
    );
  cortexm0_u_logic_Pet2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y105",
      INIT => '0'
    )
    port map (
      CE => HREADY,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pet2z4_CLK,
      I => cortexm0_u_logic_R3mwx4_9535,
      O => cortexm0_u_logic_Pet2z4_27660,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_R3mwx4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y105",
      INIT => X"A0A2000000020000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_A4t2z4_26089,
      ADR1 => N1517,
      ADR5 => cortexm0_u_logic_B73wx4,
      O => cortexm0_u_logic_R3mwx4_9535
    );
  cortexm0_u_logic_Wgb2z4_Rob2z4_AND_6675_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y105",
      INIT => X"0000000000000001"
    )
    port map (
      ADR2 => cortexm0_u_logic_Cam2z4_26217,
      ADR0 => cortexm0_u_logic_Trq2z4_26216,
      ADR1 => cortexm0_u_logic_Tdp2z4_26215,
      ADR3 => cortexm0_u_logic_Uaj2z4_26214,
      ADR4 => cortexm0_u_logic_R1w2z4_26161,
      ADR5 => cortexm0_u_logic_G0w2z4_25739,
      O => cortexm0_u_logic_Wgb2z4_Rob2z4_AND_6675_o
    );
  cortexm0_u_logic_Msyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y105",
      INIT => X"0000800000000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pet2z4_27660,
      ADR4 => cortexm0_u_logic_Wgb2z4_Rob2z4_AND_6675_o,
      ADR5 => cortexm0_u_logic_Jux2z4_27201,
      ADR0 => cortexm0_u_logic_Vvx2z4_26896,
      ADR1 => cortexm0_u_logic_Omk2z4_26112,
      ADR2 => cortexm0_u_logic_J0l2z4_26148,
      O => cortexm0_u_logic_Msyvx4
    );
  cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o3_cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4488_o_pack_5,
      O => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4488_o
    );
  cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y108",
      INIT => X"000000FF0FFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Svs2z4_27043,
      ADR5 => cortexm0_u_logic_Vfd3z4_26007,
      ADR4 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4493_o,
      ADR2 => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4488_o,
      O => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o3_27694
    );
  cortexm0_u_logic_Egywx4_B5hvx4_AND_4493_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y108",
      INIT => X"0000C0000000C000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Mjl2z4_25848,
      ADR3 => cortexm0_u_logic_Ffs2z4_25849,
      ADR2 => cortexm0_u_logic_Lz93z4_25850,
      ADR4 => cortexm0_u_logic_Kop2z4_25852,
      ADR5 => '1',
      O => cortexm0_u_logic_Egywx4_B5hvx4_AND_4493_o
    );
  cortexm0_u_logic_Aeywx4_L9hvx4_AND_4488_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y108",
      INIT => X"00C00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Mjl2z4_25848,
      ADR3 => cortexm0_u_logic_Ffs2z4_25849,
      ADR2 => cortexm0_u_logic_Lz93z4_25850,
      ADR4 => cortexm0_u_logic_Kop2z4_25852,
      O => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4488_o_pack_5
    );
  cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y108",
      INIT => X"00000FFF0F0F0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Uls2z4_26323,
      ADR2 => cortexm0_u_logic_Z4l2z4_26236,
      ADR3 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4493_o,
      ADR5 => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4488_o,
      O => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o1_27889
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y108",
      INIT => X"33FF5F5F33FF5F5F"
    )
    port map (
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_J6i2z4_25617,
      ADR1 => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4488_o,
      ADR3 => cortexm0_u_logic_Vgs2z4_26228,
      ADR0 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4493_o,
      ADR2 => cortexm0_u_logic_T7d3z4_0,
      O => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o3_27832
    );
  cortexm0_u_logic_Ratwx4_Yatwx4_AND_3909_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y107",
      INIT => X"FEEEFAAAFCCCF000"
    )
    port map (
      ADR2 => cortexm0_u_logic_B7owx4,
      ADR3 => ahbmi_hrdata_9_IBUF_0,
      ADR4 => cortexm0_u_logic_I7owx4,
      ADR1 => cortexm0_u_logic_S3i3z4_27412,
      ADR0 => cortexm0_u_logic_G6owx4,
      ADR5 => cortexm0_u_logic_B2i3z4_28118,
      O => N150
    );
  cortexm0_u_logic_S3i3z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y107",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_S3i3z4_CLK,
      I => cortexm0_u_logic_Pomvx4,
      O => cortexm0_u_logic_S3i3z4_27412,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Pomvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y107",
      INIT => X"B3FFB3B3A0FFA0A0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Iwh2z4_17_0,
      ADR2 => cortexm0_u_logic_X7tvx4,
      ADR3 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      ADR4 => cortexm0_u_logic_S3i3z4_27412,
      ADR1 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR5 => cortexm0_u_logic_B2i3z4_28118,
      O => cortexm0_u_logic_Pomvx4
    );
  cortexm0_u_logic_Ppzvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y107",
      INIT => X"FFFFCCCCFF00CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o,
      ADR3 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3648_o,
      ADR5 => cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o,
      ADR4 => cortexm0_u_logic_Ratwx4_Yatwx4_AND_3909_o_27292,
      O => N40
    );
  cortexm0_u_logic_Ratwx4_Yatwx4_AND_3909_o : X_LUT6
    generic map(
      LOC => "SLICE_X11Y107",
      INIT => X"0000FB3B0000FB3B"
    )
    port map (
      ADR5 => '1',
      ADR4 => N150,
      ADR0 => cortexm0_u_logic_B8uwx4_I8uwx4_AND_4027_o,
      ADR2 => cortexm0_u_logic_Oldwx4,
      ADR3 => cortexm0_u_logic_Vbuwx4_Ccuwx4_AND_4040_o,
      ADR1 => cortexm0_u_logic_L5owx4,
      O => cortexm0_u_logic_Ratwx4_Yatwx4_AND_3909_o_27292
    );
  cortexm0_u_logic_K952z4_R952z4_AND_5776_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y103",
      INIT => X"FF57FFFFFFDFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ow33z4_29096,
      ADR5 => cortexm0_u_logic_Wd13z4_27755,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR1 => cortexm0_u_logic_H3d3z4_25555,
      ADR0 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_K952z4_R952z4_AND_5776_o2_27752
    );
  cortexm0_u_logic_Ow33z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ow33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ow33z4_IN,
      O => cortexm0_u_logic_Ow33z4_29096,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qi62z4_Xi62z4_AND_5938_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y103",
      INIT => X"FCFFDFFFFFFFDFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ikz2z4_26867,
      ADR3 => cortexm0_u_logic_Rni2z4_25661,
      ADR2 => cortexm0_u_logic_Wzy2z4_25662,
      ADR5 => cortexm0_u_logic_Ow33z4_29096,
      ADR1 => cortexm0_u_logic_Fgm2z4_25658,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5938_o2_26866
    );
  cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y102",
      INIT => X"00030303000F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR4 => ahbmi_hrdata_15_IBUF_0,
      ADR1 => cortexm0_u_logic_Uei3z4_27056,
      ADR2 => cortexm0_u_logic_D3uvx4,
      ADR5 => cortexm0_u_logic_I7owx4,
      ADR3 => cortexm0_u_logic_B7owx4,
      O => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o5_29095
    );
  cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y102",
      INIT => X"F500FF0055005F00"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_L5owx4,
      ADR4 => N82,
      ADR5 => cortexm0_u_logic_Zaxwx4,
      ADR2 => cortexm0_u_logic_Oldwx4,
      ADR3 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o5_29095,
      O => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o6_27695
    );
  cortexm0_u_logic_L5owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y102",
      INIT => X"C0C08080C0F080F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Wai2z4_25774,
      ADR5 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_S87wx4,
      O => cortexm0_u_logic_L5owx4
    );
  cortexm0_u_logic_Rvv2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rvv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rvv2z4_IN,
      O => cortexm0_u_logic_Rvv2z4_27607,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_S87wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y102",
      INIT => X"FFFF0000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      O => cortexm0_u_logic_S87wx4
    );
  cortexm0_u_logic_Pazwx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y117",
      INIT => X"C040C0C0C000C040"
    )
    port map (
      ADR4 => cortexm0_u_logic_Mis2z4_26038,
      ADR0 => cortexm0_u_logic_Vgs2z4_26228,
      ADR1 => cortexm0_u_logic_D4g3z4_26226,
      ADR2 => cortexm0_u_logic_Wuq2z4_26227,
      ADR5 => cortexm0_u_logic_Kizwx4,
      ADR3 => cortexm0_u_logic_V6zwx4,
      O => N1311
    );
  cortexm0_u_logic_Wg0xx4_T1i2z4_14_AND_4672_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y117",
      INIT => X"DF55FFDFFFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Dks2z4_27142,
      ADR1 => cortexm0_u_logic_Lns2z4_25767,
      ADR3 => cortexm0_u_logic_Cps2z4_26379,
      ADR4 => cortexm0_u_logic_Uls2z4_26323,
      ADR5 => cortexm0_u_logic_Jsc3z4_26232,
      ADR0 => cortexm0_u_logic_Lul2z4_26231,
      O => cortexm0_u_logic_Wg0xx4_T1i2z4_14_AND_4672_o1_26899
    );
  cortexm0_u_logic_Mmux_Iazwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y117",
      INIT => X"15D5555515D55555"
    )
    port map (
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Dks2z4_27142,
      ADR0 => cortexm0_u_logic_Lns2z4_25767,
      ADR4 => cortexm0_u_logic_Tqc3z4_26234,
      ADR1 => cortexm0_u_logic_Rym2z4_26233,
      ADR2 => cortexm0_u_logic_Wg0xx4_T1i2z4_14_AND_4672_o1_26899,
      O => cortexm0_u_logic_Iazwx4
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o2_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y116",
      INIT => X"FFFFFFFFFEFFFCFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_D4g3z4_26226,
      ADR0 => cortexm0_u_logic_Wuq2z4_26227,
      ADR5 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4597_o,
      ADR3 => cortexm0_u_logic_V6zwx4,
      ADR2 => cortexm0_u_logic_Zxvwx4,
      ADR1 => cortexm0_u_logic_Gyvwx4,
      O => N776
    );
  cortexm0_u_logic_Kkrvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y116",
      INIT => X"33553355FFFF0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Nyvwx4,
      ADR0 => cortexm0_u_logic_Gyvwx4,
      ADR3 => cortexm0_u_logic_Viuwx4,
      ADR4 => cortexm0_u_logic_Kkrvx41_29103,
      ADR5 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o,
      O => cortexm0_u_logic_Kkrvx42_26903
    );
  cortexm0_u_logic_Kkrvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y116",
      INIT => X"007F007FFF7FFF7F"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Pazwx4,
      ADR0 => cortexm0_u_logic_Wg0xx4_T1i2z4_14_AND_4672_o1_26899,
      ADR1 => cortexm0_u_logic_Rym2z4_26233,
      ADR2 => cortexm0_u_logic_Tqc3z4_26234,
      ADR5 => cortexm0_u_logic_Zxvwx4,
      O => cortexm0_u_logic_Kkrvx41_29103
    );
  cortexm0_u_logic_Mmux_Yizwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y118",
      INIT => X"00CC0000B3FFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Lee3z4_27296,
      ADR4 => cortexm0_u_logic_Nnc3z4_26625,
      ADR2 => cortexm0_u_logic_Ble3z4_25775,
      ADR1 => cortexm0_u_logic_Ipn2z4_26626,
      ADR3 => cortexm0_u_logic_Svs2z4_27043,
      ADR5 => cortexm0_u_logic_Azs2z4_26277,
      O => cortexm0_u_logic_Yizwx4
    );
  cortexm0_u_logic_Dks2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y118",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dks2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Dks2z4_IN,
      O => cortexm0_u_logic_Dks2z4_27142,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Viuwx46_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y118",
      INIT => X"FFFFC5C5F0F000F0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bus2z4_27046,
      ADR3 => cortexm0_u_logic_Jxs2z4_25763,
      ADR5 => N264,
      ADR1 => N856,
      ADR2 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4597_o,
      ADR4 => cortexm0_u_logic_Yizwx4,
      O => N494
    );
  cortexm0_u_logic_Wfhvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y84",
      INIT => X"A2F3AAFFA2F3A2F3"
    )
    port map (
      ADR0 => cortexm0_u_logic_P7wvx4_Zfswx4_AND_3789_o,
      ADR1 => cortexm0_u_logic_K9z2z4_26480,
      ADR5 => cortexm0_u_logic_X0lwx4_Cwawx4_AND_6831_o,
      ADR4 => cortexm0_u_logic_W7z2z4_26121,
      ADR2 => cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3728_o_26622,
      ADR3 => cortexm0_u_logic_Zoy2z4_25998,
      O => N62
    );
  cortexm0_u_logic_K9z2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y84",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_K9z2z4_CLK,
      I => cortexm0_u_logic_Wfhvx4_9914,
      O => cortexm0_u_logic_K9z2z4_26480,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wfhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y84",
      INIT => X"30FF30FFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Qllwx4,
      ADR1 => cortexm0_u_logic_Ceswx4_Jeswx4_AND_3778_o_0,
      ADR4 => cortexm0_u_logic_K9z2z4_26480,
      ADR2 => cortexm0_u_logic_Nqy2z4_25999,
      ADR3 => N62,
      O => cortexm0_u_logic_Wfhvx4_9914
    );
  cortexm0_u_logic_Vwhvx413_cortexm0_u_logic_Vwhvx413_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vwhvx412_pack_3,
      O => cortexm0_u_logic_Vwhvx412_29107
    );
  cortexm0_u_logic_Vwhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y85",
      INIT => X"F0CCF0CCFFCCF5CC"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => cortexm0_u_logic_Hyy2z4_25974,
      ADR4 => cortexm0_u_logic_Qem2z4_25973,
      ADR0 => cortexm0_u_logic_Swy2z4_25978,
      ADR2 => cortexm0_u_logic_Qdj2z4_26090,
      ADR1 => cortexm0_u_logic_Vwhvx412_29107,
      O => cortexm0_u_logic_Vwhvx413_29108
    );
  cortexm0_u_logic_Vwhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y85",
      INIT => X"FFFFFCECFFFFFCCC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Vwhvx49_28746,
      ADR3 => cortexm0_u_logic_Vwhvx413_29108,
      ADR0 => cortexm0_u_logic_Xhxvx4,
      ADR5 => cortexm0_u_logic_Hyy2z4_25974,
      ADR4 => cortexm0_u_logic_Vwhvx48_28672,
      ADR1 => cortexm0_u_logic_Vwhvx45_28761,
      O => cortexm0_u_logic_Vwhvx414_28795
    );
  cortexm0_u_logic_Ucqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y85",
      INIT => X"00FF000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => '1',
      O => cortexm0_u_logic_Ucqvx4
    );
  cortexm0_u_logic_Vwhvx412 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y85",
      INIT => X"FA32AA22"
    )
    port map (
      ADR1 => cortexm0_u_logic_SF11715,
      ADR0 => cortexm0_u_logic_Vwhvx410_28794,
      ADR2 => cortexm0_u_logic_Vwhvx411_29106,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Vwhvx412_pack_3
    );
  cortexm0_u_logic_Vwhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y85",
      INIT => X"22220000AAFAAAFA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_U2x2z4_25977,
      ADR4 => cortexm0_u_logic_B73wx4,
      ADR1 => cortexm0_u_logic_Mv2wx4,
      ADR3 => cortexm0_u_logic_Ucqvx4,
      ADR2 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o2_28138,
      O => cortexm0_u_logic_Vwhvx411_29106
    );
  cortexm0_u_logic_hwdata_o_26_1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y110",
      INIT => X"1100FF001B001B00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Y9t2z4_26059,
      ADR1 => cortexm0_u_logic_Djzvx4,
      ADR0 => cortexm0_u_logic_Qr42z4_26060,
      ADR5 => cortexm0_u_logic_Oq42z4,
      ADR2 => cortexm0_u_logic_Wa32z4_Db32z4_AND_5503_o,
      ADR4 => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o,
      O => HWDATA(26)
    );
  cortexm0_u_logic_Vcuvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y110",
      INIT => X"EEEAEEE2EEEAECE0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277,
      ADR4 => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o51,
      ADR3 => N424,
      ADR2 => cortexm0_u_logic_Vcuvx41_27276,
      ADR5 => N425,
      ADR0 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o,
      O => cortexm0_u_logic_Vcuvx43_29099
    );
  cortexm0_u_logic_Tdp2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y110",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tdp2z4_CLK,
      I => cortexm0_u_logic_Wamvx4,
      O => cortexm0_u_logic_Tdp2z4_26215,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Wamvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y110",
      INIT => X"EFEFCDCDEEEFCCCD"
    )
    port map (
      ADR2 => cortexm0_u_logic_Hq1wx4,
      ADR0 => cortexm0_u_logic_Tbuvx4_0,
      ADR1 => N409,
      ADR4 => cortexm0_u_logic_Tdp2z4_26215,
      ADR3 => cortexm0_u_logic_Vcuvx43_29099,
      ADR5 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_Wamvx4
    );
  cortexm0_u_logic_Cax2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y110",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cax2z4_CLK,
      I => cortexm0_u_logic_Nlhvx4_9671,
      O => cortexm0_u_logic_Cax2z4_27225,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Nlhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y110",
      INIT => X"FF05FFF5FF01FFFD"
    )
    port map (
      ADR2 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR0 => N603,
      ADR3 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      ADR4 => N604,
      ADR1 => cortexm0_u_logic_Vcuvx43_29099,
      ADR5 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_Nlhvx4_9671
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y113",
      INIT => X"FFFF0000F3300000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234,
      ADR1 => cortexm0_u_logic_A6zwx4,
      ADR3 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o3_27535,
      ADR5 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o2_27246,
      ADR2 => cortexm0_u_logic_H6zwx4_0,
      O => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o
    );
  cortexm0_u_logic_Bkxvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y77",
      INIT => X"C0CC88CCC0CCC8CC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qdj2z4_26090,
      ADR2 => cortexm0_u_logic_Swy2z4_25978,
      ADR4 => cortexm0_u_logic_H9i2z4_25943,
      ADR5 => cortexm0_u_logic_Dvy2z4_25981,
      ADR0 => cortexm0_u_logic_Pty2z4_26586,
      ADR3 => cortexm0_u_logic_U2x2z4_25977,
      O => cortexm0_u_logic_Bkxvx47_26583
    );
  cortexm0_u_logic_Cam2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y111",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cam2z4_CLK,
      I => cortexm0_u_logic_L8mvx4,
      O => cortexm0_u_logic_Cam2z4_26217,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_L8mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y111",
      INIT => X"FDFDFDFF08080800"
    )
    port map (
      ADR5 => N461,
      ADR4 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277,
      ADR1 => N462_0,
      ADR3 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o,
      ADR0 => N28,
      ADR2 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_L8mvx4
    );
  cortexm0_u_logic_E5owx44_SW16_F : X_LUT6
    generic map(
      LOC => "SLICE_X11Y111",
      INIT => X"CCCCCCCCCCACCCCC"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hzj2z4_26128,
      ADR3 => cortexm0_u_logic_E5owx43_0,
      ADR2 => cortexm0_u_logic_Hzywx4,
      ADR0 => N916,
      ADR1 => N915,
      ADR4 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1401
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y111",
      INIT => X"0000077707770777"
    )
    port map (
      ADR2 => cortexm0_u_logic_Wuq2z4_26227,
      ADR3 => cortexm0_u_logic_Ts5wx4,
      ADR0 => cortexm0_u_logic_T5g3z4_27778,
      ADR1 => cortexm0_u_logic_H6tvx4,
      ADR5 => cortexm0_u_logic_M5tvx4,
      ADR4 => cortexm0_u_logic_D4g3z4_26226,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o3_27776
    );
  cortexm0_u_logic_U6wvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y82",
      INIT => X"3030303010000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Fjewx4,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      O => cortexm0_u_logic_U6wvx47_26096
    );
  cortexm0_u_logic_U6wvx4_Zqwvx4_AND_861_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y83",
      INIT => X"F0F00000F4F00000"
    )
    port map (
      ADR4 => cortexm0_u_logic_U6wvx4,
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      ADR5 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => cortexm0_u_logic_Nqy2z4_25999,
      ADR0 => cortexm0_u_logic_Oohwx4,
      ADR2 => cortexm0_u_logic_Bthvx422,
      O => cortexm0_u_logic_U6wvx4_Zqwvx4_AND_861_o
    );
  cortexm0_u_logic_U6wvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y83",
      INIT => X"00000000FFFFAFFF"
    )
    port map (
      ADR1 => '1',
      ADR5 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_X3xvx4,
      ADR4 => cortexm0_u_logic_U6wvx46_26081,
      ADR0 => cortexm0_u_logic_U6wvx47_26096,
      ADR3 => cortexm0_u_logic_J3xvx4,
      O => cortexm0_u_logic_U6wvx4
    );
  cortexm0_u_logic_I3mvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y83",
      INIT => X"FFCCFFCC00CCC8CC"
    )
    port map (
      ADR1 => cortexm0_u_logic_K1z2z4_26482,
      ADR4 => cortexm0_u_logic_Zrvvx4_L4xvx4_AND_886_o,
      ADR2 => cortexm0_u_logic_I2t2z4_26252,
      ADR0 => cortexm0_u_logic_Auk2z4_26485,
      ADR3 => cortexm0_u_logic_U6wvx4,
      ADR5 => cortexm0_u_logic_I3mvx41_27794,
      O => cortexm0_u_logic_I3mvx42_29104
    );
  cortexm0_u_logic_K1z2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y83",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_K1z2z4_CLK,
      I => cortexm0_u_logic_I3mvx4,
      O => cortexm0_u_logic_K1z2z4_26482,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_I3mvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y83",
      INIT => X"FFFFF0F0FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_U6wvx4_Zqwvx4_AND_861_o,
      ADR4 => cortexm0_u_logic_I3mvx42_29104,
      O => cortexm0_u_logic_I3mvx4
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4554_o_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y114",
      INIT => X"BBBBB88888BB8888"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qrp2z4_27217,
      ADR1 => cortexm0_u_logic_Hzj2z4_26128,
      ADR3 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234,
      ADR5 => cortexm0_u_logic_A6zwx4,
      ADR2 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o2_27246,
      ADR4 => cortexm0_u_logic_H6zwx4_0,
      O => N698
    );
  cortexm0_u_logic_Vzywx43 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y114",
      INIT => X"F0F0F4B0F4B0F5A0"
    )
    port map (
      ADR1 => cortexm0_u_logic_A6zwx4,
      ADR3 => cortexm0_u_logic_Vzywx42_27661,
      ADR5 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o3_27535,
      ADR0 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o2_27246,
      ADR4 => cortexm0_u_logic_H6zwx4_0,
      ADR2 => N450_0,
      O => cortexm0_u_logic_Vzywx4
    );
  cortexm0_u_logic_Mmux_Ozywx411 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y114",
      INIT => X"DDD8D8D888D8D8D8"
    )
    port map (
      ADR3 => cortexm0_u_logic_Aqp2z4_27216,
      ADR1 => N698,
      ADR0 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o1_27664,
      ADR5 => N699,
      ADR2 => N697,
      ADR4 => cortexm0_u_logic_Vzywx4,
      O => cortexm0_u_logic_Ozywx4
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y109",
      INIT => X"7575757575303030"
    )
    port map (
      ADR1 => cortexm0_u_logic_T5g3z4_27778,
      ADR0 => cortexm0_u_logic_H6tvx4,
      ADR3 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o11_0,
      ADR5 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o10_27781,
      ADR4 => cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4057_o,
      ADR2 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o4_27777,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o12_28342
    );
  cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4057_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y109",
      INIT => X"CFC0FAFACFC00A0A"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nrvwx4,
      ADR3 => cortexm0_u_logic_Ey9wx4,
      ADR1 => cortexm0_u_logic_Zkuwx4,
      ADR5 => cortexm0_u_logic_Hmqwx4,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4057_o
    );
  cortexm0_u_logic_Kzqvx43_SW1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y109",
      INIT => X"FFFF888A00000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_U7w2z4_25582,
      ADR2 => cortexm0_u_logic_Ywi2z4_25581,
      ADR1 => cortexm0_u_logic_Wfuwx4,
      ADR0 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o6_27779,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR5 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o4_27777,
      O => N919
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y109",
      INIT => X"45CF45CF55FF55FF"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_K7g3z4_27404,
      ADR5 => cortexm0_u_logic_L5owx4,
      ADR3 => cortexm0_u_logic_I7owx4,
      ADR1 => cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4057_o,
      ADR2 => cortexm0_u_logic_Oldwx4,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o4_27777
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4554_o_SW1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y115",
      INIT => X"EEEE0000EAEE0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qrp2z4_27217,
      ADR1 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234,
      ADR0 => N448,
      ADR3 => cortexm0_u_logic_A6zwx4,
      ADR2 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o2_27246,
      ADR5 => cortexm0_u_logic_H6zwx4_0,
      O => N1100
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4554_o_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y115",
      INIT => X"F0FFF0FFF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Qrp2z4_27217,
      ADR5 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234,
      ADR3 => cortexm0_u_logic_A6zwx4,
      O => N955
    );
  cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y115",
      INIT => X"0055005515550155"
    )
    port map (
      ADR3 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234,
      ADR0 => N448,
      ADR4 => cortexm0_u_logic_A6zwx4,
      ADR2 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o3_27535,
      ADR5 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o2_27246,
      ADR1 => cortexm0_u_logic_H6zwx4_0,
      O => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y115",
      INIT => X"000E000A111F555F"
    )
    port map (
      ADR5 => N775,
      ADR2 => N776,
      ADR1 => cortexm0_u_logic_Fczwx4,
      ADR3 => cortexm0_u_logic_Viuwx4,
      ADR4 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o2_27386,
      ADR0 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o1_26980,
      O => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o2_27246
    );
  cortexm0_u_logic_Kzqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y112",
      INIT => X"FFFF00FFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Pazwx4,
      ADR4 => cortexm0_u_logic_Viuwx4,
      ADR3 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o,
      O => cortexm0_u_logic_Kzqvx41_29101
    );
  cortexm0_u_logic_Qjuwx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y112",
      INIT => X"FFFF1D11FFFF1DDD"
    )
    port map (
      ADR1 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o,
      ADR3 => cortexm0_u_logic_U5pwx4,
      ADR5 => cortexm0_u_logic_Cjuwx4,
      ADR2 => cortexm0_u_logic_Jjuwx4,
      ADR0 => cortexm0_u_logic_Kzqvx41_29101,
      ADR4 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N921
    );
  cortexm0_u_logic_Kzqvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y112",
      INIT => X"00B3003300FB00F3"
    )
    port map (
      ADR0 => cortexm0_u_logic_Aqp2z4_27216,
      ADR2 => cortexm0_u_logic_Qrp2z4_27217,
      ADR1 => cortexm0_u_logic_Hzj2z4_26128,
      ADR5 => N90,
      ADR4 => cortexm0_u_logic_Vzywx4,
      ADR3 => N921,
      O => cortexm0_u_logic_Kzqvx42_28376
    );
  cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o411 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y119",
      INIT => X"040C151D040C373F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4493_o,
      ADR3 => cortexm0_u_logic_G8n2z4_26862,
      ADR1 => cortexm0_u_logic_J6i2z4_25617,
      ADR2 => cortexm0_u_logic_Dks2z4_27142,
      ADR5 => cortexm0_u_logic_Fed3z4_26111,
      ADR4 => cortexm0_u_logic_Bus2z4_27046,
      O => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o411_28702
    );
  cortexm0_u_logic_Viuwx46_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y119",
      INIT => X"FCA8FC00A8000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Gcb3z4_27108,
      ADR3 => cortexm0_u_logic_Kkb3z4_26643,
      ADR1 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4597_o,
      ADR5 => cortexm0_u_logic_Yizwx4,
      ADR0 => cortexm0_u_logic_Ihzwx4,
      ADR2 => cortexm0_u_logic_Gyvwx4,
      O => N495
    );
  cortexm0_u_logic_Lee3z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y119",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lee3z4_CLK,
      I => cortexm0_u_logic_W2nvx4,
      O => cortexm0_u_logic_Lee3z4_27296,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_W2nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y119",
      INIT => X"F7F7FF7704040044"
    )
    port map (
      ADR3 => cortexm0_u_logic_Gm1wx4,
      ADR4 => cortexm0_u_logic_Wq5wx4,
      ADR2 => cortexm0_u_logic_R40wx4,
      ADR5 => cortexm0_u_logic_Lee3z4_27296,
      ADR1 => cortexm0_u_logic_Zyovx4,
      ADR0 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_W2nvx4
    );
  cortexm0_u_logic_Xwawx42 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y93",
      INIT => X"AAAA22A2AAAA20A0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Emi2z4_25916,
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Xwawx42_27543
    );
  cortexm0_u_logic_Mrsvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y91",
      INIT => X"FFFFFFAAFFEFFFEF"
    )
    port map (
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o211,
      ADR2 => cortexm0_u_logic_X77wx4,
      O => cortexm0_u_logic_Mrsvx411_28755
    );
  cortexm0_u_logic_Exawx4_Lxawx4_AND_2036_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y91",
      INIT => X"FF00FF00FF0AFFCC"
    )
    port map (
      ADR5 => cortexm0_u_logic_Cgyvx411,
      ADR4 => cortexm0_u_logic_Cyq2z4_26483,
      ADR1 => cortexm0_u_logic_R1w2z4_26161,
      ADR2 => cortexm0_u_logic_Zcn2z4_26360,
      ADR0 => cortexm0_u_logic_Thm2z4_26420,
      ADR3 => cortexm0_u_logic_Bpzvx4,
      O => N182
    );
  cortexm0_u_logic_Cgyvx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y91",
      INIT => X"EFEFEFFFFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_Pdi2z4_26172,
      ADR0 => cortexm0_u_logic_Us2wx4_Nggvx4_OR_1313_o,
      ADR4 => cortexm0_u_logic_Qzq2z4_25915,
      ADR3 => cortexm0_u_logic_Cyq2z4_26483,
      ADR5 => cortexm0_u_logic_X77wx4,
      O => cortexm0_u_logic_Cgyvx411
    );
  cortexm0_u_logic_X77wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y91",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      O => cortexm0_u_logic_X77wx4
    );
  cortexm0_u_logic_Fvhvx423 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y90"
    )
    port map (
      IA => N1599,
      IB => N1600,
      O => cortexm0_u_logic_Fvhvx4,
      SEL => cortexm0_u_logic_Npk2z4_25928
    );
  cortexm0_u_logic_Fvhvx423_F : X_LUT6
    generic map(
      LOC => "SLICE_X12Y90",
      INIT => X"0C0C0C0C0E0C0C0C"
    )
    port map (
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR5 => cortexm0_u_logic_Jhxvx4,
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Fvhvx419_29112,
      O => N1599
    );
  cortexm0_u_logic_Npk2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y90",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Npk2z4_CLK,
      I => cortexm0_u_logic_Fvhvx4,
      O => cortexm0_u_logic_Npk2z4_25928,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Fvhvx423_G : X_LUT6
    generic map(
      LOC => "SLICE_X12Y90",
      INIT => X"FF22FF22FFFFFF22"
    )
    port map (
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Pcyvx4,
      ADR5 => cortexm0_u_logic_Zj3wx4,
      ADR0 => cortexm0_u_logic_Fvhvx420_27990,
      ADR1 => cortexm0_u_logic_Fjewx4,
      ADR3 => cortexm0_u_logic_Fvhvx419_29112,
      O => N1600
    );
  cortexm0_u_logic_Fvhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y90",
      INIT => X"FFFFFFFFFFFEFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fvhvx413_26815,
      ADR1 => cortexm0_u_logic_Fvhvx418_28097,
      ADR2 => cortexm0_u_logic_Fvhvx42_26810,
      ADR5 => cortexm0_u_logic_Fvhvx46_25976,
      ADR3 => cortexm0_u_logic_Fvhvx41_26806,
      ADR4 => cortexm0_u_logic_Wjjwx4_Dkjwx4_AND_2815_o_28346,
      O => cortexm0_u_logic_Fvhvx419_29112
    );
  cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xzavx42_10162,
      O => cortexm0_u_logic_Xzavx42_0
    );
  cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y96",
      INIT => X"CCFE000000FA0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Jucwx4,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o2_0,
      ADR2 => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o1_29115,
      ADR5 => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o4_0,
      ADR1 => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o3_29116,
      O => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o
    );
  cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y96",
      INIT => X"FFFFFFFF0253A2F3"
    )
    port map (
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_Emi2z4_25916,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o3_29116
    );
  cortexm0_u_logic_Xwawx41121 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y96",
      INIT => X"F0F0FFFFF0F0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => '1',
      O => cortexm0_u_logic_Xwawx4112
    );
  cortexm0_u_logic_Xzavx42 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y96",
      INIT => X"00800000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_Zei2z4_26928,
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Xzavx42_10162
    );
  cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y96",
      INIT => X"D000DD00F000FF00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Xwawx4112,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Emi2z4_25916,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      O => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o1_29115
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y94",
      INIT => X"AA000000FE44F444"
    )
    port map (
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_SF1631,
      ADR2 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o6_29114,
      ADR4 => cortexm0_u_logic_SF2882,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o7_28689
    );
  cortexm0_u_logic_SF28821 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y94",
      INIT => X"FF00FFFF33003300"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_S4w2z4_25965,
      ADR1 => cortexm0_u_logic_L8t2z4_25926,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Wpsvx4,
      O => cortexm0_u_logic_SF2882
    );
  cortexm0_u_logic_Wpsvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y94",
      INIT => X"FFFF03CFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_A4t2z4_26089,
      ADR2 => cortexm0_u_logic_Emi2z4_25916,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Wpsvx4
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y94",
      INIT => X"333F003FFFFF00FF"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_S4w2z4_25965,
      ADR2 => cortexm0_u_logic_L8t2z4_25926,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Wpsvx4,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o6_29114
    );
  cortexm0_u_logic_Uvzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y98",
      INIT => X"333333330F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Mvm2z4_27617,
      ADR2 => cortexm0_u_logic_Ytm2z4_27618,
      ADR5 => cortexm0_u_logic_M1j2z4_25871,
      O => cortexm0_u_logic_Uvzvx42_29117
    );
  cortexm0_u_logic_Mvm2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mvm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mvm2z4_IN,
      O => cortexm0_u_logic_Mvm2z4_27617,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Uvzvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y98",
      INIT => X"AF11AFBB051105BB"
    )
    port map (
      ADR1 => cortexm0_u_logic_Zj53z4_26949,
      ADR4 => cortexm0_u_logic_Rtz2z4_26952,
      ADR2 => cortexm0_u_logic_Qa43z4_27616,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR0 => cortexm0_u_logic_Yaz2z4_25558,
      ADR5 => cortexm0_u_logic_Uvzvx42_29117,
      O => cortexm0_u_logic_Uvzvx43_27615
    );
  cortexm0_u_logic_J2yvx4_Q2yvx4_AND_959_o1_cortexm0_u_logic_J2yvx4_Q2yvx4_AND_959_o1_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bthvx42_9964,
      O => cortexm0_u_logic_Bthvx42_0
    );
  cortexm0_u_logic_J2yvx4_Q2yvx4_AND_959_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y86",
      INIT => X"CC000000CC000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Dvy2z4_25981,
      ADR1 => cortexm0_u_logic_Hyy2z4_25974,
      ADR4 => cortexm0_u_logic_U2x2z4_25977,
      ADR5 => '1',
      O => cortexm0_u_logic_J2yvx4_Q2yvx4_AND_959_o1_28075
    );
  cortexm0_u_logic_Bthvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y86",
      INIT => X"00000F00"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => cortexm0_u_logic_Dvy2z4_25981,
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_U2x2z4_25977,
      O => cortexm0_u_logic_Bthvx42_9964
    );
  cortexm0_u_logic_Mmux_Z78wx4124_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y99",
      INIT => X"0FAA00000FAA0FAA"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Bcqwx4_Icqwx4_AND_3544_o,
      ADR0 => cortexm0_u_logic_Kepwx4,
      ADR3 => cortexm0_u_logic_Oldwx4,
      ADR4 => cortexm0_u_logic_O8qwx4,
      ADR5 => cortexm0_u_logic_Mcgvx4_Weowx4_AND_3988_o,
      O => N1179
    );
  cortexm0_u_logic_Mmux_Z78wx4124 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y99",
      INIT => X"FFFFFFFF2F222222"
    )
    port map (
      ADR4 => cortexm0_u_logic_Mmux_Z78wx41443,
      ADR3 => cortexm0_u_logic_H6ewx44_27651,
      ADR2 => cortexm0_u_logic_X1ywx4_E2ywx4_AND_4458_o,
      ADR1 => cortexm0_u_logic_Opuwx4_Wdpwx4_AND_4076_o,
      ADR0 => cortexm0_u_logic_Hpuwx4,
      ADR5 => N1179,
      O => cortexm0_u_logic_Mmux_Z78wx4123
    );
  cortexm0_u_logic_Kepwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y99",
      INIT => X"5F5F77770A0A2222"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_N3ywx4,
      ADR2 => cortexm0_u_logic_Saqwx4,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR0 => cortexm0_u_logic_D5ywx4,
      ADR5 => cortexm0_u_logic_Jiowx42,
      O => cortexm0_u_logic_Kepwx4
    );
  cortexm0_u_logic_Yg23z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yg23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yg23z4_IN,
      O => cortexm0_u_logic_Yg23z4_27512,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Jiowx421 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y99",
      INIT => X"00FF050500FF0303"
    )
    port map (
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR5 => cortexm0_u_logic_Wzy2z4_25662,
      ADR0 => N1165,
      ADR1 => N1164,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR3 => cortexm0_u_logic_Cawwx4_0,
      O => cortexm0_u_logic_Jiowx42
    );
  cortexm0_u_logic_Xzavx44_cortexm0_u_logic_Xzavx44_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xzavx43_pack_5,
      O => cortexm0_u_logic_Xzavx43_29111
    );
  cortexm0_u_logic_Xzavx44 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y89",
      INIT => X"C0C00000E0C0A000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Zei2z4_26928,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_D2ovx4,
      O => cortexm0_u_logic_Xzavx44_29110
    );
  cortexm0_u_logic_Oedwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y89",
      INIT => X"F0F0FFFFF0F0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => '1',
      O => cortexm0_u_logic_Oedwx4
    );
  cortexm0_u_logic_Xzavx43 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y89",
      INIT => X"37333333"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_T3ovx4,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Xzavx43_pack_5
    );
  cortexm0_u_logic_Xzavx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y89",
      INIT => X"000000000F8F0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ark2z4_25833,
      ADR5 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_Kuc2z422,
      ADR3 => cortexm0_u_logic_Oedwx4,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Emi2z4_25916,
      O => cortexm0_u_logic_Xzavx41_29109
    );
  cortexm0_u_logic_Xzavx45 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y89",
      INIT => X"FF00FE00FA00FA00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pdi2z4_26172,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Xzavx41_29109,
      ADR1 => cortexm0_u_logic_Xzavx42_0,
      ADR2 => cortexm0_u_logic_Xzavx44_29110,
      ADR0 => cortexm0_u_logic_Xzavx43_29111,
      O => cortexm0_u_logic_Xzavx4
    );
  cortexm0_u_logic_Kuc2z47 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y92",
      INIT => X"F5F5F0FFF5F5F0FF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Ffj2z4_1_26554,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Kuc2z47_29113
    );
  cortexm0_u_logic_Kuc2z48 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y92",
      INIT => X"0000FFF00000FF70"
    )
    port map (
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      ADR2 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Kuc2z47_29113,
      O => cortexm0_u_logic_Kuc2z48_26611
    );
  cortexm0_u_logic_Ark2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y92",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ark2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ark2z4_IN,
      O => cortexm0_u_logic_Ark2z4_25833,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Yuhvx423 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y92",
      INIT => X"0000000000010000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_A4t2z4_26089,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Fjewx4,
      O => cortexm0_u_logic_Yuhvx423_28819
    );
  cortexm0_u_logic_Frrwx4_cortexm0_u_logic_Frrwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N638_pack_5,
      O => N638
    );
  cortexm0_u_logic_Frrwx4_cortexm0_u_logic_Frrwx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Gakwx4_pack_4,
      O => cortexm0_u_logic_Gakwx4
    );
  cortexm0_u_logic_Eyhvx417_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y88"
    )
    port map (
      IA => N1337,
      IB => N1338,
      O => N638_pack_5,
      SEL => cortexm0_u_logic_Eyhvx413_28422
    );
  cortexm0_u_logic_Eyhvx417_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X12Y88",
      INIT => X"FFFF3F1FFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Eyhvx416_28423,
      ADR3 => cortexm0_u_logic_Qem2z4_25973,
      ADR0 => cortexm0_u_logic_Gakwx4,
      ADR4 => cortexm0_u_logic_A4t2z4_26089,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => cortexm0_u_logic_U2x2z4_25977,
      O => N1337
    );
  cortexm0_u_logic_Eyhvx417_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X12Y88",
      INIT => X"FF00FF00FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_A4t2z4_26089,
      O => N1338
    );
  cortexm0_u_logic_Frrwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y88",
      INIT => X"0F7F0FFF0F7F0FFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Swy2z4_25978,
      ADR4 => cortexm0_u_logic_Pty2z4_26586,
      ADR0 => cortexm0_u_logic_Dvy2z4_25981,
      ADR1 => cortexm0_u_logic_Bsy2z4_25709,
      ADR2 => cortexm0_u_logic_Asrwx4_Hsrwx4_AND_3710_o,
      ADR5 => '1',
      O => cortexm0_u_logic_Frrwx4
    );
  cortexm0_u_logic_Gakwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y88",
      INIT => X"55FFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Swy2z4_25978,
      ADR4 => cortexm0_u_logic_Pty2z4_26586,
      ADR0 => cortexm0_u_logic_Dvy2z4_25981,
      ADR1 => '1',
      ADR2 => '1',
      O => cortexm0_u_logic_Gakwx4_pack_4
    );
  cortexm0_u_logic_Mxor_Vz6wx4_xo_0_1_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y88",
      INIT => X"ABAB00ABFBFB00FB"
    )
    port map (
      ADR4 => cortexm0_u_logic_Pdi2z4_26172,
      ADR2 => cortexm0_u_logic_Bsy2z4_25709,
      ADR5 => N639_0,
      ADR1 => N638,
      ADR0 => cortexm0_u_logic_Eyhvx411_28708,
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      O => N876
    );
  cortexm0_u_logic_Rfpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y87",
      INIT => X"00080008000B0008"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Fjewx4,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Rfpvx41_27047
    );
  cortexm0_u_logic_I1c2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y87",
      INIT => X"FFFFFFFFFFFFFFFB"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Fjewx4,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_I1c2z4
    );
  cortexm0_u_logic_Fjewx43 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y87",
      INIT => X"020202020202FF02"
    )
    port map (
      ADR1 => cortexm0_u_logic_I6z2z4_26481,
      ADR2 => cortexm0_u_logic_I2t2z4_26252,
      ADR5 => cortexm0_u_logic_Auk2z4_26485,
      ADR4 => cortexm0_u_logic_C3z2z4_26486,
      ADR0 => cortexm0_u_logic_Fjewx42_26484,
      ADR3 => cortexm0_u_logic_Fjewx41_26479,
      O => cortexm0_u_logic_Fjewx4
    );
  cortexm0_u_logic_Ol6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y87",
      INIT => X"00FC00FDFCFCFDFD"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Sznvx4_0,
      ADR1 => cortexm0_u_logic_S87wx4,
      ADR4 => cortexm0_u_logic_Fjewx4,
      O => cortexm0_u_logic_Ol6wx4
    );
  cortexm0_u_logic_Wd13z4_cortexm0_u_logic_Wd13z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o_pack_3,
      O => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o
    );
  cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o6_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y103",
      INIT => X"FAEAFACAFAEAF8C8"
    )
    port map (
      ADR0 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o1_27166,
      ADR2 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_25796,
      ADR5 => N431,
      ADR1 => cortexm0_u_logic_X61wx41_25811,
      ADR3 => N430,
      ADR4 => cortexm0_u_logic_K22wx461,
      O => N1006
    );
  cortexm0_u_logic_K22wx4611 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y103",
      INIT => X"3300320000000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Us2wx4_B1ovx4_OR_1438_o,
      ADR2 => cortexm0_u_logic_J43wx4,
      ADR0 => cortexm0_u_logic_R9nwx4,
      ADR3 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o,
      ADR1 => cortexm0_u_logic_Imnwx4_26140,
      ADR5 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o,
      O => cortexm0_u_logic_K22wx461
    );
  cortexm0_u_logic_Kuc2z4221 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y103",
      INIT => X"FFFF00FFFFFF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => '1',
      O => cortexm0_u_logic_Kuc2z422
    );
  cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y103",
      INIT => X"C0F3F3F3"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_R9nwx4,
      ADR2 => cortexm0_u_logic_Cbvwx4,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      O => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o_pack_3
    );
  cortexm0_u_logic_Wd13z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wd13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wd13z4_IN,
      O => cortexm0_u_logic_Wd13z4_27755,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mb1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y103",
      INIT => X"C8C80000C8C8C8C8"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4070_o_25825,
      ADR0 => cortexm0_u_logic_H4uwx4_O4uwx4_AND_4015_o_25822,
      ADR5 => cortexm0_u_logic_Pmnwx4,
      ADR4 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o,
      ADR2 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o,
      O => cortexm0_u_logic_Mb1wx41_25798
    );
  cortexm0_u_logic_I30wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y102",
      INIT => X"ECFFA0FFECECA0A0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Bpzvx4,
      ADR4 => cortexm0_u_logic_Wgb2z4_Rob2z4_AND_6675_o,
      ADR5 => cortexm0_u_logic_Xd8wx4,
      ADR3 => cortexm0_u_logic_R40wx4,
      ADR2 => cortexm0_u_logic_Cam2z4_26217,
      ADR0 => cortexm0_u_logic_Zz8wx4,
      O => N347
    );
  cortexm0_u_logic_Ii73z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ii73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ii73z4_IN,
      O => cortexm0_u_logic_Ii73z4_27605,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y109",
      INIT => X"20A020A000A0A0A0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o1_29124,
      ADR0 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o2_28134,
      ADR3 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4493_o,
      ADR1 => cortexm0_u_logic_Bmb3z4_0,
      ADR5 => cortexm0_u_logic_J6i2z4_25617,
      ADR4 => cortexm0_u_logic_Zad3z4_26378,
      O => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o3_28026
    );
  cortexm0_u_logic_Dhb3z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y109",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dhb3z4_CLK,
      I => cortexm0_u_logic_Hrmvx4,
      O => cortexm0_u_logic_Dhb3z4_26644,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hrmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y109",
      INIT => X"FF75FF3075753030"
    )
    port map (
      ADR5 => cortexm0_u_logic_X7tvx4,
      ADR3 => cortexm0_u_logic_Iwh2z4_7_0,
      ADR1 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR4 => cortexm0_u_logic_Dhb3z4_26644,
      ADR2 => cortexm0_u_logic_Nfb3z4_28135,
      ADR0 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      O => cortexm0_u_logic_Hrmvx4
    );
  cortexm0_u_logic_Japwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y109",
      INIT => X"000000000A000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Kop2z4_25852,
      ADR4 => cortexm0_u_logic_Ffs2z4_25849,
      ADR0 => cortexm0_u_logic_Mjl2z4_25848,
      ADR5 => cortexm0_u_logic_Lz93z4_25850,
      ADR2 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_Japwx4
    );
  cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y109",
      INIT => X"05070D0F5577DDFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_J6i2z4_25617,
      ADR4 => cortexm0_u_logic_Tib3z4_26642,
      ADR3 => cortexm0_u_logic_Kkb3z4_26643,
      ADR0 => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4488_o,
      ADR5 => cortexm0_u_logic_Dhb3z4_26644,
      ADR2 => cortexm0_u_logic_Japwx4,
      O => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o1_29124
    );
  cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y101",
      INIT => X"FFDCDCDCFF505050"
    )
    port map (
      ADR1 => cortexm0_u_logic_M5f3z4_27399,
      ADR3 => cortexm0_u_logic_T8f3z4_27910,
      ADR2 => cortexm0_u_logic_H6tvx4,
      ADR4 => cortexm0_u_logic_M9owx4,
      ADR5 => cortexm0_u_logic_I7owx4,
      ADR0 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      O => N1221
    );
  cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y101",
      INIT => X"00000000FB3BFB3B"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_L5owx4,
      ADR3 => cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4289_o,
      ADR0 => cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4225_o,
      ADR2 => cortexm0_u_logic_Oldwx4,
      ADR5 => N1221,
      O => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o5
    );
  cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4289_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y101",
      INIT => X"CFFAC0FACF0AC00A"
    )
    port map (
      ADR4 => cortexm0_u_logic_Pjqwx4,
      ADR1 => cortexm0_u_logic_Lr9wx4,
      ADR5 => cortexm0_u_logic_Pybwx4,
      ADR0 => cortexm0_u_logic_Ai9wx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4289_o
    );
  cortexm0_u_logic_Rr83z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rr83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rr83z4_IN,
      O => cortexm0_u_logic_Rr83z4_27604,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_S08wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y101",
      INIT => X"090C030C6F3FCF3F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Tzxwx4,
      ADR4 => cortexm0_u_logic_M6ywx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4225_o,
      ADR2 => cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4289_o,
      O => cortexm0_u_logic_S08wx4
    );
  N421_N421_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N422,
      O => N422_0
    );
  cortexm0_u_logic_Mb1wx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y106",
      INIT => X"00EE000E00EE000E"
    )
    port map (
      ADR1 => cortexm0_u_logic_H4uwx4_O4uwx4_AND_4015_o_25822,
      ADR3 => cortexm0_u_logic_Imnwx4_26140,
      ADR2 => cortexm0_u_logic_Pmnwx4,
      ADR4 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o,
      ADR0 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o,
      ADR5 => '1',
      O => N421
    );
  cortexm0_u_logic_Mb1wx42_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y106",
      INIT => X"00EE000C"
    )
    port map (
      ADR1 => cortexm0_u_logic_H4uwx4_O4uwx4_AND_4015_o_25822,
      ADR3 => cortexm0_u_logic_Imnwx4_26140,
      ADR2 => cortexm0_u_logic_Pmnwx4,
      ADR4 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o,
      ADR0 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o,
      O => N422
    );
  cortexm0_u_logic_Mb1wx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y106",
      INIT => X"FFFF44FFFFFF4FFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Xd8wx4,
      ADR0 => cortexm0_u_logic_Hc1wx4,
      ADR4 => N343,
      ADR3 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_25796,
      ADR2 => cortexm0_u_logic_Mb1wx41_25798,
      ADR5 => N421,
      O => N1014
    );
  cortexm0_u_logic_Bspvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y106",
      INIT => X"AAAA8888A0A08080"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_H4uwx4_O4uwx4_AND_4015_o_25822,
      ADR4 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      ADR2 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3648_o,
      ADR1 => cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4070_o_25825,
      ADR5 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o,
      O => cortexm0_u_logic_Bspvx41_25821
    );
  cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y106",
      INIT => X"110051503300FF50"
    )
    port map (
      ADR3 => N1447,
      ADR1 => ahbmi_hrdata_29_IBUF_0,
      ADR0 => cortexm0_u_logic_G6owx4,
      ADR5 => cortexm0_u_logic_Mka3z4_25820,
      ADR4 => cortexm0_u_logic_B7owx4,
      ADR2 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o5,
      O => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o
    );
  cortexm0_u_logic_A4t2z4_cortexm0_u_logic_A4t2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1235,
      O => N1235_0
    );
  cortexm0_u_logic_A4t2z4_cortexm0_u_logic_A4t2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(0),
      O => HADDR_0_0
    );
  cortexm0_u_logic_A4t2z4_cortexm0_u_logic_A4t2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_U5qvx4,
      O => cortexm0_u_logic_U5qvx4_0
    );
  cortexm0_u_logic_haddr_o_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y105",
      INIT => X"0000444400004444"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Loyvx4_27336,
      ADR1 => cortexm0_u_logic_Qr42z4_26060,
      ADR4 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o,
      ADR5 => '1',
      O => HADDR(1)
    );
  cortexm0_u_logic_Mmux_Fczwx411_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y105",
      INIT => X"0FFF0FFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Wuq2z4_26227,
      ADR3 => cortexm0_u_logic_D4g3z4_26226,
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      O => N1235
    );
  cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y105",
      INIT => X"E0C0000000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Vq0xx4,
      ADR3 => cortexm0_u_logic_Wt2wx4,
      ADR1 => cortexm0_u_logic_Hp2wx4,
      ADR5 => cortexm0_u_logic_Ppsvx4,
      ADR4 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o2_26797,
      ADR2 => cortexm0_u_logic_Z5pvx4,
      O => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o
    );
  cortexm0_u_logic_W6qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y105",
      INIT => X"5545FF4F5545FF4F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qr42z4_26060,
      ADR1 => cortexm0_u_logic_Oq42z4,
      ADR0 => cortexm0_u_logic_V3wvx4,
      ADR4 => cortexm0_u_logic_Loyvx4_27336,
      ADR3 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o,
      ADR5 => '1',
      O => cortexm0_u_logic_W6qvx4
    );
  cortexm0_u_logic_haddr_o_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y105",
      INIT => X"00100010"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qr42z4_26060,
      ADR1 => cortexm0_u_logic_Oq42z4,
      ADR0 => cortexm0_u_logic_V3wvx4,
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o,
      O => HADDR(0)
    );
  cortexm0_u_logic_A4t2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y105",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_A4t2z4_CLK,
      I => cortexm0_u_logic_Nfnvx4,
      O => cortexm0_u_logic_A4t2z4_26089,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Nfnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y105",
      INIT => X"C0D1C0C0C0D1C0C0"
    )
    port map (
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR0 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o,
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR2 => cortexm0_u_logic_A4t2z4_26089,
      ADR4 => cortexm0_u_logic_W6qvx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Nfnvx4
    );
  cortexm0_u_logic_U5qvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y105",
      INIT => X"11111111"
    )
    port map (
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR0 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o,
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_U5qvx4
    );
  cortexm0_u_logic_Xeo2z4_cortexm0_u_logic_Xeo2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1128,
      O => N1128_0
    );
  cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o6_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y107"
    )
    port map (
      IA => N1425,
      IB => N1426,
      O => N1128,
      SEL => cortexm0_u_logic_O3pvx42_28431
    );
  cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o6_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X12Y107",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Bspvx461,
      ADR3 => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o,
      O => N1425
    );
  cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o6_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X12Y107",
      INIT => X"FFFCFFECFCFCECEC"
    )
    port map (
      ADR0 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o5_28424,
      ADR2 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o3_25860,
      ADR1 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o2_28425,
      ADR5 => cortexm0_u_logic_Bspvx461,
      ADR3 => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o,
      O => N1426
    );
  cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y107",
      INIT => X"0000000000000015"
    )
    port map (
      ADR3 => cortexm0_u_logic_Z4wwx4,
      ADR5 => cortexm0_u_logic_Gdo2z4_27899,
      ADR0 => cortexm0_u_logic_A6tvx4,
      ADR4 => cortexm0_u_logic_B7owx4,
      ADR2 => cortexm0_u_logic_Japwx4,
      ADR1 => cortexm0_u_logic_Xeo2z4_27415,
      O => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o5_28424
    );
  cortexm0_u_logic_Xeo2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y107",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xeo2z4_CLK,
      I => cortexm0_u_logic_Womvx4,
      O => cortexm0_u_logic_Xeo2z4_27415,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Womvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y107",
      INIT => X"A0ECFFFFA0ECA0EC"
    )
    port map (
      ADR0 => cortexm0_u_logic_Iwh2z4_16_0,
      ADR2 => cortexm0_u_logic_X7tvx4,
      ADR3 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_132_o,
      ADR1 => cortexm0_u_logic_Xeo2z4_27415,
      ADR4 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_129_o,
      ADR5 => cortexm0_u_logic_Gdo2z4_27899,
      O => cortexm0_u_logic_Womvx4
    );
  cortexm0_u_logic_E5owx44_SW15_G : X_LUT6
    generic map(
      LOC => "SLICE_X12Y110",
      INIT => X"F2F2D0D0FAF250D0"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hzj2z4_26128,
      ADR0 => cortexm0_u_logic_E5owx43_0,
      ADR1 => cortexm0_u_logic_Hzywx4,
      ADR2 => N916,
      ADR4 => N915,
      ADR3 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1400
    );
  cortexm0_u_logic_Kzqvx43_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y110",
      INIT => X"DF005F00DD005500"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wai2z4_25774,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Wfuwx4,
      ADR4 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o3_27776,
      ADR5 => cortexm0_u_logic_Lstwx42_25773,
      ADR3 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o2_29125,
      O => N915
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y110",
      INIT => X"3F3F000F00000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => ahbmi_hrdata_21_IBUF_0,
      ADR1 => cortexm0_u_logic_B7owx4,
      ADR3 => cortexm0_u_logic_Bzowx4,
      ADR4 => cortexm0_u_logic_Vbuwx4_Ccuwx4_AND_4040_o,
      ADR5 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o4_27777,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o2_29125
    );
  cortexm0_u_logic_Kzqvx43_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y110",
      INIT => X"FFFF0000AB000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_U7w2z4_25582,
      ADR1 => cortexm0_u_logic_Ywi2z4_25581,
      ADR0 => cortexm0_u_logic_Wfuwx4,
      ADR3 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o3_27776,
      ADR5 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR4 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o2_29125,
      O => N916
    );
  cortexm0_u_logic_Yr13z4_cortexm0_u_logic_Yr13z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_P12wx47_10238,
      O => cortexm0_u_logic_P12wx47_0
    );
  cortexm0_u_logic_P12wx47 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y100"
    )
    port map (
      IA => N1427,
      IB => N1428,
      O => cortexm0_u_logic_P12wx47_10238,
      SEL => cortexm0_u_logic_H3d3z4_25555
    );
  cortexm0_u_logic_P12wx47_F : X_LUT6
    generic map(
      LOC => "SLICE_X12Y100",
      INIT => X"AAAAAAFFAFFFAFFF"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_Otr2z4_27610,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      ADR2 => cortexm0_u_logic_Qz43z4_28362,
      ADR0 => cortexm0_u_logic_P12wx45_29119,
      O => N1427
    );
  cortexm0_u_logic_P12wx47_G : X_LUT6
    generic map(
      LOC => "SLICE_X12Y100",
      INIT => X"505FF0F0505FF0F0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Cvr2z4_27609,
      ADR0 => cortexm0_u_logic_Szr2z4_26293,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      O => N1428
    );
  cortexm0_u_logic_P12wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y100",
      INIT => X"0050A0F000000000"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Eyr2z4_27514,
      ADR3 => cortexm0_u_logic_Qwr2z4_28360,
      ADR0 => cortexm0_u_logic_M1j2z4_25871,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_P12wx45_29119
    );
  cortexm0_u_logic_Yr13z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yr13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yr13z4_IN,
      O => cortexm0_u_logic_Yr13z4_27614,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Euzvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y100",
      INIT => X"F777F555F333F000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qa43z4_27616,
      ADR3 => cortexm0_u_logic_Mvm2z4_27617,
      ADR1 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      ADR5 => cortexm0_u_logic_Yr13z4_27614,
      ADR0 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      ADR2 => cortexm0_u_logic_Ue9wx4,
      O => N902
    );
  cortexm0_u_logic_Mydwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y104",
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nrvwx4,
      ADR5 => cortexm0_u_logic_Hmqwx4,
      ADR1 => cortexm0_u_logic_Ey9wx4,
      ADR4 => cortexm0_u_logic_Xcuwx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Mydwx4
    );
  cortexm0_u_logic_Mmux_Z78wx4119 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y104",
      INIT => X"FF47FFFFFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Oldwx4,
      ADR4 => cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4057_o,
      ADR5 => cortexm0_u_logic_Mydwx4,
      ADR2 => cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4225_o,
      ADR0 => cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4289_o,
      ADR3 => cortexm0_u_logic_Tq7wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4119_29121
    );
  cortexm0_u_logic_Bwdwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y104",
      INIT => X"0000F0000000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4308_o,
      ADR3 => cortexm0_u_logic_Bpdwx4,
      ADR2 => cortexm0_u_logic_Cbvwx4,
      O => cortexm0_u_logic_Bwdwx4
    );
  cortexm0_u_logic_Mmux_Z78wx4120 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y104",
      INIT => X"ECCCEEEEA0CCAAAA"
    )
    port map (
      ADR2 => cortexm0_u_logic_Dp7wx4,
      ADR1 => cortexm0_u_logic_U2ewx4,
      ADR5 => cortexm0_u_logic_E9rwx4_Ipdwx4_AND_3652_o,
      ADR3 => cortexm0_u_logic_Mq7wx4,
      ADR0 => cortexm0_u_logic_Mmux_Z78wx4119_29121,
      ADR4 => cortexm0_u_logic_Bwdwx4,
      O => cortexm0_u_logic_Mmux_Z78wx4120_26640
    );
  cortexm0_u_logic_Hwhvx428_cortexm0_u_logic_Hwhvx428_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zrvvx4_L4xvx4_AND_886_o_pack_5,
      O => cortexm0_u_logic_Zrvvx4_L4xvx4_AND_886_o
    );
  cortexm0_u_logic_Hwhvx428 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y86",
      INIT => X"FFFFFFFF3F1F0F0F"
    )
    port map (
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_A4t2z4_26089,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Hwhvx428_29130
    );
  cortexm0_u_logic_Bnfwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y86",
      INIT => X"0010001000100010"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => '1',
      O => cortexm0_u_logic_Bnfwx4
    );
  cortexm0_u_logic_Zrvvx4_L4xvx4_AND_886_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y86",
      INIT => X"00FF00EE"
    )
    port map (
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Zrvvx4_L4xvx4_AND_886_o_pack_5
    );
  cortexm0_u_logic_B3mvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y86",
      INIT => X"00000000FFFAFFFA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Zrvvx4_L4xvx4_AND_886_o,
      ADR0 => cortexm0_u_logic_I2t2z4_26252,
      ADR3 => cortexm0_u_logic_K1z2z4_26482,
      ADR2 => cortexm0_u_logic_Auk2z4_26485,
      O => cortexm0_u_logic_B3mvx44_27801
    );
  cortexm0_u_logic_Hwhvx431 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y86",
      INIT => X"00000000EC00EE00"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Hwhvx428_29130,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => N1589_0,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Bnfwx4,
      O => cortexm0_u_logic_Hwhvx432_27798
    );
  cortexm0_u_logic_hwdata_o_29_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y119",
      INIT => X"220A220A2200AAAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Y9t2z4_26059,
      ADR4 => cortexm0_u_logic_Rtpvx4,
      ADR5 => cortexm0_u_logic_Qr42z4_26060,
      ADR3 => cortexm0_u_logic_Oq42z4,
      ADR2 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o,
      ADR1 => cortexm0_u_logic_Hc1wx4,
      O => HWDATA(29)
    );
  cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o2_cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o2_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o9_10721,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o9_0
    );
  cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y87",
      INIT => X"AAFFAAFFAAFFAAFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => '1',
      O => cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o2_28138
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o9 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y87",
      INIT => X"22002222"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o9_10721
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y87",
      INIT => X"00000000FF22A222"
    )
    port map (
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      ADR1 => cortexm0_u_logic_Nsk2z4_25835,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o8_28630
    );
  cortexm0_u_logic_Mrsvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y90",
      INIT => X"0000D1F3FFFFFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Emi2z4_25916,
      ADR1 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Kzxvx4,
      ADR2 => cortexm0_u_logic_Zj3wx4_M93wx4_OR_1376_o,
      ADR4 => cortexm0_u_logic_Zmewx4,
      O => cortexm0_u_logic_Mrsvx412_27440
    );
  cortexm0_u_logic_Zmewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y90",
      INIT => X"0000000000000001"
    )
    port map (
      ADR2 => cortexm0_u_logic_A4t2z4_26089,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Zmewx4
    );
  cortexm0_u_logic_Gzvvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y90",
      INIT => X"FFFFAAAAFFFFAFAF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Gzvvx42_28146,
      ADR0 => cortexm0_u_logic_Gzvvx41_27076,
      ADR2 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_Zj3wx4_M93wx4_OR_1376_o,
      O => cortexm0_u_logic_Gzvvx43_27083
    );
  cortexm0_u_logic_Zj3wx4_M93wx4_OR_1376_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y90",
      INIT => X"FF77FFFFFF77FFFF"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Zj3wx4_M93wx4_OR_1376_o
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o7_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_SF2361_pack_4,
      O => cortexm0_u_logic_SF2361
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y89",
      INIT => X"AAAF0F0FAA00EFCF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_Emi2z4_25916,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_SF2361,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o7_29133
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y89",
      INIT => X"FC00FFFFFC00FC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Sznvx4_F3ovx4_OR_1390_o,
      ADR2 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o8_28630,
      ADR1 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o9_0,
      ADR5 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o7_29133,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o10_28629
    );
  cortexm0_u_logic_Rblwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y89",
      INIT => X"FF0CFF00FF0CFF00"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Asrwx4_Hsrwx4_AND_3710_o,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Jky2z4_26576,
      ADR5 => '1',
      O => cortexm0_u_logic_Rblwx41_28094
    );
  cortexm0_u_logic_SF23611 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y89",
      INIT => X"FFFF7777"
    )
    port map (
      ADR0 => cortexm0_u_logic_A4t2z4_26089,
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => '1',
      O => cortexm0_u_logic_SF2361_pack_4
    );
  cortexm0_u_logic_Asrwx4_Hsrwx4_AND_3710_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y89",
      INIT => X"0000000000010000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Hyy2z4_25974,
      ADR1 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_H9i2z4_25943,
      ADR0 => cortexm0_u_logic_Qem2z4_25973,
      ADR5 => cortexm0_u_logic_U2x2z4_25977,
      O => cortexm0_u_logic_Asrwx4_Hsrwx4_AND_3710_o
    );
  N1089_N1089_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o7_10509,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o7_0
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o5 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y111"
    )
    port map (
      IA => N1667,
      IB => N1668,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o7_10509,
      SEL => cortexm0_u_logic_Kzqvx42_28376
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o5_F : X_LUT6
    generic map(
      LOC => "SLICE_X12Y111",
      INIT => X"CAFACAFACA0ACA0A"
    )
    port map (
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_E5owx42_26108,
      ADR1 => N918,
      ADR3 => cortexm0_u_logic_Ozywx4,
      ADR5 => N1407,
      ADR0 => N1089,
      O => N1667
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o5_G : X_LUT6
    generic map(
      LOC => "SLICE_X12Y111",
      INIT => X"DF8FDA8AD585D080"
    )
    port map (
      ADR0 => cortexm0_u_logic_E5owx42_26108,
      ADR2 => cortexm0_u_logic_Ozywx4,
      ADR5 => N1409,
      ADR1 => N918,
      ADR3 => N1406,
      ADR4 => N1405,
      O => N1668
    );
  cortexm0_u_logic_E5owx44_SW18 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y111",
      INIT => X"FFFF0100FEFF0000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wbk2z4_25585,
      ADR2 => cortexm0_u_logic_Hzj2z4_26128,
      ADR1 => cortexm0_u_logic_S4pwx4,
      ADR5 => N919,
      ADR4 => N918,
      ADR3 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1089
    );
  cortexm0_u_logic_E5owx44_SW19_F : X_LUT6
    generic map(
      LOC => "SLICE_X12Y111",
      INIT => X"FFFF0E00F1FF0000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Uyv2z4_25584,
      ADR1 => cortexm0_u_logic_Wbk2z4_25585,
      ADR2 => cortexm0_u_logic_Hzj2z4_26128,
      ADR4 => N919,
      ADR5 => N918,
      ADR3 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1405
    );
  N885_N885_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N885,
      O => N885_0
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o3_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y116"
    )
    port map (
      IA => N1367,
      IB => N1368,
      O => N885,
      SEL => cortexm0_u_logic_T5zwx4_0
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o3_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X12Y116",
      INIT => X"0000000400000054"
    )
    port map (
      ADR3 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4597_o,
      ADR1 => cortexm0_u_logic_Iazwx4,
      ADR5 => cortexm0_u_logic_Ngzwx4,
      ADR0 => cortexm0_u_logic_Gyvwx4,
      ADR2 => cortexm0_u_logic_Pazwx4,
      ADR4 => cortexm0_u_logic_Viuwx4,
      O => N1367
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o3_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X12Y116",
      INIT => X"FFFFFFFFFFF7FFF2"
    )
    port map (
      ADR3 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4597_o,
      ADR4 => cortexm0_u_logic_Iazwx4,
      ADR1 => cortexm0_u_logic_Ngzwx4,
      ADR2 => cortexm0_u_logic_Gyvwx4,
      ADR0 => cortexm0_u_logic_Pazwx4,
      ADR5 => cortexm0_u_logic_Viuwx4,
      O => N1368
    );
  cortexm0_u_logic_Vzywx42_cortexm0_u_logic_Vzywx42_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N702_pack_7,
      O => N702
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o3_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y117"
    )
    port map (
      IA => N1351,
      IB => N1352,
      O => N702_pack_7,
      SEL => cortexm0_u_logic_T5zwx4_0
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o3_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X12Y117",
      INIT => X"0000000000000454"
    )
    port map (
      ADR5 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4597_o,
      ADR1 => cortexm0_u_logic_Iazwx4,
      ADR3 => cortexm0_u_logic_Ngzwx4,
      ADR0 => cortexm0_u_logic_Gyvwx4,
      ADR2 => cortexm0_u_logic_Pazwx4,
      ADR4 => cortexm0_u_logic_Viuwx4,
      O => N1351
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o3_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X12Y117",
      INIT => X"FFFFFFDFFFFFFFDC"
    )
    port map (
      ADR1 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4597_o,
      ADR5 => cortexm0_u_logic_Iazwx4,
      ADR0 => cortexm0_u_logic_Ngzwx4,
      ADR3 => cortexm0_u_logic_Gyvwx4,
      ADR2 => cortexm0_u_logic_Pazwx4,
      ADR4 => cortexm0_u_logic_Viuwx4,
      O => N1352
    );
  cortexm0_u_logic_Vzywx42 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y117",
      INIT => X"CCCCCFC0CCCCFF00"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Fczwx4,
      ADR3 => N884,
      ADR2 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o2_27386,
      ADR1 => N702,
      ADR4 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o1_26980,
      O => cortexm0_u_logic_Vzywx42_27661
    );
  cortexm0_u_logic_B1ovx4_Vdgvx4_OR_1326_o_cortexm0_u_logic_B1ovx4_Vdgvx4_OR_1326_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N639,
      O => N639_0
    );
  cortexm0_u_logic_B1ovx4_Vdgvx4_OR_1326_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y88",
      INIT => X"FFFFFFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Nsk2z4_25835,
      O => cortexm0_u_logic_B1ovx4_Vdgvx4_OR_1326_o
    );
  cortexm0_u_logic_Bdqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y88",
      INIT => X"FFFF5555FFFF5555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_A4t2z4_26089,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => '1',
      O => cortexm0_u_logic_Bdqvx4
    );
  cortexm0_u_logic_Eyhvx417_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y88",
      INIT => X"FFFF575F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Eyhvx413_28422,
      ADR3 => cortexm0_u_logic_U2x2z4_25977,
      ADR1 => cortexm0_u_logic_Eyhvx416_28423,
      ADR4 => cortexm0_u_logic_A4t2z4_26089,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      O => N639
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y88",
      INIT => X"FF08FF0000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR2 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_B1ovx4_Vdgvx4_OR_1326_o,
      ADR3 => cortexm0_u_logic_Bdqvx4,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o5_28688
    );
  cortexm0_u_logic_Eyhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y88",
      INIT => X"000055F5000055F7"
    )
    port map (
      ADR4 => cortexm0_u_logic_H9i2z4_25943,
      ADR3 => cortexm0_u_logic_Pty2z4_26586,
      ADR1 => cortexm0_u_logic_Swy2z4_25978,
      ADR5 => cortexm0_u_logic_Bsy2z4_25709,
      ADR2 => cortexm0_u_logic_Dvy2z4_25981,
      ADR0 => N1541_0,
      O => cortexm0_u_logic_Eyhvx416_28423
    );
  cortexm0_u_logic_D9ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y113",
      INIT => X"0000000000080000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mjl2z4_25848,
      ADR4 => cortexm0_u_logic_Lz93z4_25850,
      ADR2 => cortexm0_u_logic_J6i2z4_25617,
      ADR0 => cortexm0_u_logic_K3l2z4_25851,
      ADR3 => cortexm0_u_logic_Ffs2z4_25849,
      ADR5 => cortexm0_u_logic_Kop2z4_25852,
      O => cortexm0_u_logic_D9ovx4
    );
  cortexm0_u_logic_Zyhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y113",
      INIT => X"FB08EA2AFF08FF2A"
    )
    port map (
      ADR3 => cortexm0_u_logic_Rym2z4_26233,
      ADR1 => cortexm0_u_logic_Wq5wx4,
      ADR2 => cortexm0_u_logic_Uvzvx4,
      ADR5 => cortexm0_u_logic_Yz4wx4,
      ADR4 => cortexm0_u_logic_S71wx4,
      ADR0 => cortexm0_u_logic_D9ovx4,
      O => cortexm0_u_logic_Zyhvx41_26339
    );
  cortexm0_u_logic_Yz4wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y113",
      INIT => X"0000200000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Lz93z4_25850,
      ADR2 => cortexm0_u_logic_K3l2z4_25851,
      ADR1 => cortexm0_u_logic_Ffs2z4_25849,
      ADR3 => cortexm0_u_logic_Mjl2z4_25848,
      ADR5 => cortexm0_u_logic_J6i2z4_25617,
      ADR4 => cortexm0_u_logic_Kop2z4_25852,
      O => cortexm0_u_logic_Yz4wx4
    );
  N448_N448_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N890,
      O => N890_0
    );
  cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o1_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y115"
    )
    port map (
      IA => N1369,
      IB => N1370,
      O => N890,
      SEL => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o2_27246
    );
  cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o1_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X12Y115",
      INIT => X"BBFFBBFFFBFFBBFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Aqp2z4_27216,
      ADR1 => cortexm0_u_logic_Hzj2z4_26128,
      ADR4 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234,
      ADR0 => N448,
      ADR5 => cortexm0_u_logic_A6zwx4,
      ADR2 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o3_27535,
      O => N1369
    );
  cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o1_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X12Y115",
      INIT => X"FFFFFF33FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Aqp2z4_27216,
      ADR1 => cortexm0_u_logic_Hzj2z4_26128,
      ADR4 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o1_27234,
      ADR3 => N448,
      O => N1370
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y115",
      INIT => X"FFFFFFEFFFFFFFCF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nnc3z4_26625,
      ADR5 => cortexm0_u_logic_Ipn2z4_26626,
      ADR1 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4597_o,
      ADR2 => cortexm0_u_logic_V6zwx4,
      ADR4 => cortexm0_u_logic_Pazwx4,
      ADR3 => cortexm0_u_logic_Viuwx4,
      O => N448
    );
  cortexm0_u_logic_hwdata_o_28_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y115",
      INIT => X"000A2222AA0AAA22"
    )
    port map (
      ADR0 => cortexm0_u_logic_Y9t2z4_26059,
      ADR1 => cortexm0_u_logic_Izpvx4,
      ADR4 => cortexm0_u_logic_Qr42z4_26060,
      ADR3 => cortexm0_u_logic_Oq42z4,
      ADR2 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o,
      ADR5 => cortexm0_u_logic_Ze1wx4,
      O => HWDATA(28)
    );
  cortexm0_u_logic_Fjewx42 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y85",
      INIT => X"0000000000010105"
    )
    port map (
      ADR5 => cortexm0_u_logic_K9z2z4_26480,
      ADR0 => cortexm0_u_logic_W7z2z4_26121,
      ADR2 => cortexm0_u_logic_K1z2z4_26482,
      ADR4 => cortexm0_u_logic_Auk2z4_26485,
      ADR3 => cortexm0_u_logic_C3z2z4_26486,
      ADR1 => cortexm0_u_logic_Cyq2z4_26483,
      O => cortexm0_u_logic_Fjewx42_26484
    );
  cortexm0_u_logic_Fjewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y85",
      INIT => X"0000000100000117"
    )
    port map (
      ADR3 => cortexm0_u_logic_K9z2z4_26480,
      ADR1 => cortexm0_u_logic_I6z2z4_26481,
      ADR2 => cortexm0_u_logic_W7z2z4_26121,
      ADR5 => cortexm0_u_logic_K1z2z4_26482,
      ADR0 => cortexm0_u_logic_I2t2z4_26252,
      ADR4 => cortexm0_u_logic_Cyq2z4_26483,
      O => cortexm0_u_logic_Fjewx41_26479
    );
  cortexm0_u_logic_Dghvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y85",
      INIT => X"CCC4CCC4FFF5FFF5"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_P7wvx4_Zfswx4_AND_3789_o,
      ADR5 => cortexm0_u_logic_Lny2z4_25997,
      ADR3 => cortexm0_u_logic_X0lwx4_Cwawx4_AND_6831_o,
      ADR2 => cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3728_o_26622,
      ADR0 => cortexm0_u_logic_W7z2z4_26121,
      O => N172
    );
  cortexm0_u_logic_W7z2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y85",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_W7z2z4_CLK,
      I => cortexm0_u_logic_Dghvx4_10684,
      O => cortexm0_u_logic_W7z2z4_26121,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Dghvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y85",
      INIT => X"8F80FFF0CFC0FFF0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qllwx4,
      ADR1 => cortexm0_u_logic_Zoy2z4_25998,
      ADR5 => cortexm0_u_logic_Ceswx4_Jeswx4_AND_3778_o_0,
      ADR3 => cortexm0_u_logic_W7z2z4_26121,
      ADR0 => cortexm0_u_logic_Ohwvx4,
      ADR4 => N172,
      O => cortexm0_u_logic_Dghvx4_10684
    );
  cortexm0_u_logic_Gyvwx4_10_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y118",
      INIT => X"F000F000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => cortexm0_u_logic_Nnc3z4_26625,
      ADR3 => cortexm0_u_logic_Ipn2z4_26626,
      O => N264
    );
  cortexm0_u_logic_Nnc3z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y118",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nnc3z4_CLK,
      I => cortexm0_u_logic_P2nvx4,
      O => cortexm0_u_logic_Nnc3z4_26625,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_P2nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y118",
      INIT => X"CFAF0000FFFF3050"
    )
    port map (
      ADR0 => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o,
      ADR3 => cortexm0_u_logic_Wq5wx4,
      ADR1 => cortexm0_u_logic_Wa32z4_Db32z4_AND_5503_o,
      ADR4 => cortexm0_u_logic_Nnc3z4_26625,
      ADR2 => cortexm0_u_logic_Zyovx4,
      ADR5 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_P2nvx4
    );
  cortexm0_u_logic_Ipn2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y118",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ipn2z4_CLK,
      I => cortexm0_u_logic_B0ivx4,
      O => cortexm0_u_logic_Ipn2z4_26626,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_B0ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y118",
      INIT => X"00DF00C0DFDFC0C0"
    )
    port map (
      ADR2 => HWDATA(10),
      ADR0 => cortexm0_u_logic_Yz4wx4,
      ADR1 => cortexm0_u_logic_D9ovx4,
      ADR4 => cortexm0_u_logic_Ipn2z4_26626,
      ADR3 => cortexm0_u_logic_Fsyvx4,
      ADR5 => cortexm0_u_logic_Wva2z4,
      O => cortexm0_u_logic_B0ivx4
    );
  cortexm0_u_logic_Mmux_H3ivx416 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y118",
      INIT => X"3FBF0FAF33BB00AA"
    )
    port map (
      ADR5 => cortexm0_u_logic_F2ivx4,
      ADR2 => cortexm0_u_logic_Pxb3z4_25856,
      ADR0 => cortexm0_u_logic_Owgvx4,
      ADR3 => cortexm0_u_logic_Ywi2z4_25581,
      ADR4 => cortexm0_u_logic_B0ivx4,
      ADR1 => cortexm0_u_logic_Ipn2z4_26626,
      O => cortexm0_u_logic_Mmux_H3ivx416_25781
    );
  cortexm0_u_logic_Yfn2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yfn2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yfn2z4_IN,
      O => cortexm0_u_logic_Yfn2z4_28411,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Imnwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y94",
      INIT => X"FFFFFF0FFFFFFF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      O => cortexm0_u_logic_Lstwx41
    );
  cortexm0_u_logic_T3ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y93",
      INIT => X"F3F3FFFFF101F505"
    )
    port map (
      ADR5 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_Kzxvx4,
      ADR3 => cortexm0_u_logic_Us2wx4_B1ovx4_OR_1438_o,
      O => cortexm0_u_logic_T3ovx4
    );
  cortexm0_u_logic_Us2wx4_B1ovx4_OR_1438_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y93",
      INIT => X"3F3F3F3F3F3F3F3F"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      O => cortexm0_u_logic_Us2wx4_B1ovx4_OR_1438_o
    );
  cortexm0_u_logic_Kzxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y93",
      INIT => X"AAAAAAAA00000000"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Ffj2z4_1_26554,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Kzxvx4
    );
  cortexm0_u_logic_Ppsvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y93",
      INIT => X"80C0C0C0A0F0F0F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_T93wx4,
      ADR5 => cortexm0_u_logic_A4t2z4_26089,
      ADR2 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Kzxvx4,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      O => cortexm0_u_logic_Ppsvx49_27287
    );
  cortexm0_u_logic_Qwr2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qwr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qwr2z4_IN,
      O => cortexm0_u_logic_Qwr2z4_28360,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mcgvx4_Weowx4_AND_3988_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y99",
      INIT => X"7F000F00FF000F00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Dp7wx4,
      ADR5 => cortexm0_u_logic_Y5ywx4,
      ADR1 => cortexm0_u_logic_Dw7wx4,
      ADR0 => cortexm0_u_logic_M6ywx4,
      ADR2 => cortexm0_u_logic_Oldwx4,
      O => cortexm0_u_logic_Mcgvx4_Weowx4_AND_3988_o
    );
  cortexm0_u_logic_Qdtwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y99",
      INIT => X"0010FFBAFFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Dp7wx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR1 => cortexm0_u_logic_Oldwx4,
      ADR0 => cortexm0_u_logic_D5ywx4,
      ADR4 => cortexm0_u_logic_Xuxwx4,
      ADR5 => cortexm0_u_logic_Mcgvx4_Weowx4_AND_3988_o,
      O => cortexm0_u_logic_Qdtwx4
    );
  cortexm0_u_logic_Mmux_Z78wx4125 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y99",
      INIT => X"0CFF0CFFCCFF00FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Gftwx4,
      ADR2 => cortexm0_u_logic_X5uwx4_E6uwx4_AND_4020_o,
      ADR5 => cortexm0_u_logic_Oldwx4,
      ADR3 => cortexm0_u_logic_Q7ewx4,
      ADR1 => cortexm0_u_logic_Qdtwx4,
      O => cortexm0_u_logic_Mmux_Z78wx4124_27016
    );
  cortexm0_u_logic_Mmux_Z78wx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y99",
      INIT => X"FF55FF553311FF55"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Ok7wx4,
      ADR5 => cortexm0_u_logic_Dw7wx4,
      ADR1 => cortexm0_u_logic_Pkwwx4,
      ADR4 => cortexm0_u_logic_Vy7wx4,
      O => cortexm0_u_logic_Mmux_Z78wx411_27439
    );
  cortexm0_u_logic_K22wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y101",
      INIT => X"FF32AA22F030A020"
    )
    port map (
      ADR5 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o,
      ADR4 => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o,
      ADR3 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o,
      ADR0 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_25796,
      ADR1 => cortexm0_u_logic_Pmnwx4,
      ADR2 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o,
      O => cortexm0_u_logic_K22wx43_28484
    );
  cortexm0_u_logic_Cvr2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cvr2z4_CLK,
      I => cortexm0_u_logic_Zz1wx4_28597,
      O => cortexm0_u_logic_Cvr2z4_27609,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Zz1wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y101",
      INIT => X"FFFFFFFFFCFEFCFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_K22wx42_28485,
      ADR0 => cortexm0_u_logic_Imnwx4_26140,
      ADR4 => cortexm0_u_logic_K22wx43_28484,
      ADR2 => N339,
      ADR1 => N576,
      ADR5 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o_26247,
      O => cortexm0_u_logic_Zz1wx4_28597
    );
  cortexm0_u_logic_K22wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y101",
      INIT => X"FFF0A0A0ECE0A0A0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o,
      ADR3 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_25796,
      ADR4 => cortexm0_u_logic_K22wx41_0,
      ADR0 => cortexm0_u_logic_K22wx461,
      ADR2 => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o,
      ADR5 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o,
      O => cortexm0_u_logic_K22wx42_28485
    );
  cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y101",
      INIT => X"FFEEFAEAFF00F000"
    )
    port map (
      ADR0 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR1 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o5_28424,
      ADR5 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o3_25860,
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o2_28425,
      ADR2 => N852,
      ADR4 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o
    );
  cortexm0_u_logic_W5rvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y106",
      INIT => X"FFFFFFFFEFEFFFEF"
    )
    port map (
      ADR0 => cortexm0_u_logic_U7w2z4_25582,
      ADR1 => cortexm0_u_logic_Ywi2z4_25581,
      ADR4 => cortexm0_u_logic_Hzj2z4_26128,
      ADR5 => cortexm0_u_logic_Wfuwx4,
      ADR3 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      ADR2 => cortexm0_u_logic_Qjuwx4,
      O => N852
    );
  cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y106",
      INIT => X"0000000011005500"
    )
    port map (
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Bge3z4_27295,
      ADR4 => cortexm0_u_logic_Lee3z4_27296,
      ADR1 => cortexm0_u_logic_F9owx4,
      ADR0 => cortexm0_u_logic_B7owx4,
      ADR3 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o1,
      O => N1449
    );
  cortexm0_u_logic_T5tvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y106",
      INIT => X"0000000000000008"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ffs2z4_25849,
      ADR0 => cortexm0_u_logic_Mjl2z4_25848,
      ADR5 => cortexm0_u_logic_Kop2z4_25852,
      ADR1 => cortexm0_u_logic_K3l2z4_25851,
      ADR2 => cortexm0_u_logic_Lz93z4_25850,
      ADR4 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_T5tvx4
    );
  cortexm0_u_logic_Kkrvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y108",
      INIT => X"FFF00F00FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Kkrvx42_26903,
      ADR2 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o,
      ADR4 => cortexm0_u_logic_Kkrvx44_25946,
      ADR5 => cortexm0_u_logic_Qjuwx4,
      O => cortexm0_u_logic_Kkrvx45_26911
    );
  cortexm0_u_logic_Qjuwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y108",
      INIT => X"5515151115111511"
    )
    port map (
      ADR5 => cortexm0_u_logic_Aqp2z4_27216,
      ADR3 => cortexm0_u_logic_Qrp2z4_27217,
      ADR1 => cortexm0_u_logic_Hzj2z4_26128,
      ADR2 => N90,
      ADR4 => cortexm0_u_logic_Vzywx4,
      ADR0 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => cortexm0_u_logic_Qjuwx4
    );
  cortexm0_u_logic_F32wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y100",
      INIT => X"EFFFFFFFFFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Qwr2z4_28360,
      ADR1 => cortexm0_u_logic_M1j2z4_25871,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR0 => cortexm0_u_logic_Fgm2z4_25658,
      ADR5 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_F32wx42_28741
    );
  cortexm0_u_logic_Lr9wx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y100",
      INIT => X"330033FF550F550F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qyc3z4_29139,
      ADR0 => cortexm0_u_logic_Rr83z4_27604,
      ADR1 => cortexm0_u_logic_Ii73z4_27605,
      ADR4 => cortexm0_u_logic_Asr2z4_27606,
      ADR3 => cortexm0_u_logic_Fgm2z4_2_25727,
      ADR5 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1270
    );
  cortexm0_u_logic_P12wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y100",
      INIT => X"00550F55FFFF0F55"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Ii73z4_27605,
      ADR0 => cortexm0_u_logic_Qyc3z4_29139,
      ADR2 => cortexm0_u_logic_Rr83z4_27604,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR3 => cortexm0_u_logic_H3d3z4_25555,
      O => cortexm0_u_logic_P12wx42_29138
    );
  cortexm0_u_logic_Qyc3z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qyc3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qyc3z4_IN,
      O => cortexm0_u_logic_Qyc3z4_29139,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_P12wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y100",
      INIT => X"0C1D0C1DFFFF0000"
    )
    port map (
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR1 => cortexm0_u_logic_H3d3z4_25555,
      ADR0 => cortexm0_u_logic_Z863z4_28655,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_Hq33z4_28681,
      ADR4 => cortexm0_u_logic_P12wx42_29138,
      O => cortexm0_u_logic_P12wx43_28759
    );
  cortexm0_u_logic_Kuc2z44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y92",
      INIT => X"040455550C04DD55"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ark2z4_1_26553,
      ADR3 => cortexm0_u_logic_Ffj2z4_1_26554,
      ADR2 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      O => N1278
    );
  cortexm0_u_logic_Kuc2z44 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y92",
      INIT => X"0000000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => N1278,
      O => cortexm0_u_logic_Kuc2z44_26613
    );
  cortexm0_u_logic_Mvhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y92",
      INIT => X"0F0F0D0D0F0F0D0C"
    )
    port map (
      ADR2 => cortexm0_u_logic_L8t2z4_25926,
      ADR0 => cortexm0_u_logic_A4t2z4_26089,
      ADR5 => cortexm0_u_logic_Mvhvx415_0,
      ADR3 => cortexm0_u_logic_Mvhvx417_28113,
      ADR4 => cortexm0_u_logic_Mvhvx410_28750,
      ADR1 => cortexm0_u_logic_Mvhvx49_27161,
      O => cortexm0_u_logic_Mvhvx418_29136
    );
  cortexm0_u_logic_Aok2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y92",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Aok2z4_CLK,
      I => cortexm0_u_logic_Mvhvx4,
      O => cortexm0_u_logic_Aok2z4_25625,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Mvhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y92",
      INIT => X"FF33EF22FF33EE22"
    )
    port map (
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR0 => cortexm0_u_logic_Mvhvx48_27120,
      ADR4 => cortexm0_u_logic_Mvhvx418_29136,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Mvhvx4
    );
  cortexm0_u_logic_Ytm2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ytm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ytm2z4_IN,
      O => cortexm0_u_logic_Ytm2z4_27618,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Imu2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Imu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Imu2z4_IN,
      O => cortexm0_u_logic_Imu2z4_27608,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_P12wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y102",
      INIT => X"FFFF555500FF0F0F"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Rvv2z4_27607,
      ADR3 => cortexm0_u_logic_Kc03z4_28670,
      ADR0 => cortexm0_u_logic_Imu2z4_27608,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      O => cortexm0_u_logic_P12wx44_28758
    );
  cortexm0_u_logic_Mrsvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y91",
      INIT => X"0000FFF00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_V6swx4_Pcyvx4_AND_6855_o,
      ADR5 => cortexm0_u_logic_Mrsvx412_27440,
      ADR3 => cortexm0_u_logic_Mrsvx411_28755,
      ADR2 => cortexm0_u_logic_Mrsvx410_29135,
      O => cortexm0_u_logic_Mrsvx413_28754
    );
  cortexm0_u_logic_Mrsvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y91",
      INIT => X"3333333300003331"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_B73wx4,
      ADR1 => N1531,
      O => cortexm0_u_logic_Mrsvx410_29135
    );
  cortexm0_u_logic_Rngwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y91",
      INIT => X"0000000000FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Rngwx4
    );
  cortexm0_u_logic_Mrsvx410_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y91",
      INIT => X"FF33FF33FF37FF33"
    )
    port map (
      ADR1 => cortexm0_u_logic_Y6t2z4_26846,
      ADR5 => cortexm0_u_logic_A4t2z4_26089,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Rngwx4,
      O => N1531
    );
  cortexm0_u_logic_X61wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y103",
      INIT => X"FFFFEEEC11130000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Wfuwx4,
      ADR0 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o5_27170,
      ADR1 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR4 => N1005,
      ADR5 => N1006,
      ADR3 => cortexm0_u_logic_E4pwx4_L4pwx4_OR_824_o_28483,
      O => cortexm0_u_logic_X61wx43_28502
    );
  cortexm0_u_logic_Kc03z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kc03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kc03z4_IN,
      O => cortexm0_u_logic_Kc03z4_28670,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx4117 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y103",
      INIT => X"AA2AAA2AAA2AAA2A"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Oldwx4,
      ADR3 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4308_o,
      ADR1 => cortexm0_u_logic_Bpdwx4,
      ADR2 => cortexm0_u_logic_Cbvwx4,
      O => cortexm0_u_logic_Mmux_Z78wx4117_27457
    );
  cortexm0_u_logic_X61wx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y104",
      INIT => X"3333030333000300"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o_25813,
      ADR4 => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o,
      ADR1 => cortexm0_u_logic_Imnwx4_26140,
      ADR2 => cortexm0_u_logic_Pmnwx4,
      ADR3 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o,
      O => N430
    );
  cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o6_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y104",
      INIT => X"C0C0D0D0C000D000"
    )
    port map (
      ADR2 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4178_o,
      ADR0 => cortexm0_u_logic_Vwhvx44121,
      ADR4 => N114,
      ADR1 => cortexm0_u_logic_R9nwx4,
      ADR3 => cortexm0_u_logic_X61wx41_25811,
      ADR5 => N430,
      O => N1005
    );
  cortexm0_u_logic_X61wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y104",
      INIT => X"FF55F05000000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o,
      ADR2 => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o_25813,
      ADR5 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o,
      ADR0 => cortexm0_u_logic_Pmnwx4,
      ADR4 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o,
      O => cortexm0_u_logic_X61wx41_25811
    );
  cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y104",
      INIT => X"0000000CCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_L5owx4,
      ADR1 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o4_25802,
      ADR4 => cortexm0_u_logic_Mmux_J7ewx41,
      ADR3 => cortexm0_u_logic_Mmux_J7ewx411_25809,
      ADR2 => cortexm0_u_logic_Mmux_J7ewx412_25810,
      O => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o
    );
  cortexm0_u_logic_Bspvx4611 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y105",
      INIT => X"048C00008C8C0000"
    )
    port map (
      ADR2 => cortexm0_u_logic_X77wx4,
      ADR5 => cortexm0_u_logic_Dp7wx4,
      ADR0 => cortexm0_u_logic_R9nwx4,
      ADR3 => cortexm0_u_logic_Yp7wx4,
      ADR1 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o,
      ADR4 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      O => cortexm0_u_logic_Bspvx461
    );
  cortexm0_u_logic_X61wx42_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y105",
      INIT => X"5510551050105010"
    )
    port map (
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o_25813,
      ADR3 => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o,
      ADR0 => cortexm0_u_logic_Imnwx4_26140,
      ADR1 => cortexm0_u_logic_Pmnwx4,
      ADR5 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o,
      O => N431
    );
  cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y105",
      INIT => X"FFFF3333FFF53333"
    )
    port map (
      ADR1 => cortexm0_u_logic_Jp3wx4,
      ADR0 => cortexm0_u_logic_Dp7wx4,
      ADR4 => cortexm0_u_logic_R9nwx4,
      ADR2 => cortexm0_u_logic_Pkwwx4,
      ADR5 => cortexm0_u_logic_Vy7wx4,
      ADR3 => cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4312_o,
      O => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o
    );
  cortexm0_u_logic_Pmnwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y105",
      INIT => X"0004FFFF0000FFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_R9nwx4,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o,
      O => cortexm0_u_logic_Pmnwx4
    );
  cortexm0_u_logic_Sx3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y114",
      INIT => X"F5FFD5DDF577D555"
    )
    port map (
      ADR4 => cortexm0_u_logic_Izpvx4,
      ADR1 => cortexm0_u_logic_Qr42z4_26060,
      ADR2 => cortexm0_u_logic_Ze1wx4,
      ADR3 => cortexm0_u_logic_Oq42z4,
      ADR5 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o,
      ADR0 => cortexm0_u_logic_Y9t2z4_26059,
      O => cortexm0_u_logic_Sx3wx4
    );
  cortexm0_u_logic_Mmux_H3ivx4115 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y114",
      INIT => X"5D5D0C0CFF5DFF0C"
    )
    port map (
      ADR4 => cortexm0_u_logic_Y1ivx4_26855,
      ADR0 => cortexm0_u_logic_Hub3z4_26011,
      ADR1 => cortexm0_u_logic_R1ivx4,
      ADR2 => cortexm0_u_logic_Ipb3z4_26857,
      ADR3 => cortexm0_u_logic_Mmux_H3ivx4113_29142,
      ADR5 => cortexm0_u_logic_Sx3wx4,
      O => cortexm0_u_logic_Mmux_H3ivx4114_25777
    );
  cortexm0_u_logic_Mmux_H3ivx4114 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y114",
      INIT => X"00FF00FF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Wbk2z4_25585,
      ADR5 => cortexm0_u_logic_Pmvvx4,
      O => cortexm0_u_logic_Mmux_H3ivx4113_29142
    );
  cortexm0_u_logic_Pmvvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y114",
      INIT => X"0008000000000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ffs2z4_25849,
      ADR5 => cortexm0_u_logic_K3l2z4_25851,
      ADR3 => cortexm0_u_logic_Mjl2z4_25848,
      ADR0 => cortexm0_u_logic_J6i2z4_25617,
      ADR1 => cortexm0_u_logic_Lz93z4_25850,
      ADR2 => cortexm0_u_logic_Kop2z4_25852,
      O => cortexm0_u_logic_Pmvvx4
    );
  cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o3_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_K7pwx4_pack_3,
      O => cortexm0_u_logic_K7pwx4
    );
  cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y110",
      INIT => X"FF0DFF00FF00FF00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1083_o_0,
      ADR5 => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o2_27812,
      ADR4 => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o1_29141,
      ADR1 => cortexm0_u_logic_E0uvx4,
      ADR0 => cortexm0_u_logic_Azs2z4_26277,
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      O => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o3_27811
    );
  cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y110",
      INIT => X"052705AF7777FFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4493_o,
      ADR4 => cortexm0_u_logic_Cps2z4_26379,
      ADR1 => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4488_o,
      ADR0 => cortexm0_u_logic_J6i2z4_25617,
      ADR3 => cortexm0_u_logic_H8l2z4_26235,
      ADR2 => cortexm0_u_logic_Bjd3z4_26010,
      O => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o1_29141
    );
  cortexm0_u_logic_E0uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y110",
      INIT => X"FBFFFFFFFBFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kop2z4_25852,
      ADR3 => cortexm0_u_logic_Lz93z4_25850,
      ADR2 => cortexm0_u_logic_J6i2z4_25617,
      ADR0 => cortexm0_u_logic_Ffs2z4_25849,
      ADR4 => cortexm0_u_logic_Mjl2z4_25848,
      ADR5 => '1',
      O => cortexm0_u_logic_E0uvx4
    );
  cortexm0_u_logic_K7pwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y110",
      INIT => X"DFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kop2z4_25852,
      ADR3 => cortexm0_u_logic_Lz93z4_25850,
      ADR2 => cortexm0_u_logic_J6i2z4_25617,
      ADR0 => cortexm0_u_logic_Ffs2z4_25849,
      ADR4 => cortexm0_u_logic_Mjl2z4_25848,
      O => cortexm0_u_logic_K7pwx4_pack_3
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y110",
      INIT => X"51510051F3F300F3"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ara3z4_27414,
      ADR0 => cortexm0_u_logic_Japwx4,
      ADR2 => cortexm0_u_logic_K7pwx4,
      ADR1 => cortexm0_u_logic_Usl2z4_26890,
      ADR4 => cortexm0_u_logic_E0uvx4,
      ADR3 => cortexm0_u_logic_Tqs2z4_26276,
      O => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o2_27834
    );
  HWDATA_14_HWDATA_14_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N524,
      O => N524_0
    );
  cortexm0_u_logic_hwdata_o_14_1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y112",
      INIT => X"0F550F550F550F55"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Wq5wx4,
      ADR0 => cortexm0_u_logic_S71wx4,
      ADR2 => cortexm0_u_logic_Uvzvx4,
      ADR5 => '1',
      O => HWDATA(14)
    );
  cortexm0_u_logic_X61wx44_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y112",
      INIT => X"44444444"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Xd8wx4,
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_S71wx4,
      ADR4 => '1',
      O => N524
    );
  cortexm0_u_logic_Fjswx43 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y86",
      INIT => X"0000000000000200"
    )
    port map (
      ADR4 => cortexm0_u_logic_C3z2z4_26486,
      ADR3 => cortexm0_u_logic_Cyq2z4_26483,
      ADR2 => cortexm0_u_logic_K1z2z4_26482,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_I2t2z4_26252,
      ADR1 => cortexm0_u_logic_Auk2z4_26485,
      O => cortexm0_u_logic_Fjswx43_26687
    );
  cortexm0_u_logic_Xy8wx41_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y86",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Cyq2z4_26483,
      O => cortexm0_u_logic_Xy8wx4
    );
  cortexm0_u_logic_Cyq2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y86",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cyq2z4_CLK,
      I => cortexm0_u_logic_Bthvx4,
      O => cortexm0_u_logic_Cyq2z4_26483,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Bthvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y86",
      INIT => X"FFFFFF0011FF0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3728_o_26622,
      ADR0 => cortexm0_u_logic_Layvx4,
      ADR4 => cortexm0_u_logic_Cyq2z4_26483,
      ADR3 => cortexm0_u_logic_Qllwx4,
      ADR5 => cortexm0_u_logic_Bthvx45_29147,
      O => cortexm0_u_logic_Bthvx4
    );
  cortexm0_u_logic_Bthvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y86",
      INIT => X"AAAAAAAAAABBAAEB"
    )
    port map (
      ADR5 => cortexm0_u_logic_Duc2z4,
      ADR3 => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o,
      ADR1 => cortexm0_u_logic_Jeewx4,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Cyq2z4_26483,
      ADR0 => N1547,
      O => cortexm0_u_logic_Bthvx45_29147
    );
  cortexm0_u_logic_I2t2z4_cortexm0_u_logic_I2t2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1443_pack_7,
      O => N1443
    );
  cortexm0_u_logic_I2t2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y88",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_I2t2z4_CLK,
      I => cortexm0_u_logic_W3mvx4_11325,
      O => cortexm0_u_logic_I2t2z4_26252,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_W3mvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y88",
      INIT => X"FFAEFFFFFFAEFF00"
    )
    port map (
      ADR4 => cortexm0_u_logic_U6wvx4,
      ADR0 => N252,
      ADR1 => cortexm0_u_logic_Bsy2z4_25709,
      ADR5 => cortexm0_u_logic_I2t2z4_26252,
      ADR2 => cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_844_o_27791,
      ADR3 => cortexm0_u_logic_U6wvx4_Zqwvx4_AND_861_o,
      O => cortexm0_u_logic_W3mvx4_11325
    );
  cortexm0_u_logic_Layvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y88",
      INIT => X"0001000100010001"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_C3z2z4_26486,
      ADR2 => cortexm0_u_logic_K1z2z4_26482,
      ADR1 => cortexm0_u_logic_I2t2z4_26252,
      ADR0 => cortexm0_u_logic_Auk2z4_26485,
      ADR5 => '1',
      O => cortexm0_u_logic_Layvx4
    );
  cortexm0_u_logic_Kxkwx45_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y88",
      INIT => X"DCDDDCDD"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_C3z2z4_26486,
      ADR2 => cortexm0_u_logic_K1z2z4_26482,
      ADR1 => cortexm0_u_logic_I2t2z4_26252,
      ADR0 => cortexm0_u_logic_Auk2z4_26485,
      O => N1443_pack_7
    );
  cortexm0_u_logic_Kxkwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y88",
      INIT => X"0000BA00FFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Cyq2z4_26483,
      ADR3 => cortexm0_u_logic_Layvx4,
      ADR0 => cortexm0_u_logic_I6z2z4_26481,
      ADR2 => cortexm0_u_logic_K9z2z4_26480,
      ADR1 => cortexm0_u_logic_W7z2z4_26121,
      ADR5 => N1443,
      O => cortexm0_u_logic_Kxkwx45_27115
    );
  cortexm0_u_logic_Qmkwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y88",
      INIT => X"FFFFFFFFFFFFFFDD"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_K9z2z4_26480,
      ADR3 => cortexm0_u_logic_I6z2z4_26481,
      ADR4 => cortexm0_u_logic_W7z2z4_26121,
      ADR5 => cortexm0_u_logic_Cyq2z4_26483,
      ADR0 => cortexm0_u_logic_Layvx4,
      O => cortexm0_u_logic_Qmkwx4
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y118",
      INIT => X"F0F00000AA00AA00"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Gcb3z4_27108,
      ADR3 => cortexm0_u_logic_Kss2z4_26716,
      ADR2 => cortexm0_u_logic_Kkb3z4_26643,
      ADR0 => cortexm0_u_logic_Tqs2z4_26276,
      ADR5 => cortexm0_u_logic_Nyvwx4,
      O => N459
    );
  cortexm0_u_logic_Jsa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y111",
      INIT => X"2000000000000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Uaj2z4_26214,
      ADR1 => cortexm0_u_logic_Tdp2z4_26215,
      ADR5 => cortexm0_u_logic_G0w2z4_25739,
      ADR4 => cortexm0_u_logic_Trq2z4_26216,
      ADR0 => cortexm0_u_logic_Cam2z4_26217,
      ADR2 => cortexm0_u_logic_R1w2z4_26161,
      O => cortexm0_u_logic_Jsa2z4
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o521 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y111",
      INIT => X"FFFDFFFFFFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Lz93z4_25850,
      ADR1 => cortexm0_u_logic_Ffs2z4_25849,
      ADR3 => cortexm0_u_logic_Kop2z4_25852,
      ADR4 => cortexm0_u_logic_Mjl2z4_25848,
      ADR5 => cortexm0_u_logic_J6i2z4_25617,
      ADR0 => cortexm0_u_logic_T5g3z4_27778,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o52
    );
  cortexm0_u_logic_Dsqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y85",
      INIT => X"0000000000040000"
    )
    port map (
      ADR2 => cortexm0_u_logic_H9i2z4_25943,
      ADR1 => cortexm0_u_logic_U2x2z4_25977,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR4 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Hyy2z4_25974,
      ADR5 => cortexm0_u_logic_Qem2z4_25973,
      O => cortexm0_u_logic_Dsqvx4
    );
  cortexm0_u_logic_X0lwx4_Cwawx4_AND_6831_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y85",
      INIT => X"0000000000000001"
    )
    port map (
      ADR5 => cortexm0_u_logic_I6z2z4_26481,
      ADR1 => cortexm0_u_logic_C3z2z4_26486,
      ADR0 => cortexm0_u_logic_K1z2z4_26482,
      ADR2 => cortexm0_u_logic_I2t2z4_26252,
      ADR4 => cortexm0_u_logic_Auk2z4_26485,
      ADR3 => cortexm0_u_logic_Cyq2z4_26483,
      O => cortexm0_u_logic_X0lwx4_Cwawx4_AND_6831_o
    );
  cortexm0_u_logic_I6z2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y85",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_I6z2z4_CLK,
      I => cortexm0_u_logic_Kghvx4,
      O => cortexm0_u_logic_I6z2z4_26481,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Kghvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y85",
      INIT => X"FAFAFAFA2A2A0A2A"
    )
    port map (
      ADR1 => cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3728_o_26622,
      ADR4 => cortexm0_u_logic_Cyq2z4_26483,
      ADR3 => cortexm0_u_logic_Layvx4,
      ADR0 => cortexm0_u_logic_I6z2z4_26481,
      ADR2 => cortexm0_u_logic_Qllwx4,
      ADR5 => cortexm0_u_logic_Kghvx42_29146,
      O => cortexm0_u_logic_Kghvx4
    );
  cortexm0_u_logic_Kghvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y85",
      INIT => X"FEEEFCCCFEFEFCFC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Lny2z4_25997,
      ADR3 => cortexm0_u_logic_Ohwvx4,
      ADR5 => cortexm0_u_logic_Ceswx4_Jeswx4_AND_3778_o_0,
      ADR0 => cortexm0_u_logic_Dvy2z4_25981,
      ADR4 => cortexm0_u_logic_Dsqvx4,
      ADR1 => N1475,
      O => cortexm0_u_logic_Kghvx42_29146
    );
  cortexm0_u_logic_P3mvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y87",
      INIT => X"FFFF4F444F444F44"
    )
    port map (
      ADR5 => cortexm0_u_logic_Bsy2z4_25709,
      ADR4 => cortexm0_u_logic_Ltswx4_Qsewx4_AND_3837_o,
      ADR2 => cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_837_o,
      ADR3 => cortexm0_u_logic_Rxl2z4_26959,
      ADR0 => cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_844_o_27791,
      ADR1 => cortexm0_u_logic_Pty2z4_26586,
      O => N100
    );
  cortexm0_u_logic_I3mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y87",
      INIT => X"F000FAAAFCCCFEEE"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ltswx4_Qsewx4_AND_3837_o,
      ADR2 => cortexm0_u_logic_Pty2z4_26586,
      ADR5 => cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_844_o_27791,
      ADR1 => cortexm0_u_logic_Dvy2z4_25981,
      ADR4 => cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_837_o,
      ADR0 => cortexm0_u_logic_Viy2z4_26357,
      O => cortexm0_u_logic_I3mvx41_27794
    );
  cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_844_o : X_LUT6
    generic map(
      LOC => "SLICE_X14Y87",
      INIT => X"CC0C8C0CCC0C0C0C"
    )
    port map (
      ADR1 => N1485,
      ADR3 => cortexm0_u_logic_Oohwx4,
      ADR0 => cortexm0_u_logic_Hyy2z4_25974,
      ADR5 => cortexm0_u_logic_Gakwx4,
      ADR4 => cortexm0_u_logic_Yj6wx4,
      ADR2 => cortexm0_u_logic_C2yvx4,
      O => cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_844_o_27791
    );
  cortexm0_u_logic_E4pwx4_L4pwx4_OR_824_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y109",
      INIT => X"7F3F5D0C55005500"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hzj2z4_26128,
      ADR2 => cortexm0_u_logic_U5pwx4,
      ADR4 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4575_o,
      ADR1 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o,
      ADR3 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      ADR5 => cortexm0_u_logic_Qjuwx4,
      O => N355
    );
  cortexm0_u_logic_E5owx44 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y109",
      INIT => X"FF4CFF445D0C5500"
    )
    port map (
      ADR2 => cortexm0_u_logic_Hzj2z4_26128,
      ADR1 => cortexm0_u_logic_E5owx43_0,
      ADR0 => cortexm0_u_logic_Hzywx4,
      ADR4 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      ADR5 => cortexm0_u_logic_Ozywx4,
      ADR3 => cortexm0_u_logic_E5owx42_26108,
      O => cortexm0_u_logic_E5owx4
    );
  cortexm0_u_logic_E5owx42 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y109",
      INIT => X"FEFEFECCCCCCFECC"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wbk2z4_25585,
      ADR1 => cortexm0_u_logic_E5owx41_28780,
      ADR2 => cortexm0_u_logic_S4pwx4,
      ADR4 => cortexm0_u_logic_Vzywx4,
      ADR5 => N695,
      ADR3 => N694,
      O => cortexm0_u_logic_E5owx42_26108
    );
  cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y89",
      INIT => X"BBBBB1BBBBBBB1BB"
    )
    port map (
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Ffj2z4_1_26554,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      O => N745
    );
  cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y89",
      INIT => X"88A088AA00200022"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => N745,
      O => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o3
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y89",
      INIT => X"FFFFFFFFFBF0F3F0"
    )
    port map (
      ADR3 => cortexm0_u_logic_Bdqvx4,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Mrsvx431,
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o5_28628,
      ADR2 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o2_28627,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o6_29149
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o25 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y89",
      INIT => X"EC00000000000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o6_29149,
      ADR3 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o20_28548,
      ADR5 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o24_28546,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o15_0,
      ADR1 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o10_28629,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o
    );
  ahbbridge_ahbmaster_r_active_2_ahbbridge_ahbmaster_r_active_2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbbridge_ahbmaster_r_active_1_pack_11,
      O => ahbbridge_ahbmaster_r_active(1)
    );
  ahbbridge_ahbmaster_Mmux_comb_htrans11 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y136",
      INIT => X"5555000055550000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => ahbbridge_ahbmaster_r_active(2),
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd2_27952,
      ADR5 => '1',
      O => ahbmo_htrans_1_OBUF_28031
    );
  ahbbridge_ahbmaster_Mmux_comb_v_grant11 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y136",
      INIT => X"FC0CFC0C"
    )
    port map (
      ADR2 => ahbmi_hready_IBUF_0,
      ADR1 => ahbbridge_ahbmaster_r_active(1),
      ADR3 => ahbmi_hgrant_0_IBUF_0,
      ADR0 => '1',
      ADR4 => '1',
      O => ahbbridge_ahbmaster_comb_v_grant
    );
  ahbbridge_ahbmaster_r_active_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y136",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_ahbbridge_ahbmaster_r_active_1_CLK,
      I => ahbbridge_ahbmaster_comb_v_grant,
      O => ahbbridge_ahbmaster_r_active_1_pack_11,
      RST => GND,
      SET => GND
    );
  ahbbridge_ahbmaster_r_active_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y136",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_ahbbridge_ahbmaster_r_active_2_CLK,
      I => ahbbridge_ahbmaster_comb_v_retry,
      O => ahbbridge_ahbmaster_r_active(2),
      RST => GND,
      SET => GND
    );
  ahbbridge_ahbmaster_Mmux_comb_v_retry11 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y136",
      INIT => X"1313020211110000"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_hreset_n_inv,
      ADR0 => ahbbridge_ahbmaster_r_active(0),
      ADR4 => ahbbridge_ahbmaster_r_active(2),
      ADR2 => ahbmi_hready_IBUF_0,
      ADR5 => ahbmi_hresp_1_IBUF_0,
      O => ahbbridge_ahbmaster_comb_v_retry
    );
  ahbbridge_ahbmaster_r_active_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y136",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_ahbbridge_ahbmaster_r_active_0_CLK,
      I => ahbbridge_ahbmaster_comb_v_active,
      O => ahbbridge_ahbmaster_r_active(0),
      RST => GND,
      SET => GND
    );
  ahbbridge_ahbmaster_Mmux_comb_v_active11 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y136",
      INIT => X"00004F0F00004000"
    )
    port map (
      ADR4 => cortexm0_u_logic_hreset_n_inv,
      ADR2 => ahbmi_hready_IBUF_0,
      ADR1 => ahbbridge_ahbmaster_r_active(1),
      ADR5 => ahbbridge_ahbmaster_r_active(0),
      ADR0 => ahbbridge_ahbmaster_r_active(2),
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd2_27952,
      O => ahbbridge_ahbmaster_comb_v_active
    );
  cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o412 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y119",
      INIT => X"00007777000055FF"
    )
    port map (
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4488_o,
      ADR5 => cortexm0_u_logic_J6i2z4_25617,
      ADR1 => cortexm0_u_logic_G8n2z4_26862,
      ADR3 => cortexm0_u_logic_Fed3z4_26111,
      ADR0 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4493_o,
      O => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o412_28703
    );
  cortexm0_u_logic_B3mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y84",
      INIT => X"E000A0000000A000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ohwvx4,
      ADR2 => cortexm0_u_logic_Hyy2z4_25974,
      ADR5 => cortexm0_u_logic_Dvy2z4_25981,
      ADR4 => cortexm0_u_logic_Pty2z4_26586,
      ADR1 => cortexm0_u_logic_Swy2z4_25978,
      ADR0 => cortexm0_u_logic_Jky2z4_26576,
      O => cortexm0_u_logic_B3mvx41_29145
    );
  cortexm0_u_logic_B3mvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y84",
      INIT => X"FFFF2220FFFF0200"
    )
    port map (
      ADR1 => cortexm0_u_logic_L8t2z4_25926,
      ADR0 => cortexm0_u_logic_Swy2z4_25978,
      ADR5 => cortexm0_u_logic_Qdj2z4_26090,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_B3mvx41_29145,
      O => cortexm0_u_logic_B3mvx42_28768
    );
  cortexm0_u_logic_Gf73z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y97",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gf73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gf73z4_IN,
      O => cortexm0_u_logic_Gf73z4_28409,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o19 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y95",
      INIT => X"0000AAAFAFAFAFAF"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_A4t2z4_26089,
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o19_29160
    );
  cortexm0_u_logic_Vwhvx441211 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y95",
      INIT => X"000F000F000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Vwhvx44121
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o22 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y95",
      INIT => X"FFFF888A888A888A"
    )
    port map (
      ADR3 => cortexm0_u_logic_S4w2z4_25965,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o19_29160,
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o20_28657,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o21_29159,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o22_28659
    );
  cortexm0_u_logic_Qz33z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y95",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qz33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qz33z4_IN,
      O => cortexm0_u_logic_Qz33z4_27549,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y95",
      INIT => X"4FFF4CCC4FFF4FFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_A4t2z4_26089,
      ADR5 => cortexm0_u_logic_Emi2z4_25916,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Vwhvx44121,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o21_29159
    );
  cortexm0_u_logic_Jiowx411 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y99",
      INIT => X"FFFEFFBA00FE00BA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Rni2z4_25661,
      ADR1 => cortexm0_u_logic_Wzy2z4_25662,
      ADR4 => N1196,
      ADR2 => N1195,
      ADR5 => cortexm0_u_logic_Ylbwx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      O => cortexm0_u_logic_Jiowx41
    );
  cortexm0_u_logic_Zbwwx4_Gcwwx4_AND_4269_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y99",
      INIT => X"EFEAE5E04F4A4540"
    )
    port map (
      ADR3 => cortexm0_u_logic_Bywwx4,
      ADR1 => cortexm0_u_logic_Qxuwx4,
      ADR4 => cortexm0_u_logic_Svqwx4,
      ADR5 => cortexm0_u_logic_Bdwwx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Zbwwx4_Gcwwx4_AND_4269_o
    );
  cortexm0_u_logic_Spl2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Spl2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Spl2z4_IN,
      O => cortexm0_u_logic_Spl2z4_27153,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_B28wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y99",
      INIT => X"F0FF000F505F505F"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_D5ywx4,
      ADR0 => cortexm0_u_logic_Jiowx41,
      ADR4 => cortexm0_u_logic_Jiowx42,
      ADR3 => cortexm0_u_logic_Zbwwx4_Gcwwx4_AND_4269_o,
      ADR2 => cortexm0_u_logic_Oldwx4,
      O => cortexm0_u_logic_B28wx4
    );
  cortexm0_u_logic_Mmux_Lt7wx412 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y99",
      INIT => X"0702A7A25752F7F2"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pkwwx4,
      ADR2 => cortexm0_u_logic_Vy7wx4,
      ADR3 => cortexm0_u_logic_Mmux_Lt7wx41,
      ADR5 => cortexm0_u_logic_S08wx4,
      ADR1 => cortexm0_u_logic_U18wx4,
      ADR4 => cortexm0_u_logic_B28wx4,
      O => cortexm0_u_logic_Mmux_Lt7wx411_25667
    );
  cortexm0_u_logic_Mmux_Z78wx41421 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y100",
      INIT => X"FBF3FFFFFFF3FFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR5 => cortexm0_u_logic_Oedwx4,
      ADR3 => cortexm0_u_logic_Mq7wx4,
      ADR2 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4308_o,
      ADR4 => cortexm0_u_logic_Bpdwx4,
      ADR1 => cortexm0_u_logic_Cbvwx4,
      O => cortexm0_u_logic_Mmux_Z78wx4142
    );
  cortexm0_u_logic_Psh3z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Psh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Psh3z4_IN,
      O => cortexm0_u_logic_Psh3z4_28733,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_P82wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y100",
      INIT => X"FDFFFFFFFFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_M1j2z4_25871,
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR0 => cortexm0_u_logic_Psh3z4_28733,
      ADR1 => cortexm0_u_logic_Fgm2z4_25658,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_P82wx42_28773
    );
  cortexm0_u_logic_Cll2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cll2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cll2z4_IN,
      O => cortexm0_u_logic_Cll2z4_26869,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_K952z4_R952z4_AND_5776_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y100",
      INIT => X"03010F053311FF55"
    )
    port map (
      ADR4 => cortexm0_u_logic_Mcz2z4_27756,
      ADR0 => cortexm0_u_logic_X553z4_27757,
      ADR5 => cortexm0_u_logic_C51xx4,
      ADR2 => cortexm0_u_logic_Cll2z4_26869,
      ADR3 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1197_o,
      ADR1 => cortexm0_u_logic_Y21xx4,
      O => cortexm0_u_logic_K952z4_R952z4_AND_5776_o3_27753
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o11_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y92",
      INIT => X"77FF77FF77FF7FFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_S4w2z4_25965,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      O => N710
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o11_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y92",
      INIT => X"FC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      O => N1463
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y92",
      INIT => X"FFFF000088F80000"
    )
    port map (
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Bdqvx4,
      ADR2 => cortexm0_u_logic_SF28831,
      ADR0 => cortexm0_u_logic_SF2882,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o11_29152,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o12_26772
    );
  cortexm0_u_logic_Ffj2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y92",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ffj2z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ffj2z4_1_IN,
      O => cortexm0_u_logic_Ffj2z4_1_26554,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y92",
      INIT => X"D100D155D100DDDD"
    )
    port map (
      ADR4 => cortexm0_u_logic_S4w2z4_25965,
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => N1463,
      ADR2 => N710,
      ADR3 => cortexm0_u_logic_Wpsvx4,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o11_29152
    );
  cortexm0_u_logic_Kuc2z42 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y93",
      INIT => X"00A055F100005050"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ark2z4_1_26553,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      O => cortexm0_u_logic_Kuc2z42_26610
    );
  cortexm0_u_logic_Xwawx43 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y93",
      INIT => X"7777777777557777"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Pdi2z4_26172,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Xwawx43_27544
    );
  cortexm0_u_logic_Fij2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y93",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fij2z4_CLK,
      I => cortexm0_u_logic_Hwhvx4,
      O => cortexm0_u_logic_Fij2z4_25836,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Hwhvx432 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y93",
      INIT => X"EFEF4545EFEE4544"
    )
    port map (
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => cortexm0_u_logic_Hwhvx417_29155,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Hwhvx420_28169,
      ADR1 => N1519,
      O => cortexm0_u_logic_Hwhvx4
    );
  cortexm0_u_logic_Hwhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y93",
      INIT => X"FFFFFEFFFFFFEEEE"
    )
    port map (
      ADR5 => cortexm0_u_logic_Pyxvx4,
      ADR2 => cortexm0_u_logic_U2x2z4_25977,
      ADR3 => cortexm0_u_logic_Swy2z4_25978,
      ADR4 => cortexm0_u_logic_Hwhvx412_28726,
      ADR1 => cortexm0_u_logic_Hwhvx414_0,
      ADR0 => N1527,
      O => cortexm0_u_logic_Hwhvx417_29155
    );
  cortexm0_u_logic_Zj53z4_cortexm0_u_logic_Zj53z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N425_pack_7,
      O => N425
    );
  cortexm0_u_logic_Vcuvx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y98",
      INIT => X"FF00FA00FF00FC00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fyzvx42_27049,
      ADR5 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277,
      ADR1 => N425,
      ADR2 => cortexm0_u_logic_Vcuvx41_27276,
      ADR0 => N424,
      ADR4 => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o51,
      O => N924
    );
  cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o511 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y98",
      INIT => X"F0000000DD000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wxp2z4_25622,
      ADR1 => N58,
      ADR5 => cortexm0_u_logic_R9nwx4,
      ADR4 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3240_o_25610,
      ADR2 => cortexm0_u_logic_Iwdwx4,
      ADR3 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3232_o_25737,
      O => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o51
    );
  cortexm0_u_logic_Vcuvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y98",
      INIT => X"CC88C080CC88C080"
    )
    port map (
      ADR3 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3240_o_25610,
      ADR0 => cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4070_o_25825,
      ADR2 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o,
      ADR1 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3222_o_26262,
      ADR4 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3232_o_25737,
      ADR5 => '1',
      O => N424
    );
  cortexm0_u_logic_Vcuvx42_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y98",
      INIT => X"C888C080"
    )
    port map (
      ADR3 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3240_o_25610,
      ADR0 => cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4070_o_25825,
      ADR2 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o,
      ADR1 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3222_o_26262,
      ADR4 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3232_o_25737,
      O => N425_pack_7
    );
  cortexm0_u_logic_Zj53z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zj53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zj53z4_IN,
      O => cortexm0_u_logic_Zj53z4_26949,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Vcuvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y98",
      INIT => X"A0A0A000A0A0A000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277,
      ADR0 => cortexm0_u_logic_Fyzvx42_27049,
      ADR3 => cortexm0_u_logic_Vcuvx41_27276,
      ADR4 => N424,
      O => N923
    );
  cortexm0_u_logic_Vu93z4_cortexm0_u_logic_Vu93z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o4_11556,
      O => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o4_0
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y96",
      INIT => X"00F000F000F000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Wxp2z4_25622,
      ADR5 => '1',
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o5_25650
    );
  cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o4 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y96",
      INIT => X"FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => '1',
      O => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o4_11556
    );
  cortexm0_u_logic_Vu93z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y96",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vu93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vu93z4_IN,
      O => cortexm0_u_logic_Vu93z4_28410,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mekvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y96",
      INIT => X"B0303030A0000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Cam2z4_26217,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_G7x2z4_27175,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      O => N128
    );
  cortexm0_u_logic_Ek03z4_cortexm0_u_logic_Ek03z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Toc2z4_Apc2z4_AND_6760_o3_11380,
      O => cortexm0_u_logic_Toc2z4_Apc2z4_AND_6760_o3_0
    );
  cortexm0_u_logic_Toc2z4_Apc2z4_AND_6760_o3 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y90"
    )
    port map (
      IA => N1593,
      IB => N1594,
      O => cortexm0_u_logic_Toc2z4_Apc2z4_AND_6760_o3_11380,
      SEL => cortexm0_u_logic_Fgm2z4_25658
    );
  cortexm0_u_logic_Toc2z4_Apc2z4_AND_6760_o3_F : X_LUT6
    generic map(
      LOC => "SLICE_X14Y90",
      INIT => X"CFCF4477FFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR2 => cortexm0_u_logic_Knz2z4_28077,
      ADR1 => cortexm0_u_logic_Sjj2z4_25659,
      ADR0 => cortexm0_u_logic_Qz33z4_27549,
      ADR3 => cortexm0_u_logic_Z853z4_28078,
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      O => N1593
    );
  cortexm0_u_logic_Toc2z4_Apc2z4_AND_6760_o3_G : X_LUT6
    generic map(
      LOC => "SLICE_X14Y90",
      INIT => X"FF773F33FF773FFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      ADR0 => cortexm0_u_logic_Yg13z4_28081,
      ADR3 => cortexm0_u_logic_Wzy2z4_25662,
      ADR2 => cortexm0_u_logic_Ek03z4_27547,
      ADR5 => cortexm0_u_logic_Hq23z4_27548,
      ADR1 => cortexm0_u_logic_Rni2z4_25661,
      O => N1594
    );
  cortexm0_u_logic_Ek03z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y90",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ek03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ek03z4_IN,
      O => cortexm0_u_logic_Ek03z4_27547,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o18 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y94",
      INIT => X"00000000FFFCFFFC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o15_28660,
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o17_28529,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o14_28658,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o18_29158
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o26 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y94",
      INIT => X"8C8C8C8C8C8C8C00"
    )
    port map (
      ADR2 => cortexm0_u_logic_A4t2z4_26089,
      ADR1 => cortexm0_u_logic_Zj3wx4_M93wx4_OR_1376_o,
      ADR0 => cortexm0_u_logic_Pxyvx4,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o26_29157,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o22_28659,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o18_29158,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o27_26773
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o25 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y94",
      INIT => X"3333202020332020"
    )
    port map (
      ADR5 => cortexm0_u_logic_A4t2z4_26089,
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_F57wx4,
      ADR0 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o23,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o25_0,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o26_29157
    );
  cortexm0_u_logic_Cmn2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cmn2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cmn2z4_IN,
      O => cortexm0_u_logic_Cmn2z4_28545,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o231 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y94",
      INIT => X"FFFFFFFFFFFF55FF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o23
    );
  cortexm0_u_logic_Ffj2z4_cortexm0_u_logic_Ffj2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xwawx46_11427,
      O => cortexm0_u_logic_Xwawx46_0
    );
  cortexm0_u_logic_Xwawx46 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y91"
    )
    port map (
      IA => N1675,
      IB => '0',
      O => cortexm0_u_logic_Xwawx46_11427,
      SEL => cortexm0_u_logic_Ark2z4_25833
    );
  cortexm0_u_logic_Ffj2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y91",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ffj2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ffj2z4_IN,
      O => cortexm0_u_logic_Ffj2z4_25626,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Xwawx46_F : X_LUT6
    generic map(
      LOC => "SLICE_X14Y91",
      INIT => X"FFF0CFCF0EE00ECE"
    )
    port map (
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      O => N1675
    );
  ahbmo_htrans_0_OBUF_1_396_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y91",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_396_C6LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Ushvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y91",
      INIT => X"F3FB33BB33BB33BB"
    )
    port map (
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => cortexm0_u_logic_S87wx4,
      ADR1 => cortexm0_u_logic_Bswvx4,
      ADR2 => cortexm0_u_logic_Ushvx43_26087,
      ADR5 => cortexm0_u_logic_H9i2z4_25943,
      ADR4 => cortexm0_u_logic_Qdj2z4_26090,
      O => cortexm0_u_logic_Ushvx44_29151
    );
  cortexm0_u_logic_O5t2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_O5t2z4_CLK,
      I => cortexm0_u_logic_Ushvx4,
      O => cortexm0_u_logic_O5t2z4_25752,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ushvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y91",
      INIT => X"FF00FF00FFFFFFA0"
    )
    port map (
      ADR1 => '1',
      ADR5 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => cortexm0_u_logic_Ushvx44_29151,
      ADR0 => cortexm0_u_logic_Ushvx45_27418,
      ADR2 => cortexm0_u_logic_Msyvx4,
      ADR3 => cortexm0_u_logic_Ushvx42_27419,
      O => cortexm0_u_logic_Ushvx4
    );
  cortexm0_u_logic_O4nwx4_V4nwx4_AND_3219_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y107",
      INIT => X"FFECFFA0ECECA0A0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277,
      ADR1 => cortexm0_u_logic_O4nwx4_V4nwx4_AND_3219_o41,
      ADR4 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o,
      ADR2 => cortexm0_u_logic_O4nwx4_V4nwx4_AND_3219_o1_27429,
      ADR5 => cortexm0_u_logic_O4nwx4_V4nwx4_AND_3219_o2_27436,
      ADR3 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o,
      O => cortexm0_u_logic_O4nwx4_V4nwx4_AND_3219_o3_27437
    );
  cortexm0_u_logic_Qfzvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y107",
      INIT => X"FAFAFA0032303200"
    )
    port map (
      ADR1 => cortexm0_u_logic_W6iwx4,
      ADR4 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      ADR2 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3648_o,
      ADR3 => cortexm0_u_logic_Uttwx4_Butwx4_AND_3980_o,
      ADR0 => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3950_o,
      ADR5 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o,
      O => cortexm0_u_logic_Qfzvx43_26070
    );
  cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y107",
      INIT => X"FF07FF00FF77FF00"
    )
    port map (
      ADR5 => cortexm0_u_logic_She3z4_26066,
      ADR0 => cortexm0_u_logic_Ble3z4_25775,
      ADR1 => cortexm0_u_logic_M9owx4,
      ADR2 => cortexm0_u_logic_I7owx4,
      ADR4 => N1449,
      ADR3 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o4,
      O => cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o
    );
  cortexm0_u_logic_O4nwx4_V4nwx4_AND_3219_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y106",
      INIT => X"FFF0CCC0AAA08880"
    )
    port map (
      ADR4 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3240_o_25610,
      ADR5 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o,
      ADR1 => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o,
      ADR3 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3222_o_26262,
      ADR2 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o,
      ADR0 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3232_o_25737,
      O => cortexm0_u_logic_O4nwx4_V4nwx4_AND_3219_o2_27436
    );
  cortexm0_u_logic_Mmux_Z78wx41411 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y101",
      INIT => X"F0FFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4308_o,
      ADR4 => cortexm0_u_logic_Bpdwx4,
      ADR3 => cortexm0_u_logic_Iwdwx4,
      ADR5 => cortexm0_u_logic_Cbvwx4,
      O => cortexm0_u_logic_Mmux_Z78wx4141_27463
    );
  cortexm0_u_logic_Mmux_Z78wx4121 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y101",
      INIT => X"10FF50FF11FF55FF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Oedwx4,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4312_o,
      ADR4 => cortexm0_u_logic_Vy7wx4,
      ADR1 => cortexm0_u_logic_Pkwwx4,
      ADR3 => cortexm0_u_logic_Bpdwx4,
      O => cortexm0_u_logic_Mmux_Z78wx412_27443
    );
  cortexm0_u_logic_Mmux_Z78wx413 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y101",
      INIT => X"FFA0FFECA0A0ECEC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mmux_Z78wx4148,
      ADR2 => cortexm0_u_logic_Mmux_Z78wx411_27439,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx41,
      ADR0 => cortexm0_u_logic_Mmux_Z78wx413_27770,
      ADR4 => cortexm0_u_logic_Iwdwx4,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx412_27443,
      O => cortexm0_u_logic_Mmux_Z78wx414_29161
    );
  cortexm0_u_logic_Z863z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z863z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Z863z4_IN,
      O => cortexm0_u_logic_Z863z4_28655,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx416 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y101",
      INIT => X"CCCCCC80CCCC8080"
    )
    port map (
      ADR1 => cortexm0_u_logic_Oldwx4,
      ADR0 => cortexm0_u_logic_Mmux_Z78wx415_27767,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx416_27768,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx4142,
      ADR2 => cortexm0_u_logic_Mmux_Z78wx4141_27463,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx414_29161,
      O => cortexm0_u_logic_Mmux_Z78wx417_27461
    );
  cortexm0_u_logic_Mmux_Z78wx418 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y102",
      INIT => X"8F88FF880F00FF00"
    )
    port map (
      ADR5 => cortexm0_u_logic_Dp7wx4,
      ADR4 => cortexm0_u_logic_Zwwwx4_Gxwwx4_AND_4346_o,
      ADR2 => cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4289_o,
      ADR1 => cortexm0_u_logic_Mmux_Z78wx4148,
      ADR0 => cortexm0_u_logic_Mq7wx4,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx412_27443,
      O => cortexm0_u_logic_Mmux_Z78wx419_29162
    );
  cortexm0_u_logic_Eol2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Eol2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Eol2z4_IN,
      O => cortexm0_u_logic_Eol2z4_27158,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx4110 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y102",
      INIT => X"00FF00EA00FF00C0"
    )
    port map (
      ADR3 => cortexm0_u_logic_Oldwx4,
      ADR0 => cortexm0_u_logic_Mmux_Z78wx4110_0,
      ADR2 => cortexm0_u_logic_Mmux_Z78wx418_27773,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4142,
      ADR1 => cortexm0_u_logic_Mmux_Z78wx4141_27463,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx419_29162,
      O => cortexm0_u_logic_Mmux_Z78wx4111_27460
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y109",
      INIT => X"CCCCF0D8CCCCF0F0"
    )
    port map (
      ADR0 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o,
      ADR5 => cortexm0_u_logic_Qjuwx4,
      ADR2 => N878,
      ADR1 => N879,
      ADR4 => cortexm0_u_logic_Tuvwx4,
      ADR3 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o101
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o_cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Tbuvx4,
      O => cortexm0_u_logic_Tbuvx4_0
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y108",
      INIT => X"FFF4FFF000B000F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o,
      ADR5 => N773,
      ADR2 => N772,
      ADR4 => cortexm0_u_logic_Qjuwx4,
      ADR3 => cortexm0_u_logic_Tuvwx4,
      ADR0 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o
    );
  cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y108",
      INIT => X"AAAABB88AAAAB8B8"
    )
    port map (
      ADR0 => N801,
      ADR2 => N799_0,
      ADR3 => N800_0,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o71,
      ADR1 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o101,
      ADR5 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o,
      O => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o1
    );
  cortexm0_u_logic_Thhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y108",
      INIT => X"F0F0F0FFF0F0F0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR2 => cortexm0_u_logic_Jux2z4_27201,
      ADR5 => '1',
      O => N396
    );
  cortexm0_u_logic_Tbuvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y108",
      INIT => X"FF44FF44"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mtqvx43_26159,
      ADR0 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6654_o,
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_Tbuvx4
    );
  cortexm0_u_logic_E5owx44_SW20_F : X_LUT6
    generic map(
      LOC => "SLICE_X14Y111",
      INIT => X"F0F0F0F0F4B0F0F0"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hzj2z4_26128,
      ADR0 => cortexm0_u_logic_E5owx43_0,
      ADR1 => cortexm0_u_logic_Hzywx4,
      ADR3 => N919,
      ADR2 => N918,
      ADR4 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1407
    );
  cortexm0_u_logic_E5owx44_SW19_G : X_LUT6
    generic map(
      LOC => "SLICE_X14Y111",
      INIT => X"EAEEFFFF2A220000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Hzj2z4_26128,
      ADR4 => cortexm0_u_logic_E5owx43_0,
      ADR1 => cortexm0_u_logic_Hzywx4,
      ADR5 => N919,
      ADR0 => N918,
      ADR3 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1406
    );
  cortexm0_u_logic_E5owx44_SW21_F : X_LUT6
    generic map(
      LOC => "SLICE_X14Y111",
      INIT => X"BFAFAFAF80A0A0A0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Hzj2z4_26128,
      ADR3 => cortexm0_u_logic_E5owx43_0,
      ADR2 => cortexm0_u_logic_Hzywx4,
      ADR0 => N919,
      ADR5 => N918,
      ADR4 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      O => N1409
    );
  cortexm0_u_logic_Kzqvx43_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y111",
      INIT => X"CC00CC00EC00CC00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o1_28343,
      ADR2 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o52,
      ADR5 => cortexm0_u_logic_M5tvx4,
      ADR0 => cortexm0_u_logic_Wfuwx4,
      ADR1 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR3 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o4_27777,
      O => N918
    );
  cortexm0_u_logic_hwdata_o_31_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y113",
      INIT => X"40404C4040CC4CCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Y9t2z4_26059,
      ADR5 => cortexm0_u_logic_Nd3wx4,
      ADR3 => cortexm0_u_logic_Qr42z4_26060,
      ADR2 => cortexm0_u_logic_Oq42z4,
      ADR4 => cortexm0_u_logic_K952z4_R952z4_AND_5776_o,
      ADR0 => cortexm0_u_logic_Z62wx4,
      O => HWDATA(31)
    );
  cortexm0_u_logic_H2f3z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y113",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_H2f3z4_CLK,
      I => cortexm0_u_logic_B2nvx4,
      O => cortexm0_u_logic_H2f3z4_27909,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_B2nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y113",
      INIT => X"DFFF8FFF02000700"
    )
    port map (
      ADR4 => cortexm0_u_logic_P12wx4,
      ADR0 => cortexm0_u_logic_Wq5wx4,
      ADR1 => cortexm0_u_logic_Zhyvx4,
      ADR5 => cortexm0_u_logic_H2f3z4_27909,
      ADR3 => cortexm0_u_logic_Zyovx4,
      ADR2 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_B2nvx4
    );
  cortexm0_u_logic_Qrp2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y116",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_W2uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qrp2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qrp2z4_IN,
      O => cortexm0_u_logic_Qrp2z4_27217,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_W2uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y116",
      INIT => X"1000000000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Lz93z4_25850,
      ADR2 => cortexm0_u_logic_K3l2z4_25851,
      ADR1 => cortexm0_u_logic_Mjl2z4_25848,
      ADR3 => cortexm0_u_logic_Kop2z4_25852,
      ADR4 => cortexm0_u_logic_Ffs2z4_25849,
      ADR0 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_W2uvx4
    );
  cortexm0_u_logic_SF117151 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y85",
      INIT => X"EFFFCFCFFFFFCFCF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      O => cortexm0_u_logic_SF11715
    );
  cortexm0_u_logic_Mmux_Z78wx4118 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y105",
      INIT => X"FFFAFFF8FAFAF8F8"
    )
    port map (
      ADR0 => cortexm0_u_logic_Mmux_Z78wx4115_27462,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx4114_27445,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4116_27456,
      ADR1 => cortexm0_u_logic_Mmux_Z78wx4117_27457,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4141_27463,
      ADR2 => cortexm0_u_logic_Mmux_Z78wx4113_29164,
      O => cortexm0_u_logic_Mmux_Z78wx4118_29166
    );
  cortexm0_u_logic_Mmux_Z78wx4127 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y105",
      INIT => X"CCCCCCCCCCCCCCC8"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wai2z4_25774,
      ADR0 => cortexm0_u_logic_Mmux_Z78wx4120_26640,
      ADR2 => cortexm0_u_logic_Mmux_Z78wx4125_27459,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4111_27460,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx417_27461,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4118_29166,
      O => cortexm0_u_logic_Mmux_Z78wx4126_27458
    );
  cortexm0_u_logic_Mmux_Z78wx4112 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y105",
      INIT => X"FFFFAAFFFFFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Tkdwx4,
      ADR3 => cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4100_o,
      ADR0 => cortexm0_u_logic_Fq7wx4,
      ADR4 => cortexm0_u_logic_B28wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4112_29165
    );
  cortexm0_u_logic_Mmux_Z78wx4113 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y105",
      INIT => X"FFCCCCCCFF4C4C4C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mmux_Z78wx4148,
      ADR5 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4308_o,
      ADR2 => cortexm0_u_logic_Bpdwx4,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx4112_29165,
      ADR0 => cortexm0_u_logic_Cbvwx4,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx412_27443,
      O => cortexm0_u_logic_Mmux_Z78wx4113_29164
    );
  cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y104",
      INIT => X"00F300BBF3F3BBBB"
    )
    port map (
      ADR2 => cortexm0_u_logic_Mydwx4,
      ADR4 => cortexm0_u_logic_Oldwx4,
      ADR1 => cortexm0_u_logic_L5owx4,
      ADR0 => cortexm0_u_logic_Iypwx4_Pypwx4_AND_3513_o,
      ADR3 => cortexm0_u_logic_B7owx4,
      ADR5 => ahbmi_hrdata_22_IBUF_0,
      O => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o1_27166
    );
  cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y104",
      INIT => X"003F3F3F00151515"
    )
    port map (
      ADR3 => ahbmi_hrdata_15_IBUF_0,
      ADR1 => cortexm0_u_logic_Uei3z4_27056,
      ADR0 => cortexm0_u_logic_L5owx4,
      ADR2 => cortexm0_u_logic_I7owx4,
      ADR4 => cortexm0_u_logic_B7owx4,
      ADR5 => cortexm0_u_logic_Xs7wx4,
      O => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o2_27699
    );
  cortexm0_u_logic_Mmux_Bdpwx418 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y104",
      INIT => X"8488DEDD4488EEDD"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Tzxwx4,
      ADR5 => cortexm0_u_logic_M6ywx4,
      ADR2 => cortexm0_u_logic_Y5ywx4,
      ADR4 => N82,
      ADR1 => cortexm0_u_logic_Zaxwx4,
      O => cortexm0_u_logic_Xs7wx4
    );
  cortexm0_u_logic_Nfb3z4_cortexm0_u_logic_Nfb3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1083_o,
      O => cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1083_o_0
    );
  cortexm0_u_logic_Nfb3z4_cortexm0_u_logic_Nfb3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M5tvx4_pack_8,
      O => cortexm0_u_logic_M5tvx4
    );
  cortexm0_u_logic_X3pwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y110",
      INIT => X"FFFFEFFFFFFFEFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Mjl2z4_25848,
      ADR3 => cortexm0_u_logic_Ffs2z4_25849,
      ADR1 => cortexm0_u_logic_J6i2z4_25617,
      ADR0 => cortexm0_u_logic_Kop2z4_25852,
      ADR2 => cortexm0_u_logic_Lz93z4_25850,
      ADR5 => '1',
      O => cortexm0_u_logic_X3pwx4
    );
  cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1083_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y110",
      INIT => X"08000080"
    )
    port map (
      ADR4 => cortexm0_u_logic_Mjl2z4_25848,
      ADR3 => cortexm0_u_logic_Ffs2z4_25849,
      ADR1 => cortexm0_u_logic_J6i2z4_25617,
      ADR0 => cortexm0_u_logic_Kop2z4_25852,
      ADR2 => cortexm0_u_logic_Lz93z4_25850,
      O => cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1083_o
    );
  cortexm0_u_logic_Ts5wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y110",
      INIT => X"000000C0000000C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Mjl2z4_25848,
      ADR3 => cortexm0_u_logic_Ffs2z4_25849,
      ADR2 => cortexm0_u_logic_Lz93z4_25850,
      ADR4 => cortexm0_u_logic_Kop2z4_25852,
      ADR5 => '1',
      O => cortexm0_u_logic_Ts5wx4
    );
  cortexm0_u_logic_M5tvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y110",
      INIT => X"00000030"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Mjl2z4_25848,
      ADR3 => cortexm0_u_logic_Ffs2z4_25849,
      ADR2 => cortexm0_u_logic_Lz93z4_25850,
      ADR4 => cortexm0_u_logic_Kop2z4_25852,
      O => cortexm0_u_logic_M5tvx4_pack_8
    );
  cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y110",
      INIT => X"0007070700777777"
    )
    port map (
      ADR0 => cortexm0_u_logic_H6tvx4,
      ADR1 => cortexm0_u_logic_Nfb3z4_28135,
      ADR5 => cortexm0_u_logic_M5tvx4,
      ADR2 => cortexm0_u_logic_Ylc3z4_25934,
      ADR3 => cortexm0_u_logic_Ts5wx4,
      ADR4 => cortexm0_u_logic_X0c3z4_25935,
      O => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o2_28134
    );
  cortexm0_u_logic_Nfb3z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y110",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nfb3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nfb3z4_IN,
      O => cortexm0_u_logic_Nfb3z4_28135,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y110",
      INIT => X"101050503030F0F0"
    )
    port map (
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Lul2z4_26231,
      ADR0 => cortexm0_u_logic_Ts5wx4,
      ADR2 => cortexm0_u_logic_X3pwx4,
      ADR4 => cortexm0_u_logic_Jsc3z4_26232,
      ADR1 => cortexm0_u_logic_M5tvx4,
      O => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o4_27833
    );
  cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y103",
      INIT => X"F111F111F000F100"
    )
    port map (
      ADR4 => cortexm0_u_logic_Uqi2z4_25587,
      ADR0 => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4488_o,
      ADR1 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4493_o,
      ADR2 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o4_27698,
      ADR5 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o6_27695,
      ADR3 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o2_27699,
      O => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o7_29163
    );
  cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y103",
      INIT => X"4F00FF00FF00FF00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Jca3z4_27057,
      ADR4 => cortexm0_u_logic_Wai2z4_25774,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_H6tvx4,
      ADR1 => cortexm0_u_logic_Lstwx42_25773,
      ADR3 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o7_29163,
      O => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o
    );
  cortexm0_u_logic_Z4qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y103",
      INIT => X"FFFFFFFFDFFFCFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Bpzvx4,
      ADR0 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR3 => cortexm0_u_logic_Bsawx4_Isawx4_AND_2023_o31,
      ADR4 => cortexm0_u_logic_Pri3z4_8_0,
      ADR2 => cortexm0_u_logic_O4nwx4_V4nwx4_AND_3219_o3_27437,
      ADR5 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_Z4qvx4
    );
  cortexm0_u_logic_X553z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_X553z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_X553z4_IN,
      O => cortexm0_u_logic_X553z4_27757,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o : X_LUT6
    generic map(
      LOC => "SLICE_X14Y103",
      INIT => X"FF00FC0CFF00FA0A"
    )
    port map (
      ADR3 => N801,
      ADR0 => N799_0,
      ADR1 => N800_0,
      ADR2 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o71,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o101,
      ADR5 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o,
      O => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293
    );
  cortexm0_u_logic_Gzvvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y89",
      INIT => X"050000001500AA00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Gzvvx41_27076
    );
  cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2233_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y88",
      INIT => X"0000000008000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Pdi2z4_26172,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_C3z2z4_26486,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2233_o
    );
  cortexm0_u_logic_B3mvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y88",
      INIT => X"FFFFF0F8F0F8F0F8"
    )
    port map (
      ADR2 => cortexm0_u_logic_B3mvx42_28768,
      ADR5 => cortexm0_u_logic_Dvy2z4_25981,
      ADR4 => cortexm0_u_logic_Ltswx4_Qsewx4_AND_3837_o,
      ADR3 => cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_911_o,
      ADR1 => cortexm0_u_logic_Jky2z4_26576,
      ADR0 => cortexm0_u_logic_Ukpvx4,
      O => cortexm0_u_logic_B3mvx43_29167
    );
  cortexm0_u_logic_C3z2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y88",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_C3z2z4_CLK,
      I => cortexm0_u_logic_B3mvx4,
      O => cortexm0_u_logic_C3z2z4_26486,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_B3mvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y88",
      INIT => X"FFFFFFFFFFAFF000"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_U6wvx4,
      ADR0 => cortexm0_u_logic_B3mvx44_27801,
      ADR4 => cortexm0_u_logic_C3z2z4_26486,
      ADR5 => cortexm0_u_logic_U6wvx4_Zqwvx4_AND_861_o,
      ADR3 => cortexm0_u_logic_B3mvx43_29167,
      O => cortexm0_u_logic_B3mvx4
    );
  cortexm0_u_logic_Oszvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y103",
      INIT => X"FBFBFFFFFBFFFFFF"
    )
    port map (
      ADR0 => N351,
      ADR5 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277,
      ADR4 => N649,
      ADR1 => N26,
      ADR3 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o,
      ADR2 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_Oszvx4_28595
    );
  cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y103",
      INIT => X"AAAAAA00AAAAA000"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Wfuwx4,
      ADR3 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o5_27170,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR0 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o1_27166,
      ADR5 => cortexm0_u_logic_E4pwx4_L4pwx4_OR_824_o_28483,
      O => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o
    );
  cortexm0_u_logic_Mcz2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mcz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mcz2z4_IN,
      O => cortexm0_u_logic_Mcz2z4_27756,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_E4pwx4_L4pwx4_OR_824_o : X_LUT6
    generic map(
      LOC => "SLICE_X15Y103",
      INIT => X"FFFFEFEAFFFFEFEA"
    )
    port map (
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_U7w2z4_25582,
      ADR4 => cortexm0_u_logic_Ywi2z4_25581,
      ADR1 => cortexm0_u_logic_S4pwx4,
      ADR3 => N355,
      ADR2 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_E4pwx4_L4pwx4_OR_824_o_28483
    );
  cortexm0_u_logic_E913z4_cortexm0_u_logic_E913z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Dp7wx4_pack_4,
      O => cortexm0_u_logic_Dp7wx4
    );
  cortexm0_u_logic_Mmux_Z78wx4116 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y102",
      INIT => X"FF0C0E0CFF0F0F0F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Dp7wx4,
      ADR2 => cortexm0_u_logic_Oldwx4,
      ADR0 => cortexm0_u_logic_Yp7wx4,
      ADR4 => cortexm0_u_logic_Mq7wx4,
      ADR1 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4308_o,
      ADR5 => cortexm0_u_logic_Bpdwx4,
      O => cortexm0_u_logic_Mmux_Z78wx4116_27456
    );
  cortexm0_u_logic_Fc7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y102",
      INIT => X"FFFFFFFFCF7FFF7F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Dp7wx4,
      ADR3 => cortexm0_u_logic_Pkwwx4,
      ADR1 => cortexm0_u_logic_Vy7wx4,
      ADR5 => cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4312_o,
      ADR0 => cortexm0_u_logic_Fq7wx4,
      ADR4 => cortexm0_u_logic_Tq7wx4,
      O => cortexm0_u_logic_Fc7wx41_28805
    );
  cortexm0_u_logic_Mmux_O8qwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y102",
      INIT => X"80FF550000FF5500"
    )
    port map (
      ADR3 => cortexm0_u_logic_Dp7wx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_M6ywx4,
      ADR4 => cortexm0_u_logic_D5ywx4,
      ADR2 => cortexm0_u_logic_Dw7wx4,
      ADR0 => cortexm0_u_logic_Oldwx4,
      O => cortexm0_u_logic_O8qwx4
    );
  cortexm0_u_logic_E913z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_E913z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_E913z4_IN,
      O => cortexm0_u_logic_E913z4_27513,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Lyhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y102",
      INIT => X"0000001000000010"
    )
    port map (
      ADR1 => cortexm0_u_logic_Y6t2z4_26846,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => '1',
      O => cortexm0_u_logic_Lyhvx41_27181
    );
  cortexm0_u_logic_Dp7wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y102",
      INIT => X"F5F5F0F0"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      O => cortexm0_u_logic_Dp7wx4_pack_4
    );
  cortexm0_u_logic_Fvhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y90",
      INIT => X"0050555500501151"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bqcwx4,
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Msyvx4,
      ADR5 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Qmkwx4,
      ADR3 => cortexm0_u_logic_S87wx4,
      O => cortexm0_u_logic_Fvhvx41_26806
    );
  cortexm0_u_logic_Knz2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y90",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Knz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Knz2z4_IN,
      O => cortexm0_u_logic_Knz2z4_28077,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Psv2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Psv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Psv2z4_IN,
      O => cortexm0_u_logic_Psv2z4_28406,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Q1ywx42 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y94",
      INIT => X"440344CF770377CF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Vu93z4_28410,
      ADR0 => cortexm0_u_logic_Mhn2z4_28407,
      ADR5 => cortexm0_u_logic_Yfn2z4_28411,
      ADR4 => cortexm0_u_logic_Psv2z4_28406,
      ADR1 => cortexm0_u_logic_Yaz2z4_2_26093,
      ADR3 => cortexm0_u_logic_Svk2z4_2_26095,
      O => cortexm0_u_logic_Q1ywx42_28822
    );
  cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y94",
      INIT => X"FF0F5F0FCF0F4F0F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Q8ywx4,
      ADR1 => cortexm0_u_logic_Zhyvx43_27546,
      ADR0 => cortexm0_u_logic_Qz33z4_27549,
      ADR4 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1198_o,
      ADR5 => cortexm0_u_logic_Zhyvx42_27550,
      ADR2 => cortexm0_u_logic_Xd8wx4,
      O => N437
    );
  cortexm0_u_logic_Yg13z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yg13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yg13z4_IN,
      O => cortexm0_u_logic_Yg13z4_28081,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Tj0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y97",
      INIT => X"FAFAFA00FAFAFA00"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_E4wwx4_L4wwx4_AND_4239_o_26267,
      ADR2 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4178_o,
      ADR0 => cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4182_o_26266,
      ADR3 => cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4263_o,
      O => N10
    );
  cortexm0_u_logic_E4wwx4_L4wwx4_AND_4239_o : X_LUT6
    generic map(
      LOC => "SLICE_X15Y97",
      INIT => X"0000DDD0DDD0DDD0"
    )
    port map (
      ADR5 => cortexm0_u_logic_B7owx4,
      ADR0 => cortexm0_u_logic_L5owx4,
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR2 => N106,
      ADR1 => cortexm0_u_logic_X7ewx4,
      ADR4 => ahbmi_hrdata_4_IBUF_0,
      O => cortexm0_u_logic_E4wwx4_L4wwx4_AND_4239_o_26267
    );
  cortexm0_u_logic_X7ewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y97",
      INIT => X"55551D1DFF003F0C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Dp7wx4,
      ADR5 => cortexm0_u_logic_D5ywx4,
      ADR2 => cortexm0_u_logic_U2ewx4,
      ADR3 => cortexm0_u_logic_Jiowx41,
      ADR0 => cortexm0_u_logic_Jiowx42,
      O => cortexm0_u_logic_X7ewx41_29168
    );
  cortexm0_u_logic_X7ewx42 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y97",
      INIT => X"7F0F7000FF8FF080"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_U2ewx4,
      ADR3 => cortexm0_u_logic_D7wwx4_K7wwx4_AND_4250_o,
      ADR2 => cortexm0_u_logic_Oldwx4,
      ADR4 => cortexm0_u_logic_X7ewx41_29168,
      ADR1 => cortexm0_u_logic_Xuxwx4,
      O => cortexm0_u_logic_X7ewx4
    );
  cortexm0_u_logic_Hq23z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hq23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hq23z4_IN,
      O => cortexm0_u_logic_Hq23z4_27548,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ejm2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y96",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ejm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ejm2z4_IN,
      O => cortexm0_u_logic_Ejm2z4_25902,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mhn2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y96",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mhn2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mhn2z4_IN,
      O => cortexm0_u_logic_Mhn2z4_28407,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Bywwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y100",
      INIT => X"1D1D00331D1DCCFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Grl2z4_27150,
      ADR5 => cortexm0_u_logic_Po73z4_27151,
      ADR2 => cortexm0_u_logic_Gf63z4_27152,
      ADR0 => cortexm0_u_logic_Spl2z4_27153,
      ADR1 => cortexm0_u_logic_Fgm2z4_2_25727,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1267
    );
  cortexm0_u_logic_Eyr2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Eyr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Eyr2z4_IN,
      O => cortexm0_u_logic_Eyr2z4_27514,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Q3iwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y100",
      INIT => X"EC030000CCF30000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Rngwx4,
      ADR3 => cortexm0_u_logic_Qem2z4_25973,
      ADR2 => cortexm0_u_logic_Hyy2z4_25974,
      ADR5 => cortexm0_u_logic_U2x2z4_25977,
      ADR0 => cortexm0_u_logic_Pty2z4_26586,
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      O => cortexm0_u_logic_Q3iwx4
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o15 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y93",
      INIT => X"F0F0B0B0C0C08080"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_H9i2z4_25943,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o15_28660
    );
  cortexm0_u_logic_X563z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_X563z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_X563z4_IN,
      O => cortexm0_u_logic_X563z4_28544,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_G5qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y93",
      INIT => X"FFFFFFFF3BFFFFFF"
    )
    port map (
      ADR1 => N437,
      ADR0 => cortexm0_u_logic_Pri3z4_1_0,
      ADR2 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR3 => cortexm0_u_logic_Exawx4_Lxawx4_AND_2036_o_26405,
      ADR4 => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o3_26992,
      ADR5 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_G5qvx4
    );
  cortexm0_u_logic_Aea3z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y95",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Aea3z4_CLK,
      I => HWDATA(0),
      O => cortexm0_u_logic_Aea3z4_27363,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_hwdata_o_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y95",
      INIT => X"3377F3F700000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Y9t2z4_26059,
      ADR1 => cortexm0_u_logic_Q8ywx4,
      ADR2 => cortexm0_u_logic_Qz33z4_27549,
      ADR4 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1198_o,
      ADR0 => cortexm0_u_logic_Zhyvx42_27550,
      ADR3 => cortexm0_u_logic_Zhyvx43_27546,
      O => HWDATA(0)
    );
  cortexm0_u_logic_Cbvwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y98",
      INIT => X"4CCCFFFFCCCCFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR2 => cortexm0_u_logic_Y5ywx4,
      ADR0 => cortexm0_u_logic_Dw7wx4,
      ADR3 => cortexm0_u_logic_M6ywx4,
      ADR5 => cortexm0_u_logic_Tzxwx4,
      ADR4 => cortexm0_u_logic_Yp7wx4,
      O => cortexm0_u_logic_Cbvwx4
    );
  cortexm0_u_logic_Yp7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y98",
      INIT => X"00000000CC44CC44"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Ok7wx4,
      ADR5 => cortexm0_u_logic_Pkwwx4,
      ADR1 => cortexm0_u_logic_Vy7wx4,
      O => cortexm0_u_logic_Yp7wx4
    );
  cortexm0_u_logic_Mmux_Pkwwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y98",
      INIT => X"8F8F0F0F7070F0F0"
    )
    port map (
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Tzxwx4,
      ADR4 => cortexm0_u_logic_M6ywx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_Wxxwx4,
      O => cortexm0_u_logic_Pkwwx4
    );
  cortexm0_u_logic_Psu2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Psu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Psu2z4_IN,
      O => cortexm0_u_logic_Psu2z4_27156,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3240_o : X_LUT6
    generic map(
      LOC => "SLICE_X15Y98",
      INIT => X"FCFCFCFCFC30FCB8"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => N1477,
      ADR1 => cortexm0_u_logic_R9nwx4,
      ADR4 => cortexm0_u_logic_Ok7wx4,
      ADR5 => cortexm0_u_logic_Vy7wx4,
      ADR3 => cortexm0_u_logic_Pkwwx4,
      O => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3240_o_25610
    );
  cortexm0_u_logic_G493z4_cortexm0_u_logic_G493z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ik4wx47_12110,
      O => cortexm0_u_logic_Ik4wx47_0
    );
  cortexm0_u_logic_Tkzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y99",
      INIT => X"2A0022003F003300"
    )
    port map (
      ADR4 => cortexm0_u_logic_Jucwx4,
      ADR2 => N166,
      ADR1 => cortexm0_u_logic_Pdi2z4_26172,
      ADR3 => cortexm0_u_logic_Muawx4,
      ADR0 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_I0d2z4_0,
      O => cortexm0_u_logic_Tkzvx4
    );
  cortexm0_u_logic_G493z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_G493z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_G493z4_IN,
      O => cortexm0_u_logic_G493z4_27318,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_F57wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y99",
      INIT => X"FFFFAAAAFFFFAAAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_F57wx4
    );
  cortexm0_u_logic_Jf6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y99",
      INIT => X"FFFFFFAAFFFFFFAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => '1',
      O => cortexm0_u_logic_Jf6wx4
    );
  cortexm0_u_logic_Ik4wx47 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y99",
      INIT => X"FFFFFFFA"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      O => cortexm0_u_logic_Ik4wx47_12110
    );
  cortexm0_u_logic_Fuawx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y99",
      INIT => X"F005FCCD0005CCCD"
    )
    port map (
      ADR1 => cortexm0_u_logic_L8t2z4_25926,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_F57wx4,
      ADR5 => cortexm0_u_logic_Pcyvx4,
      ADR4 => cortexm0_u_logic_Jf6wx4,
      O => N166
    );
  cortexm0_u_logic_Mmux_Oldwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y101",
      INIT => X"F3330CCCF3330CCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Tzxwx4,
      ADR3 => cortexm0_u_logic_M6ywx4,
      ADR2 => cortexm0_u_logic_Y5ywx4,
      O => cortexm0_u_logic_Oldwx4
    );
  cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y101",
      INIT => X"3323FFAF13035F0F"
    )
    port map (
      ADR1 => cortexm0_u_logic_T8f3z4_27910,
      ADR2 => cortexm0_u_logic_L5owx4,
      ADR4 => cortexm0_u_logic_M9owx4,
      ADR3 => cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4225_o,
      ADR5 => cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4289_o,
      ADR0 => cortexm0_u_logic_Oldwx4,
      O => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o2_28649
    );
  cortexm0_u_logic_Asr2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Asr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Asr2z4_IN,
      O => cortexm0_u_logic_Asr2z4_27606,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4225_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y101",
      INIT => X"AAF0AAF0CCFFCC00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ey9wx4,
      ADR1 => cortexm0_u_logic_Hmqwx4,
      ADR0 => cortexm0_u_logic_H2wwx4,
      ADR2 => cortexm0_u_logic_Zkuwx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4225_o
    );
  cortexm0_u_logic_Mmux_Z78wx415 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y101",
      INIT => X"5555FFFF5555FFFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Jvwwx4_Qvwwx4_AND_4340_o,
      ADR4 => cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4225_o,
      O => cortexm0_u_logic_Mmux_Z78wx416_27768
    );
  cortexm0_u_logic_Ruhvx422 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y92"
    )
    port map (
      IA => N1625,
      IB => N1626,
      O => cortexm0_u_logic_Ruhvx4,
      SEL => cortexm0_u_logic_Nsk2z4_25835
    );
  cortexm0_u_logic_Ruhvx422_F : X_LUT6
    generic map(
      LOC => "SLICE_X16Y92",
      INIT => X"0000AAAB0000AAAA"
    )
    port map (
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_Y6t2z4_26846,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_Ju5wx4,
      ADR0 => cortexm0_u_logic_Ruhvx419_29173,
      O => N1625
    );
  cortexm0_u_logic_Nsk2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y92",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nsk2z4_CLK,
      I => cortexm0_u_logic_Ruhvx4,
      O => cortexm0_u_logic_Nsk2z4_25835,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Ruhvx422_G : X_LUT6
    generic map(
      LOC => "SLICE_X16Y92",
      INIT => X"FF10FF10FF10FFD0"
    )
    port map (
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_A4t2z4_26089,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Ruhvx419_29173,
      O => N1626
    );
  cortexm0_u_logic_Ruhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y92",
      INIT => X"FFFFFFFFFFFFFFEE"
    )
    port map (
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Ruhvx414_28365,
      ADR3 => cortexm0_u_logic_Ruhvx416_28366,
      ADR1 => cortexm0_u_logic_Ruhvx418_26743,
      ADR4 => cortexm0_u_logic_Ruhvx411_28367,
      ADR0 => cortexm0_u_logic_Ruhvx48_27324,
      O => cortexm0_u_logic_Ruhvx419_29173
    );
  cortexm0_u_logic_Ul9wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y92",
      INIT => X"FFFFDDFFFFFFDDFF"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Ark2z4_25833,
      O => N1002
    );
  cortexm0_u_logic_V1l2z4_cortexm0_u_logic_V1l2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C68wx4_Z6gvx4_AND_1776_o_pack_6,
      O => cortexm0_u_logic_C68wx4_Z6gvx4_AND_1776_o
    );
  cortexm0_u_logic_V1l2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y109",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_V1l2z4_CLK,
      I => cortexm0_u_logic_O3ivx4_12344,
      O => cortexm0_u_logic_V1l2z4_26514,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_O3ivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y109",
      INIT => X"FFFF0FCFF0FC00CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => N138,
      ADR2 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_V1l2z4_26514,
      ADR1 => cortexm0_u_logic_H3wvx4_25594,
      ADR3 => cortexm0_u_logic_O362z4_K772z4_AND_6038_o,
      O => cortexm0_u_logic_O3ivx4_12344
    );
  cortexm0_u_logic_H3wvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y109",
      INIT => X"CCCCFFFFCCCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => '1',
      O => N256
    );
  cortexm0_u_logic_C68wx4_Z6gvx4_AND_1776_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y109",
      INIT => X"5FDF0000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      O => cortexm0_u_logic_C68wx4_Z6gvx4_AND_1776_o_pack_6
    );
  cortexm0_u_logic_H3wvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y109",
      INIT => X"2202AA8A2222AAAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Df3wx4,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_U2x2z4_25977,
      ADR5 => cortexm0_u_logic_Hh3wx4,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => N256,
      O => cortexm0_u_logic_H3wvx4_25594
    );
  cortexm0_u_logic_P37wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y109",
      INIT => X"3F003F003F3F3F15"
    )
    port map (
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_C68wx4_Z6gvx4_AND_1776_o,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_P37wx41_28121
    );
  cortexm0_u_logic_Rvu2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rvu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rvu2z4_IN,
      O => cortexm0_u_logic_Rvu2z4_25901,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_E78wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y91",
      INIT => X"FF00FFFFFF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Ffj2z4_1_26554,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      O => cortexm0_u_logic_E78wx4
    );
  cortexm0_u_logic_Z853z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z853z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Z853z4_IN,
      O => cortexm0_u_logic_Z853z4_28078,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Vwhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y91",
      INIT => X"002200000F2F0F0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_L8t2z4_25926,
      ADR5 => cortexm0_u_logic_H9i2z4_25943,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_SF11715,
      ADR0 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o2_28138,
      ADR4 => cortexm0_u_logic_E78wx4,
      O => cortexm0_u_logic_Vwhvx49_28746
    );
  cortexm0_u_logic_Uenwx4_V7rwx4_AND_3648_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y104",
      INIT => X"1155BBFFB1FFBBFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_R9nwx4,
      ADR4 => cortexm0_u_logic_Yp7wx4,
      O => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3648_o
    );
  cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o413 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y104",
      INIT => X"F3F2FFFAF3F2FFFA"
    )
    port map (
      ADR5 => '1',
      ADR2 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR3 => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o411_28702,
      ADR0 => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o412_28703,
      ADR1 => cortexm0_u_logic_D3uvx4,
      ADR4 => cortexm0_u_logic_X9n2z4_25588,
      O => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o41
    );
  cortexm0_u_logic_E9zvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y104",
      INIT => X"FFFFCCCCF0F0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o,
      ADR1 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3648_o,
      ADR4 => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o,
      ADR5 => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o_25813,
      O => N36
    );
  cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o : X_LUT6
    generic map(
      LOC => "SLICE_X15Y104",
      INIT => X"0000CCC4000044C4"
    )
    port map (
      ADR1 => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o41,
      ADR4 => N146,
      ADR2 => cortexm0_u_logic_Bcqwx4_Icqwx4_AND_3544_o,
      ADR3 => cortexm0_u_logic_Oldwx4,
      ADR5 => cortexm0_u_logic_Asdwx4,
      ADR0 => cortexm0_u_logic_L5owx4,
      O => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o_25813
    );
  cortexm0_u_logic_Ojnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y107",
      INIT => X"CCCC55F5CCCC55FF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Z7i2z4_26989,
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR0 => N405_0,
      ADR4 => cortexm0_u_logic_C4pvx4,
      ADR5 => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o3_26992,
      ADR2 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o1,
      O => cortexm0_u_logic_Ojnvx41_29170
    );
  cortexm0_u_logic_Z7i2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y107",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z7i2z4_CLK,
      I => cortexm0_u_logic_Ojnvx4,
      O => cortexm0_u_logic_Z7i2z4_26989,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ojnvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y107",
      INIT => X"FFFF0000FFFF0001"
    )
    port map (
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Mtqvx4,
      ADR5 => cortexm0_u_logic_O3pvx4,
      ADR4 => cortexm0_u_logic_Ojnvx41_29170,
      O => cortexm0_u_logic_Ojnvx4
    );
  cortexm0_u_logic_P2uvx4_cortexm0_u_logic_P2uvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_D3uvx4_pack_3,
      O => cortexm0_u_logic_D3uvx4
    );
  cortexm0_u_logic_P2uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y110",
      INIT => X"0002000000020000"
    )
    port map (
      ADR4 => cortexm0_u_logic_J6i2z4_25617,
      ADR2 => cortexm0_u_logic_Lz93z4_25850,
      ADR0 => cortexm0_u_logic_Kop2z4_25852,
      ADR1 => cortexm0_u_logic_Mjl2z4_25848,
      ADR3 => cortexm0_u_logic_Ffs2z4_25849,
      ADR5 => '1',
      O => cortexm0_u_logic_P2uvx4
    );
  cortexm0_u_logic_D3uvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y110",
      INIT => X"00002000"
    )
    port map (
      ADR4 => cortexm0_u_logic_J6i2z4_25617,
      ADR2 => cortexm0_u_logic_Lz93z4_25850,
      ADR0 => cortexm0_u_logic_Kop2z4_25852,
      ADR1 => cortexm0_u_logic_Mjl2z4_25848,
      ADR3 => cortexm0_u_logic_Ffs2z4_25849,
      O => cortexm0_u_logic_D3uvx4_pack_3
    );
  cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y110",
      INIT => X"1050105030F030F0"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_B1a3z4_25589,
      ADR3 => cortexm0_u_logic_P2uvx4,
      ADR2 => cortexm0_u_logic_X3pwx4,
      ADR0 => cortexm0_u_logic_Aqp2z4_27216,
      ADR5 => cortexm0_u_logic_D3uvx4,
      O => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o3_25804
    );
  cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y110",
      INIT => X"101130335055F0FF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Wfuwx4,
      ADR3 => cortexm0_u_logic_Ywi2z4_25581,
      ADR0 => cortexm0_u_logic_Qrp2z4_27217,
      ADR4 => cortexm0_u_logic_D3uvx4,
      ADR5 => cortexm0_u_logic_P2a3z4_25586,
      ADR1 => cortexm0_u_logic_P2uvx4,
      O => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o2_27812
    );
  cortexm0_u_logic_Ppsvx4311_cortexm0_u_logic_Ppsvx4311_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o1_12394,
      O => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o1_0
    );
  cortexm0_u_logic_Ppsvx43111 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y88",
      INIT => X"FFEFFFEFFFEFFFEF"
    )
    port map (
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => '1',
      O => cortexm0_u_logic_Ppsvx4311
    );
  cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y88",
      INIT => X"A000A088"
    )
    port map (
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o1_12394
    );
  cortexm0_u_logic_Gmm2z4_cortexm0_u_logic_Gmm2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fwj2z4_12439,
      O => cortexm0_u_logic_Fwj2z4_0
    );
  cortexm0_u_logic_Gmm2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y90",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gmm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gmm2z4_IN,
      O => cortexm0_u_logic_Gmm2z4_25903,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qppvx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X16Y90",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Qppvx4,
      O => cortexm0_u_logic_Qppvx4_rt_12434
    );
  cortexm0_u_logic_Fwj2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y90",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fwj2z4_CLK,
      I => cortexm0_u_logic_Qppvx4_rt_12434,
      O => cortexm0_u_logic_Fwj2z4_12439,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_C5ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y111",
      INIT => X"0000000000000800"
    )
    port map (
      ADR0 => cortexm0_u_logic_K3l2z4_25851,
      ADR1 => cortexm0_u_logic_J6i2z4_25617,
      ADR4 => cortexm0_u_logic_Kop2z4_25852,
      ADR3 => cortexm0_u_logic_Mjl2z4_25848,
      ADR2 => cortexm0_u_logic_Lz93z4_25850,
      ADR5 => cortexm0_u_logic_Ffs2z4_25849,
      O => cortexm0_u_logic_C5ovx4
    );
  cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3240_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y89",
      INIT => X"3333FFFF3313FF5F"
    )
    port map (
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_C3w2z4_25623,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Wxp2z4_25622,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      O => N1477
    );
  cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y89",
      INIT => X"FEFFFEFFFEFF3233"
    )
    port map (
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Wxp2z4_25622,
      ADR3 => cortexm0_u_logic_C3w2z4_25623,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      O => N98
    );
  cortexm0_u_logic_Tanwx4_Abnwx4_AND_3232_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y89",
      INIT => X"F0A0F000F0B1F333"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_Wxp2z4_25622,
      ADR1 => cortexm0_u_logic_C3w2z4_25623,
      O => N116
    );
  cortexm0_u_logic_C3w2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y89",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_U5qvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_C3w2z4_CLK,
      I => cortexm0_u_logic_N5qvx4,
      O => cortexm0_u_logic_C3w2z4_25623,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_N5qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y89",
      INIT => X"AAAA0000FFAAFF00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Toc2z4_Apc2z4_AND_6760_o,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_Pri3z4_1_0,
      ADR4 => cortexm0_u_logic_K1wvx4,
      O => cortexm0_u_logic_N5qvx4
    );
  cortexm0_u_logic_Tkdwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y105",
      INIT => X"F3F3EE22C0C0EE22"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pybwx4,
      ADR5 => cortexm0_u_logic_Lr9wx4,
      ADR3 => cortexm0_u_logic_Bywwx4,
      ADR2 => cortexm0_u_logic_Svqwx4,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR1 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Tkdwx4
    );
  cortexm0_u_logic_Ba0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y105",
      INIT => X"FFFFAAAA00FF00AA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_W6iwx4,
      ADR0 => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o_25813,
      ADR4 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4178_o,
      ADR5 => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o,
      O => N16
    );
  cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y105",
      INIT => X"DDDD0000F5F50000"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o6_27788,
      ADR5 => cortexm0_u_logic_Oldwx4,
      ADR1 => cortexm0_u_logic_Tkdwx4,
      ADR0 => cortexm0_u_logic_L5owx4,
      ADR2 => cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3560_o,
      O => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o
    );
  cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o6_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y106",
      INIT => X"FFCCFFCCDFCCCFCC"
    )
    port map (
      ADR3 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o1_27166,
      ADR2 => cortexm0_u_logic_Wai2z4_25774,
      ADR5 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o5_27170,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Lstwx42_25773,
      ADR1 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4236_o,
      O => N867
    );
  cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y106",
      INIT => X"FFFFFFFFFF008800"
    )
    port map (
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o1_27166,
      ADR1 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o5_27170,
      ADR0 => cortexm0_u_logic_Wfuwx4,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR5 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4236_o,
      O => N866
    );
  cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4236_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y106",
      INIT => X"CCCCC8CCFFFFFBFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_R9nwx4,
      ADR0 => cortexm0_u_logic_Vy7wx4,
      ADR4 => cortexm0_u_logic_Pkwwx4,
      ADR3 => cortexm0_u_logic_Dp7wx4,
      ADR2 => cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4312_o,
      ADR5 => cortexm0_u_logic_X77wx4,
      O => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4236_o
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y108",
      INIT => X"CCEFCCFFCC40CC00"
    )
    port map (
      ADR2 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o,
      ADR4 => cortexm0_u_logic_Qjuwx4,
      ADR1 => N882,
      ADR5 => N881,
      ADR3 => cortexm0_u_logic_Tuvwx4,
      ADR0 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o71
    );
  cortexm0_u_logic_Tuvwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y108",
      INIT => X"0002000003030000"
    )
    port map (
      ADR2 => cortexm0_u_logic_E5owx43_0,
      ADR4 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4563_o,
      ADR1 => cortexm0_u_logic_Hzj2z4_26128,
      ADR0 => cortexm0_u_logic_Hzywx4,
      ADR3 => cortexm0_u_logic_Ozywx4,
      ADR5 => cortexm0_u_logic_E5owx42_26108,
      O => cortexm0_u_logic_Tuvwx4
    );
  cortexm0_u_logic_J2yvx4_Q2yvx4_AND_959_o3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y94",
      INIT => X"FFFF0000FFFF0800"
    )
    port map (
      ADR5 => cortexm0_u_logic_U2x2z4_25977,
      ADR0 => cortexm0_u_logic_Swy2z4_25978,
      ADR2 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      ADR3 => cortexm0_u_logic_Xhxvx4,
      ADR4 => cortexm0_u_logic_Ohwvx4,
      O => N1489
    );
  cortexm0_u_logic_Aeg2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y94",
      INIT => X"F7B3D591E6A2C480"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fzl2z4_26001,
      ADR0 => cortexm0_u_logic_Qzq2z4_25915,
      ADR3 => cortexm0_u_logic_Hmqwx4,
      ADR2 => cortexm0_u_logic_Zkuwx4,
      ADR4 => cortexm0_u_logic_Ey9wx4,
      ADR5 => cortexm0_u_logic_Nrvwx4,
      O => cortexm0_u_logic_Aeg2z4
    );
  cortexm0_u_logic_Fzl2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rfpvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fzl2z4_CLK,
      I => cortexm0_u_logic_Fmqvx4,
      O => cortexm0_u_logic_Fzl2z4_26001,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Fmqvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y94",
      INIT => X"CCFFDEFFCCCCDEDE"
    )
    port map (
      ADR4 => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o,
      ADR2 => cortexm0_u_logic_Qzq2z4_25915,
      ADR1 => cortexm0_u_logic_Fmqvx43_26709,
      ADR0 => cortexm0_u_logic_Fzl2z4_26001,
      ADR5 => cortexm0_u_logic_Rxl2z4_26959,
      ADR3 => cortexm0_u_logic_J2yvx4_Q2yvx4_AND_959_o,
      O => cortexm0_u_logic_Fmqvx4
    );
  cortexm0_u_logic_J2yvx4_Q2yvx4_AND_959_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y94",
      INIT => X"8A008A8ACF00CFCF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Oohwx4,
      ADR2 => cortexm0_u_logic_C2yvx4,
      ADR0 => cortexm0_u_logic_N4yvx4,
      ADR5 => cortexm0_u_logic_Rngwx4,
      ADR3 => cortexm0_u_logic_J2yvx4_Q2yvx4_AND_959_o1_28075,
      ADR4 => N1489,
      O => cortexm0_u_logic_J2yvx4_Q2yvx4_AND_959_o
    );
  cortexm0_u_logic_Qi62z4_Xi62z4_AND_5938_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y98",
      INIT => X"CFCF030303CF03CF"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_U593z4_26873,
      ADR3 => cortexm0_u_logic_I793z4_26874,
      ADR4 => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5938_o5_26868,
      ADR1 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5938_o
    );
  cortexm0_u_logic_Qi62z4_Xi62z4_AND_5938_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y98",
      INIT => X"020000000A000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Cll2z4_26869,
      ADR3 => N1288,
      ADR4 => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5938_o2_26866,
      ADR5 => cortexm0_u_logic_Bf9wx4,
      ADR0 => cortexm0_u_logic_Bywwx4,
      ADR2 => N818,
      O => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5938_o5_26868
    );
  cortexm0_u_logic_Bywwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y98",
      INIT => X"05F5303005F53F3F"
    )
    port map (
      ADR5 => cortexm0_u_logic_Psu2z4_27156,
      ADR1 => cortexm0_u_logic_Gjt2z4_27157,
      ADR3 => cortexm0_u_logic_Eol2z4_27158,
      ADR0 => cortexm0_u_logic_Qml2z4_27159,
      ADR2 => cortexm0_u_logic_Fgm2z4_1_25733,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1268
    );
  cortexm0_u_logic_Gjt2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gjt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gjt2z4_IN,
      O => cortexm0_u_logic_Gjt2z4_27157,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Bywwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y98",
      INIT => X"FFEEFF22FFEEFF22"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Rni2z4_25661,
      ADR1 => cortexm0_u_logic_Wzy2z4_25662,
      ADR0 => N1267,
      ADR4 => N1268,
      O => cortexm0_u_logic_Bywwx4
    );
  cortexm0_u_logic_U72wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y101",
      INIT => X"FFFF0F0F55550505"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o,
      ADR2 => cortexm0_u_logic_Imnwx4_26140,
      ADR5 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o,
      ADR0 => cortexm0_u_logic_Pmnwx4,
      O => N24
    );
  cortexm0_u_logic_Mmux_Z78wx414 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y101",
      INIT => X"0000FFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Nkvwx4_Ukvwx4_AND_4187_o,
      ADR5 => cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4404_o_27771,
      O => cortexm0_u_logic_Mmux_Z78wx415_27767
    );
  cortexm0_u_logic_P12wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y101",
      INIT => X"8C008C8CAF00AFAF"
    )
    port map (
      ADR5 => cortexm0_u_logic_E913z4_27513,
      ADR4 => cortexm0_u_logic_Asr2z4_27606,
      ADR2 => cortexm0_u_logic_Yg23z4_27512,
      ADR0 => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1196_o,
      ADR3 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1204_o,
      ADR1 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1199_o,
      O => cortexm0_u_logic_P12wx41_29179
    );
  cortexm0_u_logic_Euh3z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Euh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Euh3z4_IN,
      O => cortexm0_u_logic_Euh3z4_28519,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_P12wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y101",
      INIT => X"FAEE000050CC0000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Svk2z4_25556,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      ADR2 => cortexm0_u_logic_P12wx44_28758,
      ADR1 => cortexm0_u_logic_P12wx43_28759,
      ADR5 => cortexm0_u_logic_P12wx47_0,
      ADR4 => cortexm0_u_logic_P12wx41_29179,
      O => cortexm0_u_logic_P12wx4
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o1_cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N800,
      O => N800_0
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y103"
    )
    port map (
      IA => N1359,
      IB => N1360,
      O => N800,
      SEL => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o3_25629
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X16Y103",
      INIT => X"F0A0F0B000000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o1_25621,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_U2ewx4,
      ADR5 => cortexm0_u_logic_Cbvwx4,
      ADR2 => N466,
      O => N1359
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X16Y103",
      INIT => X"AA88AA8800000000"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_U2ewx4,
      ADR5 => cortexm0_u_logic_Cbvwx4,
      ADR0 => N466,
      O => N1360
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y103",
      INIT => X"00000000AAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Wxp2z4_25622,
      ADR0 => cortexm0_u_logic_C3w2z4_25623,
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o1_25621
    );
  cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4182_o : X_LUT6
    generic map(
      LOC => "SLICE_X16Y102",
      INIT => X"00F000AA00FF00FF"
    )
    port map (
      ADR1 => '1',
      ADR3 => N154,
      ADR0 => cortexm0_u_logic_Dfowx4,
      ADR4 => cortexm0_u_logic_Oldwx4,
      ADR2 => cortexm0_u_logic_Nkvwx4_Ukvwx4_AND_4187_o,
      ADR5 => cortexm0_u_logic_L5owx4,
      O => cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4182_o_26266
    );
  cortexm0_u_logic_D7wwx4_K7wwx4_AND_4250_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y102",
      INIT => X"F3F3C0C0EE22EE22"
    )
    port map (
      ADR0 => cortexm0_u_logic_N3ywx4,
      ADR4 => cortexm0_u_logic_Saqwx4,
      ADR2 => cortexm0_u_logic_F8wwx4,
      ADR3 => cortexm0_u_logic_Eruwx4,
      ADR5 => cortexm0_u_logic_Y5ywx4,
      ADR1 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_D7wwx4_K7wwx4_AND_4250_o
    );
  cortexm0_u_logic_Dfowx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y102",
      INIT => X"FA0ACFCFFA0AC0C0"
    )
    port map (
      ADR0 => cortexm0_u_logic_U7uwx4,
      ADR5 => cortexm0_u_logic_Fexwx4,
      ADR1 => cortexm0_u_logic_Feqwx4,
      ADR3 => cortexm0_u_logic_Mnvwx4,
      ADR2 => cortexm0_u_logic_Y5ywx4,
      ADR4 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Dfowx4
    );
  cortexm0_u_logic_Arh3z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Arh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Arh3z4_IN,
      O => cortexm0_u_logic_Arh3z4_28518,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Lt7wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y102",
      INIT => X"EFBA208AAFFAA00A"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Tzxwx4,
      ADR5 => cortexm0_u_logic_M6ywx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR0 => cortexm0_u_logic_D7wwx4_K7wwx4_AND_4250_o,
      ADR4 => cortexm0_u_logic_Dfowx4,
      O => cortexm0_u_logic_Mmux_Lt7wx41
    );
  cortexm0_u_logic_P82wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y99",
      INIT => X"A0A02222F5F57777"
    )
    port map (
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_J7q2z4_26205,
      ADR1 => cortexm0_u_logic_Y8q2z4_26206,
      ADR2 => cortexm0_u_logic_P82wx44_26207,
      ADR0 => cortexm0_u_logic_Duc2z4,
      ADR4 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_P82wx4
    );
  cortexm0_u_logic_P82wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y99",
      INIT => X"0000880000000800"
    )
    port map (
      ADR2 => cortexm0_u_logic_Lph3z4_28718,
      ADR1 => cortexm0_u_logic_P82wx42_28773,
      ADR5 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1346_o,
      ADR0 => cortexm0_u_logic_Ey9wx4,
      ADR4 => N1237,
      ADR3 => cortexm0_u_logic_P82wx41_28772,
      O => cortexm0_u_logic_P82wx44_26207
    );
  cortexm0_u_logic_Ey9wx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y99",
      INIT => X"010B515BA1ABF1FB"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fxv2z4_28378,
      ADR3 => cortexm0_u_logic_Wnu2z4_28743,
      ADR5 => cortexm0_u_logic_Rdq2z4_28724,
      ADR4 => cortexm0_u_logic_Ccq2z4_28379,
      ADR0 => cortexm0_u_logic_Fgm2z4_25658,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1202
    );
  cortexm0_u_logic_Lph3z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lph3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Lph3z4_IN,
      O => cortexm0_u_logic_Lph3z4_28718,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ey9wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y99",
      INIT => X"FFFFF0F0FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Rni2z4_25661,
      ADR5 => cortexm0_u_logic_Wzy2z4_25662,
      ADR3 => N1201,
      ADR2 => N1202,
      O => cortexm0_u_logic_Ey9wx4
    );
  cortexm0_u_logic_Nbx2z4_cortexm0_u_logic_Nbx2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1105_pack_8,
      O => N1105
    );
  cortexm0_u_logic_Zuzvx4_SW2_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y104"
    )
    port map (
      IA => N1417,
      IB => N1418,
      O => N1105_pack_8,
      SEL => N367
    );
  cortexm0_u_logic_Zuzvx4_SW2_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X16Y104",
      INIT => X"757575FF30303030"
    )
    port map (
      ADR2 => cortexm0_u_logic_Roh2z4_5_0,
      ADR3 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3240_o_25610,
      ADR4 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o,
      ADR1 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR5 => N366,
      ADR0 => N26,
      O => N1417
    );
  cortexm0_u_logic_Zuzvx4_SW2_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X16Y104",
      INIT => X"FFF2FFF2FFF2F2F2"
    )
    port map (
      ADR0 => cortexm0_u_logic_Roh2z4_5_0,
      ADR4 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3240_o_25610,
      ADR5 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o,
      ADR1 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR2 => N366,
      ADR3 => N26,
      O => N1418
    );
  cortexm0_u_logic_Zuzvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y104",
      INIT => X"FFAAFFAAF0A0F0A0"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3408_o_25813,
      ADR2 => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3463_o,
      ADR0 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3222_o_26262,
      ADR5 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3232_o_25737,
      O => N26
    );
  cortexm0_u_logic_Nbx2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y104",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nbx2z4_CLK,
      I => cortexm0_u_logic_Glhvx4_12774,
      O => cortexm0_u_logic_Nbx2z4_27014,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Glhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y104",
      INIT => X"FFEEFFEFCCEECCEC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277,
      ADR1 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      ADR5 => N1104,
      ADR0 => N1105,
      ADR4 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o,
      ADR3 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_Glhvx4_12774
    );
  cortexm0_u_logic_O3pvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y105",
      INIT => X"F0C0A080FFCCAA88"
    )
    port map (
      ADR5 => cortexm0_u_logic_W6iwx4,
      ADR3 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      ADR0 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3648_o,
      ADR4 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o,
      ADR1 => cortexm0_u_logic_Jbowx4_Qbowx4_AND_3348_o,
      ADR2 => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o,
      O => cortexm0_u_logic_O3pvx42_28431
    );
  cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o6_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y105",
      INIT => X"B3A0A0A0FFA0A0A0"
    )
    port map (
      ADR1 => cortexm0_u_logic_L5owx4,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR5 => cortexm0_u_logic_U18wx4,
      ADR2 => cortexm0_u_logic_Bspvx461,
      ADR0 => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o,
      ADR3 => cortexm0_u_logic_O3pvx42_28431,
      O => N1127
    );
  cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y105",
      INIT => X"110000003F000000"
    )
    port map (
      ADR5 => ahbmi_hrdata_16_IBUF_0,
      ADR1 => cortexm0_u_logic_H2f3z4_27909,
      ADR2 => cortexm0_u_logic_F9owx4,
      ADR0 => cortexm0_u_logic_B7owx4,
      ADR4 => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o1_28692,
      ADR3 => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o2_28649,
      O => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o3
    );
  cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y105",
      INIT => X"FFFF0505FFFF0100"
    )
    port map (
      ADR0 => cortexm0_u_logic_B7owx4,
      ADR2 => cortexm0_u_logic_F9owx4,
      ADR5 => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o5,
      ADR3 => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o2_28649,
      ADR1 => N972,
      ADR4 => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o3,
      O => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o
    );
  cortexm0_u_logic_Q1ywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y97",
      INIT => X"20252A2F70757A7F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Po83z4_28699,
      ADR5 => cortexm0_u_logic_Gju2z4_28700,
      ADR1 => cortexm0_u_logic_Ajn2z4_28405,
      ADR4 => cortexm0_u_logic_Gf73z4_28409,
      ADR2 => cortexm0_u_logic_Yaz2z4_2_26093,
      ADR0 => cortexm0_u_logic_Svk2z4_2_26095,
      O => cortexm0_u_logic_Q1ywx41_28821
    );
  cortexm0_u_logic_Ajn2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y97",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ajn2z4_CLK,
      I => cortexm0_u_logic_Cr1wx4,
      O => cortexm0_u_logic_Ajn2z4_28405,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Cr1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y97",
      INIT => X"F3F3FFFFFBFBFFFF"
    )
    port map (
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR1 => cortexm0_u_logic_Jr1wx43_26222,
      ADR0 => cortexm0_u_logic_Pri3z4_3_0,
      ADR4 => cortexm0_u_logic_Zluvx43_27877,
      ADR2 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_Cr1wx4
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y106",
      INIT => X"C400F4F044004400"
    )
    port map (
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o5_25650,
      ADR4 => cortexm0_u_logic_Kuc2z422,
      ADR0 => cortexm0_u_logic_E78wx4,
      ADR5 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o,
      ADR3 => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o,
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o6_25649
    );
  cortexm0_u_logic_N4rvx41_SW0_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y106",
      INIT => X"FF33FF35FF00FF00"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o1_25646,
      ADR1 => N685,
      ADR2 => cortexm0_u_logic_U7w2z4_25582,
      ADR4 => cortexm0_u_logic_Ywi2z4_25581,
      ADR0 => N684_0,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o6_25649,
      O => N881
    );
  cortexm0_u_logic_O4nwx4_V4nwx4_AND_3219_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y106",
      INIT => X"FCFCA8A8EC00A800"
    )
    port map (
      ADR3 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3240_o_25610,
      ADR1 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o,
      ADR5 => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o,
      ADR0 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3222_o_26262,
      ADR4 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o,
      ADR2 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3232_o_25737,
      O => cortexm0_u_logic_O4nwx4_V4nwx4_AND_3219_o1_27429
    );
  cortexm0_u_logic_Lk9wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y100",
      INIT => X"FFFFC000C000C000"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_I2t2z4_26252,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Lk9wx41_26253,
      ADR4 => cortexm0_u_logic_H1cwx4,
      O => cortexm0_u_logic_Lk9wx42_26122
    );
  cortexm0_u_logic_Wnu2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wnu2z4_CLK,
      I => cortexm0_u_logic_Q52wx4_28588,
      O => cortexm0_u_logic_Wnu2z4_28743,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Q52wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y100",
      INIT => X"FDFCFDFCFDFCFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pri3z4_16_0,
      ADR0 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR1 => N645,
      ADR5 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o,
      ADR4 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_25796,
      ADR2 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o_26247,
      O => cortexm0_u_logic_Q52wx4_28588
    );
  cortexm0_u_logic_Q52wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y100",
      INIT => X"FFFF484DFFFF5D5D"
    )
    port map (
      ADR0 => cortexm0_u_logic_P82wx4,
      ADR2 => cortexm0_u_logic_Ns9wx4_B19wx4_XOR_66_o,
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR3 => cortexm0_u_logic_Muawx4,
      ADR5 => cortexm0_u_logic_Fuawx4_26410,
      ADR4 => cortexm0_u_logic_Bpzvx4,
      O => N337
    );
  cortexm0_u_logic_U72wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y100",
      INIT => X"FFFF2F2FFFFF2FFF"
    )
    port map (
      ADR2 => N24,
      ADR5 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o,
      ADR3 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o,
      ADR0 => cortexm0_u_logic_Xd8wx4,
      ADR1 => cortexm0_u_logic_Z62wx4,
      ADR4 => N337,
      O => N645
    );
  cortexm0_u_logic_Gju2z4_cortexm0_u_logic_Gju2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_pack_3,
      O => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_25796
    );
  cortexm0_u_logic_Ll1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y96",
      INIT => X"EE00A000EEEEE0E0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3969_o_26139,
      ADR5 => cortexm0_u_logic_Pmnwx4,
      ADR1 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o,
      ADR3 => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3950_o,
      ADR4 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o,
      ADR2 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_25796,
      O => cortexm0_u_logic_Ll1wx43_26142
    );
  cortexm0_u_logic_M3ovx4_Us2wx4_OR_1296_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y96",
      INIT => X"5F5F5F5F5F5F5F5F"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => '1',
      O => cortexm0_u_logic_M3ovx4_Us2wx4_OR_1296_o
    );
  cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o : X_LUT5
    generic map(
      LOC => "SLICE_X16Y96",
      INIT => X"CC00CCC8"
    )
    port map (
      ADR4 => N114,
      ADR3 => cortexm0_u_logic_R9nwx4,
      ADR1 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4178_o,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_pack_3
    );
  cortexm0_u_logic_Wyxvx4_Aopvx4_OR_208_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y96",
      INIT => X"5755FF55FFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_M3ovx4_Us2wx4_OR_1296_o,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Nbm2z4_25990,
      O => cortexm0_u_logic_Wyxvx4_Aopvx4_OR_208_o
    );
  cortexm0_u_logic_Gju2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y96",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gju2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gju2z4_IN,
      O => cortexm0_u_logic_Gju2z4_28700,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Vq1wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y96",
      INIT => X"FAFAAAFFC8C888CC"
    )
    port map (
      ADR3 => cortexm0_u_logic_X77wx4,
      ADR4 => cortexm0_u_logic_R9nwx4,
      ADR2 => cortexm0_u_logic_Cbvwx4,
      ADR0 => cortexm0_u_logic_Ratwx4_Yatwx4_AND_3909_o_27292,
      ADR5 => cortexm0_u_logic_S0twx4_Z0twx4_AND_3871_o,
      ADR1 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_25796,
      O => N20
    );
  cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3222_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y95",
      INIT => X"FFCFFFFFFACAFAFA"
    )
    port map (
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_C3w2z4_25623,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      O => N58
    );
  cortexm0_u_logic_Wq5wx4_cortexm0_u_logic_Wq5wx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qr42z4_pack_14,
      O => cortexm0_u_logic_Qr42z4_26060
    );
  cortexm0_u_logic_Wq5wx4_cortexm0_u_logic_Wq5wx4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_P37wx42_12945,
      O => cortexm0_u_logic_P37wx42_0
    );
  cortexm0_u_logic_Qr42z4 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y111"
    )
    port map (
      IA => N1615,
      IB => N1616,
      O => cortexm0_u_logic_Qr42z4_pack_14,
      SEL => cortexm0_u_logic_Tki2z4_25751
    );
  cortexm0_u_logic_Qr42z4_F : X_LUT6
    generic map(
      LOC => "SLICE_X16Y111",
      INIT => X"0AAAA200AAAAAA00"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      O => N1615
    );
  cortexm0_u_logic_Qr42z4_G : X_LUT6
    generic map(
      LOC => "SLICE_X16Y111",
      INIT => X"0FFFF500FFFFFF00"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Emi2z4_25916,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      O => N1616
    );
  cortexm0_u_logic_Wq5wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y111",
      INIT => X"0C0C0000C4000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qr42z4_26060,
      ADR1 => cortexm0_u_logic_Y9t2z4_26059,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Wq5wx4
    );
  cortexm0_u_logic_Oq42z41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y111",
      INIT => X"C008CC0CC008CC0C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qr42z4_26060,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => '1',
      O => cortexm0_u_logic_Oq42z4
    );
  cortexm0_u_logic_P37wx42 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y111",
      INIT => X"A0A0F0F0"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_P37wx42_12945
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y89",
      INIT => X"FFCCF0F0FFFF5050"
    )
    port map (
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o2111,
      ADR1 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Emi2z4_25916,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o1_29185
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y89",
      INIT => X"F0A0A0A0F0202020"
    )
    port map (
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR5 => cortexm0_u_logic_A4t2z4_26089,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o1_29185,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o2_28627
    );
  cortexm0_u_logic_Ggswx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y89",
      INIT => X"FFECECECFFFFFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_G2lwx4,
      ADR1 => cortexm0_u_logic_Ggswx42_0,
      ADR4 => cortexm0_u_logic_C9yvx4,
      ADR3 => cortexm0_u_logic_Layvx4,
      ADR2 => cortexm0_u_logic_Bsy2z4_25709,
      ADR0 => cortexm0_u_logic_Pyxvx4,
      O => N1469
    );
  cortexm0_u_logic_Ggswx44 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y89",
      INIT => X"FFFF0BABFFFF08AA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Lny2z4_25997,
      ADR1 => cortexm0_u_logic_Dvy2z4_25981,
      ADR2 => cortexm0_u_logic_Yj6wx4,
      ADR3 => cortexm0_u_logic_Iufwx4,
      ADR5 => cortexm0_u_logic_Viy2z4_26357,
      ADR4 => N1469,
      O => cortexm0_u_logic_Ggswx4
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o6_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y107",
      INIT => X"F0F1F0F3F4F5F4F7"
    )
    port map (
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o1_25621,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o2_25627,
      ADR0 => N773,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o3_25629,
      O => N1009
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y107",
      INIT => X"AA00AA00FAFA5050"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_C3w2z4_25623,
      ADR0 => cortexm0_u_logic_Wxp2z4_25622,
      ADR2 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o,
      ADR3 => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o,
      ADR4 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o,
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o3_25629
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y107",
      INIT => X"CCCCCCDDCFCCCFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o1_25621,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR2 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o2_25627,
      ADR5 => N772,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o3_25629,
      O => N1008
    );
  cortexm0_u_logic_Cy33z4_cortexm0_u_logic_Cy33z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Nv6wx4,
      O => cortexm0_u_logic_Nv6wx4_0
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y91",
      INIT => X"2222202002222020"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_L8t2z4_25926,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o3_29187
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y91",
      INIT => X"00FF00FF00DC00CC"
    )
    port map (
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o4_29186,
      ADR5 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o3_29187,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Bdqvx4,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o5_28628
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o21111 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y91",
      INIT => X"55FF55FF55FF55FF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => '1',
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o2111
    );
  cortexm0_u_logic_Nv6wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y91",
      INIT => X"00550055"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Nv6wx4
    );
  cortexm0_u_logic_Cy33z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cy33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cy33z4_IN,
      O => cortexm0_u_logic_Cy33z4_27657,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y91",
      INIT => X"00FF00AF00F300F3"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o2111,
      ADR5 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o4_29186
    );
  cortexm0_u_logic_Auk2z4_cortexm0_u_logic_Auk2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kzbwx41_pack_4,
      O => cortexm0_u_logic_Kzbwx41_29183
    );
  cortexm0_u_logic_Auk2z4_cortexm0_u_logic_Auk2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kzbwx42_12978,
      O => cortexm0_u_logic_Kzbwx42_0
    );
  cortexm0_u_logic_Lk9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y88",
      INIT => X"0808000008080000"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Nqy2z4_25999,
      ADR4 => cortexm0_u_logic_Pdi2z4_26172,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR5 => '1',
      O => cortexm0_u_logic_Lk9wx41_26253
    );
  cortexm0_u_logic_Kzbwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y88",
      INIT => X"0A000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Bsy2z4_25709,
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Pdi2z4_26172,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      O => cortexm0_u_logic_Kzbwx41_pack_4
    );
  cortexm0_u_logic_Auk2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y88",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Auk2z4_CLK,
      I => cortexm0_u_logic_P3mvx4_12968,
      O => cortexm0_u_logic_Auk2z4_26485,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_P3mvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y88",
      INIT => X"FFEEFF2AFFEEFF22"
    )
    port map (
      ADR1 => cortexm0_u_logic_U6wvx4,
      ADR2 => cortexm0_u_logic_Zrvvx4_L4xvx4_AND_886_o,
      ADR5 => cortexm0_u_logic_I2t2z4_26252,
      ADR0 => cortexm0_u_logic_Auk2z4_26485,
      ADR4 => N100,
      ADR3 => cortexm0_u_logic_U6wvx4_Zqwvx4_AND_861_o,
      O => cortexm0_u_logic_P3mvx4_12968
    );
  cortexm0_u_logic_Zj3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y88",
      INIT => X"AAAAFFFFAAAAFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => '1',
      O => cortexm0_u_logic_Zj3wx4
    );
  cortexm0_u_logic_Kzbwx42 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y88",
      INIT => X"F888F000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Auk2z4_26485,
      ADR1 => cortexm0_u_logic_Kzbwx41_29183,
      ADR2 => cortexm0_u_logic_H1cwx4,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      O => cortexm0_u_logic_Kzbwx42_12978
    );
  cortexm0_u_logic_Fvhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y88",
      INIT => X"0000000000200022"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Emi2z4_25916,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Zj3wx4,
      O => cortexm0_u_logic_Fvhvx420_27990
    );
  cortexm0_u_logic_Ebh3z4_cortexm0_u_logic_Ebh3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N799,
      O => N799_0
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y108"
    )
    port map (
      IA => N1357,
      IB => N1358,
      O => N799,
      SEL => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o3_25629
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X16Y108",
      INIT => X"CC00C400CC00CC00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o2_25627,
      ADR4 => cortexm0_u_logic_U2ewx4,
      ADR1 => cortexm0_u_logic_Cbvwx4,
      ADR3 => N466,
      O => N1357
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X16Y108",
      INIT => X"8880888888808880"
    )
    port map (
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o2_25627,
      ADR3 => cortexm0_u_logic_U2ewx4,
      ADR1 => cortexm0_u_logic_Cbvwx4,
      ADR0 => N466,
      O => N1358
    );
  cortexm0_u_logic_Oa3wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y108",
      INIT => X"FFCCFFCC0F0C0F0C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_W6iwx4,
      ADR1 => cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4263_o,
      ADR3 => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o,
      ADR5 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o,
      O => N18
    );
  cortexm0_u_logic_Ebh3z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ebh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ebh3z4_IN,
      O => cortexm0_u_logic_Ebh3z4_25880,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y108",
      INIT => X"000C00CC0C0CCCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => ahbmi_hrdata_7_IBUF_0,
      ADR3 => cortexm0_u_logic_L5owx4,
      ADR4 => cortexm0_u_logic_B7owx4,
      ADR1 => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o3_27811,
      ADR5 => cortexm0_u_logic_Hr7wx4,
      O => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o
    );
  cortexm0_u_logic_Rr73z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rr73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rr73z4_IN,
      O => cortexm0_u_logic_Rr73z4_25895,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y93",
      INIT => X"110F333F010F030F"
    )
    port map (
      ADR1 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Ffqvx4,
      O => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o7_28661
    );
  cortexm0_u_logic_Unm2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Unm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Unm2z4_IN,
      O => cortexm0_u_logic_Unm2z4_25900,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_P9h3z4_cortexm0_u_logic_P9h3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ce0wx41_12885,
      O => cortexm0_u_logic_Ce0wx41_0
    );
  cortexm0_u_logic_Ce0wx413 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y109"
    )
    port map (
      IA => N1435,
      IB => N1436,
      O => cortexm0_u_logic_Ce0wx41_12885,
      SEL => cortexm0_u_logic_T1d3z4_25557
    );
  cortexm0_u_logic_Ce0wx413_F : X_LUT6
    generic map(
      LOC => "SLICE_X16Y109",
      INIT => X"FFFF7FFFFFFF77FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_B5u2z4_26201,
      ADR2 => cortexm0_u_logic_P9h3z4_25874,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR1 => cortexm0_u_logic_Yaz2z4_25558,
      O => N1435
    );
  cortexm0_u_logic_Ce0wx413_G : X_LUT6
    generic map(
      LOC => "SLICE_X16Y109",
      INIT => X"47FFFFFF4700FFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Rz13z4_25873,
      ADR0 => cortexm0_u_logic_Llq2z4_25884,
      ADR4 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR1 => cortexm0_u_logic_Yaz2z4_25558,
      ADR5 => cortexm0_u_logic_Ce0wx411_29182,
      O => N1436
    );
  cortexm0_u_logic_Ce0wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y109",
      INIT => X"2020757520207575"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_A933z4_25864,
      ADR1 => cortexm0_u_logic_P9h3z4_25874,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR0 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Ce0wx411_29182
    );
  cortexm0_u_logic_P9h3z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y109",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_P9h3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_P9h3z4_IN,
      O => cortexm0_u_logic_P9h3z4_25874,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_N4rvx41_SW0_SW2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y109",
      INIT => X"FFFFAAA8FFFFAAA8"
    )
    port map (
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o5_27682,
      ADR2 => cortexm0_u_logic_Wfuwx4,
      ADR1 => cortexm0_u_logic_Ywi2z4_25581,
      ADR3 => cortexm0_u_logic_U7w2z4_25582,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      O => N970
    );
  cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y90",
      INIT => X"0F0B003BCF8B00BB"
    )
    port map (
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_Ffqvx4,
      O => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o6_26555
    );
  cortexm0_u_logic_Ark2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X17Y90",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ark2z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ark2z4_1_IN,
      O => cortexm0_u_logic_Ark2z4_1_26553,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Ffqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y90",
      INIT => X"000F000F00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Ark2z4_1_26553,
      ADR5 => cortexm0_u_logic_Ffj2z4_1_26554,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      O => cortexm0_u_logic_Ffqvx4
    );
  cortexm0_u_logic_Ywi2z4_cortexm0_u_logic_Ywi2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_H6tvx4_pack_2,
      O => cortexm0_u_logic_H6tvx4
    );
  cortexm0_u_logic_Wfuwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y110",
      INIT => X"EFFFFFFFEFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ffs2z4_25849,
      ADR4 => cortexm0_u_logic_J6i2z4_25617,
      ADR1 => cortexm0_u_logic_Mjl2z4_25848,
      ADR0 => cortexm0_u_logic_Kop2z4_25852,
      ADR2 => cortexm0_u_logic_Lz93z4_25850,
      ADR5 => '1',
      O => cortexm0_u_logic_Wfuwx4
    );
  cortexm0_u_logic_H6tvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y110",
      INIT => X"00040000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ffs2z4_25849,
      ADR4 => cortexm0_u_logic_J6i2z4_25617,
      ADR1 => cortexm0_u_logic_Mjl2z4_25848,
      ADR0 => cortexm0_u_logic_Kop2z4_25852,
      ADR2 => cortexm0_u_logic_Lz93z4_25850,
      O => cortexm0_u_logic_H6tvx4_pack_2
    );
  cortexm0_u_logic_Ywi2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y110",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ywi2z4_CLK,
      I => cortexm0_u_logic_Owgvx4,
      O => cortexm0_u_logic_Ywi2z4_25581,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Owgvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y110",
      INIT => X"B0BBF0FFB0B0F0F0"
    )
    port map (
      ADR0 => cortexm0_u_logic_R1w2z4_26161,
      ADR1 => cortexm0_u_logic_Fsyvx4,
      ADR4 => cortexm0_u_logic_Ye4wx4,
      ADR2 => cortexm0_u_logic_Ywi2z4_25581,
      ADR5 => cortexm0_u_logic_Cztvx4_0,
      ADR3 => cortexm0_u_logic_Wfuwx4,
      O => cortexm0_u_logic_Owgvx4
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y110",
      INIT => X"2A002A0000000000"
    )
    port map (
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o3_27832,
      ADR0 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o4_27833,
      ADR3 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o2_27834,
      ADR2 => cortexm0_u_logic_D4a3z4_27835,
      ADR1 => cortexm0_u_logic_H6tvx4,
      O => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o5_27682
    );
  cortexm0_u_logic_Mmux_J7ewx411 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y100",
      INIT => X"8844080C00000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_U2ewx4,
      ADR5 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_D5ywx4,
      ADR4 => cortexm0_u_logic_Oldwx4,
      ADR2 => cortexm0_u_logic_Dp7wx4,
      ADR3 => cortexm0_u_logic_Xuxwx4,
      O => cortexm0_u_logic_Mmux_J7ewx41
    );
  cortexm0_u_logic_Xuxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y100",
      INIT => X"0BBBBBBBBBBBBBBB"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Oedwx4,
      ADR5 => cortexm0_u_logic_Tzxwx4,
      ADR3 => cortexm0_u_logic_M6ywx4,
      ADR2 => cortexm0_u_logic_Y5ywx4,
      ADR4 => cortexm0_u_logic_Dw7wx4,
      O => cortexm0_u_logic_Xuxwx4
    );
  cortexm0_u_logic_Na63z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Na63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Na63z4_IN,
      O => cortexm0_u_logic_Na63z4_28676,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_B8uwx4_I8uwx4_AND_4027_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y104",
      INIT => X"CFFACF0AC0FAC00A"
    )
    port map (
      ADR5 => cortexm0_u_logic_Icxwx4,
      ADR4 => cortexm0_u_logic_G4qwx4_0,
      ADR0 => cortexm0_u_logic_Mnvwx4,
      ADR1 => cortexm0_u_logic_D9uwx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_B8uwx4_I8uwx4_AND_4027_o
    );
  cortexm0_u_logic_Mmux_Z78wx4114 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y104",
      INIT => X"5FFFFFFF3FFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_B8uwx4_I8uwx4_AND_4027_o,
      ADR3 => cortexm0_u_logic_Asdwx4,
      ADR5 => cortexm0_u_logic_Oldwx4,
      ADR1 => cortexm0_u_logic_Nkvwx4_Ukvwx4_AND_4187_o,
      ADR0 => cortexm0_u_logic_Xpvwx4_Eqvwx4_AND_4207_o,
      ADR2 => cortexm0_u_logic_Xs7wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4114_27445
    );
  cortexm0_u_logic_Asdwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y104",
      INIT => X"FFAA5500E4E4E4E4"
    )
    port map (
      ADR1 => cortexm0_u_logic_U7uwx4,
      ADR2 => cortexm0_u_logic_Icxwx4,
      ADR4 => cortexm0_u_logic_G4qwx4_0,
      ADR3 => cortexm0_u_logic_Mnvwx4,
      ADR5 => cortexm0_u_logic_Y5ywx4,
      ADR0 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Asdwx4
    );
  cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3508_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y104",
      INIT => X"CC4C8C0C00000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3508_o1_26457,
      ADR1 => cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3508_o2_26458,
      ADR0 => cortexm0_u_logic_Oldwx4,
      ADR3 => cortexm0_u_logic_Iypwx4_Pypwx4_AND_3513_o,
      ADR2 => cortexm0_u_logic_L5owx4,
      ADR4 => cortexm0_u_logic_Asdwx4,
      O => cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3508_o
    );
  cortexm0_u_logic_Q1ywx43 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y97",
      INIT => X"FFFFFFF0F0F0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Q1ywx41_28821,
      ADR3 => cortexm0_u_logic_Q1ywx42_28822,
      ADR4 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      O => cortexm0_u_logic_Q1ywx4
    );
  cortexm0_u_logic_Tzxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y97",
      INIT => X"FFFFFCFF5FFF5CFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Zcn2z4_26360,
      ADR3 => cortexm0_u_logic_Wai2z4_25774,
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Q1ywx4,
      O => cortexm0_u_logic_Tzxwx4
    );
  cortexm0_u_logic_Ft83z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y97",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ft83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ft83z4_IN,
      O => cortexm0_u_logic_Ft83z4_27962,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ey9wx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y97",
      INIT => X"05AF222205AF7777"
    )
    port map (
      ADR5 => cortexm0_u_logic_E0d3z4_28382,
      ADR3 => cortexm0_u_logic_Wj73z4_28381,
      ADR1 => cortexm0_u_logic_Naq2z4_28383,
      ADR2 => cortexm0_u_logic_Ft83z4_27962,
      ADR4 => cortexm0_u_logic_Fgm2z4_1_25733,
      ADR0 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1201
    );
  cortexm0_u_logic_Wa32z4_Db32z4_AND_5503_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y96",
      INIT => X"BA30BA30FFFFBA30"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fn33z4_28543,
      ADR4 => cortexm0_u_logic_X563z4_28544,
      ADR0 => cortexm0_u_logic_Cmn2z4_28545,
      ADR1 => cortexm0_u_logic_Sk52z4_Zk52z4_OR_1193_o,
      ADR5 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1197_o,
      ADR3 => cortexm0_u_logic_Y21xx4,
      O => N980
    );
  cortexm0_u_logic_Wa32z4_Db32z4_AND_5503_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y96",
      INIT => X"33110301FF550F05"
    )
    port map (
      ADR2 => cortexm0_u_logic_Wa03z4_27109,
      ADR1 => cortexm0_u_logic_Okn2z4_27110,
      ADR0 => cortexm0_u_logic_Jw93z4_26924,
      ADR3 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1194_o,
      ADR4 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o,
      ADR5 => cortexm0_u_logic_C51xx4,
      O => cortexm0_u_logic_Wa32z4_Db32z4_AND_5503_o1_29189
    );
  cortexm0_u_logic_Hnbwx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y96",
      INIT => X"F0F00000FCF8CC88"
    )
    port map (
      ADR2 => cortexm0_u_logic_Rxl2z4_26959,
      ADR1 => cortexm0_u_logic_Pdi2z4_26172,
      ADR4 => cortexm0_u_logic_Y29wx4,
      ADR0 => cortexm0_u_logic_W19wx45_27127,
      ADR3 => cortexm0_u_logic_W19wx43_27128,
      ADR5 => cortexm0_u_logic_Wa32z4_Db32z4_AND_5503_o,
      O => N718
    );
  cortexm0_u_logic_Wa03z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y96",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wa03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wa03z4_IN,
      O => cortexm0_u_logic_Wa03z4_27109,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wa32z4_Db32z4_AND_5503_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y96",
      INIT => X"0050001000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wd23z4_27123,
      ADR0 => N816,
      ADR2 => cortexm0_u_logic_Q1ywx4,
      ADR4 => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1196_o,
      ADR5 => cortexm0_u_logic_Wa32z4_Db32z4_AND_5503_o1_29189,
      ADR3 => N980,
      O => cortexm0_u_logic_Wa32z4_Db32z4_AND_5503_o
    );
  cortexm0_u_logic_Bo0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y105",
      INIT => X"FFAA3322FFAA3322"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR1 => cortexm0_u_logic_W6iwx4,
      ADR3 => cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3969_o_26139,
      ADR0 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4178_o,
      ADR4 => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3950_o,
      O => N14
    );
  cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3950_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y105",
      INIT => X"0100030011003300"
    )
    port map (
      ADR2 => cortexm0_u_logic_Wia3z4_28140,
      ADR0 => cortexm0_u_logic_Hub3z4_26011,
      ADR4 => cortexm0_u_logic_M9owx4,
      ADR5 => cortexm0_u_logic_G6owx4,
      ADR1 => N1451,
      ADR3 => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3950_o2_29194,
      O => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3950_o
    );
  cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3950_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y105",
      INIT => X"4455CCFF00000000"
    )
    port map (
      ADR2 => '1',
      ADR0 => ahbmi_hrdata_27_IBUF_0,
      ADR4 => cortexm0_u_logic_B7owx4,
      ADR3 => cortexm0_u_logic_Bzowx4,
      ADR1 => cortexm0_u_logic_Zwwwx4_Gxwwx4_AND_4346_o,
      ADR5 => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3950_o1_29193,
      O => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3950_o2_29194
    );
  cortexm0_u_logic_Vxf3z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vxf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vxf3z4_IN,
      O => cortexm0_u_logic_Vxf3z4_26163,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3950_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y105",
      INIT => X"1133333331333333"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qfc3z4_26009,
      ADR3 => cortexm0_u_logic_Wai2z4_25774,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_M5tvx4,
      ADR2 => cortexm0_u_logic_Lstwx42_25773,
      ADR1 => cortexm0_u_logic_Intwx4_Pntwx4_AND_3953_o,
      O => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3950_o1_29193
    );
  cortexm0_u_logic_Q7ewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y99",
      INIT => X"31F5FDF520A0ECA0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_U2ewx4,
      ADR5 => cortexm0_u_logic_D7wwx4_K7wwx4_AND_4250_o,
      ADR2 => cortexm0_u_logic_Dfowx4,
      ADR0 => cortexm0_u_logic_Oldwx4,
      ADR3 => cortexm0_u_logic_Xuxwx4,
      O => cortexm0_u_logic_Q7ewx4
    );
  cortexm0_u_logic_Jbowx4_Qbowx4_AND_3348_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y99",
      INIT => X"3030F0F0003000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => ahbmi_hrdata_0_IBUF_0,
      ADR3 => cortexm0_u_logic_L5owx4,
      ADR2 => cortexm0_u_logic_Ecowx4,
      ADR4 => cortexm0_u_logic_B7owx4,
      ADR5 => cortexm0_u_logic_Q7ewx4,
      O => cortexm0_u_logic_Jbowx4_Qbowx4_AND_3348_o
    );
  cortexm0_u_logic_Z62wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y99",
      INIT => X"0000555500550055"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Euh3z4_28519,
      ADR3 => cortexm0_u_logic_Psh3z4_28733,
      ADR5 => cortexm0_u_logic_M1j2z4_25871,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      O => cortexm0_u_logic_Z62wx44_29191
    );
  cortexm0_u_logic_Rdq2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rdq2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rdq2z4_IN,
      O => cortexm0_u_logic_Rdq2z4_28724,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Z62wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y99",
      INIT => X"AEBF2637EEFF6677"
    )
    port map (
      ADR1 => cortexm0_u_logic_Yaz2z4_25558,
      ADR0 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_Arh3z4_28518,
      ADR3 => cortexm0_u_logic_Na63z4_28676,
      ADR4 => cortexm0_u_logic_Z62wx44_29191,
      O => cortexm0_u_logic_Z62wx45_28791
    );
  cortexm0_u_logic_Wzawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y94",
      INIT => X"800F80000F000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Wzawx41_27557
    );
  cortexm0_u_logic_Ii63z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ii63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ii63z4_IN,
      O => cortexm0_u_logic_Ii63z4_25894,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Hr7wx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y98",
      INIT => X"A0A0A0A000000000"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Tzxwx4,
      ADR2 => cortexm0_u_logic_M6ywx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      O => N42
    );
  cortexm0_u_logic_Wj73z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wj73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wj73z4_IN,
      O => cortexm0_u_logic_Wj73z4_28381,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_H6ewx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y102",
      INIT => X"F0FFF0FFF0EEF044"
    )
    port map (
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR0 => cortexm0_u_logic_Wzy2z4_25662,
      ADR4 => N1156,
      ADR1 => N1155,
      ADR2 => cortexm0_u_logic_Fexwx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      O => N80
    );
  cortexm0_u_logic_Mmux_Z78wx414431 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y102",
      INIT => X"B33366CCFFFFFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Dp7wx4,
      ADR3 => cortexm0_u_logic_M6ywx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_Dw7wx4,
      ADR4 => cortexm0_u_logic_Oldwx4,
      O => cortexm0_u_logic_Mmux_Z78wx41443
    );
  cortexm0_u_logic_H6ewx44 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y102",
      INIT => X"3333FFFF0A5FFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Saqwx4,
      ADR2 => cortexm0_u_logic_Eruwx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_D5ywx4,
      ADR1 => N80,
      ADR4 => cortexm0_u_logic_Oldwx4,
      O => cortexm0_u_logic_H6ewx44_27651
    );
  cortexm0_u_logic_Naq2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Naq2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Naq2z4_IN,
      O => cortexm0_u_logic_Naq2z4_28383,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx412 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y102",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Mmux_Z78wx41443,
      ADR4 => cortexm0_u_logic_H6ewx44_27651,
      O => cortexm0_u_logic_Mmux_Z78wx413_27770
    );
  cortexm0_u_logic_V6swx4_Pcyvx4_AND_6855_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y95",
      INIT => X"0000000000080000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Emi2z4_25916,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR5 => cortexm0_u_logic_E78wx4,
      O => cortexm0_u_logic_V6swx4_Pcyvx4_AND_6855_o
    );
  cortexm0_u_logic_Duc2z41_1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y95",
      INIT => X"AAAAAA8AFFFFFFCF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Us2wx4_B1ovx4_OR_1438_o,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_L8t2z4_25926,
      ADR5 => cortexm0_u_logic_V6swx4_Pcyvx4_AND_6855_o,
      O => cortexm0_u_logic_Duc2z41_27425
    );
  cortexm0_u_logic_Euzvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y95",
      INIT => X"33FF030F11550105"
    )
    port map (
      ADR0 => cortexm0_u_logic_H133z4_26948,
      ADR2 => cortexm0_u_logic_Zj53z4_26949,
      ADR1 => N1249,
      ADR3 => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6778_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      O => cortexm0_u_logic_Euzvx44_26947
    );
  cortexm0_u_logic_Lq03z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y95",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lq03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Lq03z4_IN,
      O => cortexm0_u_logic_Lq03z4_27613,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Euzvx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y95",
      INIT => X"03F000F003000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Ytm2z4_27618,
      ADR1 => cortexm0_u_logic_M1j2z4_25871,
      ADR5 => cortexm0_u_logic_Lq03z4_27613,
      ADR2 => cortexm0_u_logic_Fgm2z4_25658,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1249
    );
  cortexm0_u_logic_Ksm2z4_cortexm0_u_logic_Ksm2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_O76wx4,
      O => cortexm0_u_logic_O76wx4_0
    );
  cortexm0_u_logic_Ksm2z4_cortexm0_u_logic_Ksm2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q2q2z4_13307,
      O => cortexm0_u_logic_Q2q2z4_0
    );
  cortexm0_u_logic_U2ewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y103",
      INIT => X"0008000000AA00AA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wai2z4_25774,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Db7wx4,
      ADR3 => cortexm0_u_logic_N3ywx4,
      O => cortexm0_u_logic_U2ewx4
    );
  cortexm0_u_logic_R9nwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y103",
      INIT => X"0B0A0F0F0B0A0F0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_A4t2z4_26089,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      ADR5 => '1',
      O => cortexm0_u_logic_R9nwx4
    );
  cortexm0_u_logic_O76wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y103",
      INIT => X"00010001"
    )
    port map (
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_A4t2z4_26089,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => '1',
      O => cortexm0_u_logic_O76wx4
    );
  cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y103",
      INIT => X"50001000FAAABAAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_R9nwx4,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_Ar7wx4,
      O => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o
    );
  cortexm0_u_logic_Ksm2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ksm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ksm2z4_IN,
      O => cortexm0_u_logic_Ksm2z4_27314,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ar7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y103",
      INIT => X"C4C4C4C4C4C4C4C4"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Ok7wx4,
      ADR1 => cortexm0_u_logic_Dw7wx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Ar7wx4
    );
  cortexm0_u_logic_M41wx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X17Y103",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_M41wx4_28589,
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => '1',
      O => cortexm0_u_logic_M41wx4_rt_13306
    );
  cortexm0_u_logic_Q2q2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Q2q2z4_CLK,
      I => cortexm0_u_logic_M41wx4_rt_13306,
      O => cortexm0_u_logic_Q2q2z4_13307,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_P82wx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y101",
      INIT => X"88FFF8FF8888F8F8"
    )
    port map (
      ADR2 => cortexm0_u_logic_Mi23z4_28517,
      ADR5 => cortexm0_u_logic_Arh3z4_28518,
      ADR1 => cortexm0_u_logic_Euh3z4_28519,
      ADR3 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      ADR0 => cortexm0_u_logic_Ue9wx4,
      O => N1237
    );
  cortexm0_u_logic_F32wx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y101",
      INIT => X"C0C0FFC0EAEAFFEA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Yg23z4_27512,
      ADR0 => cortexm0_u_logic_E913z4_27513,
      ADR1 => cortexm0_u_logic_Eyr2z4_27514,
      ADR5 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      ADR2 => cortexm0_u_logic_Ue9wx4,
      O => N1290
    );
  cortexm0_u_logic_Mi23z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mi23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mi23z4_IN,
      O => cortexm0_u_logic_Mi23z4_28517,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_N4rvx41_SW0_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y106",
      INIT => X"B3A000A000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o,
      ADR4 => N1117,
      O => N879
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o6_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y106",
      INIT => X"F300FFFFFB00FFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wai2z4_25774,
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Lstwx42_25773,
      ADR2 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o5_27682,
      ADR3 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o1_25646,
      O => N1117
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y106",
      INIT => X"005500FF5555FFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => ahbmi_hrdata_23_IBUF_0,
      ADR3 => cortexm0_u_logic_L5owx4,
      ADR0 => cortexm0_u_logic_B7owx4,
      ADR5 => cortexm0_u_logic_Tq7wx4,
      O => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o1_25646
    );
  cortexm0_u_logic_N4rvx41_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y106",
      INIT => X"FFFE0000AAAA0000"
    )
    port map (
      ADR3 => cortexm0_u_logic_U7w2z4_25582,
      ADR1 => cortexm0_u_logic_Ywi2z4_25581,
      ADR2 => cortexm0_u_logic_Wfuwx4,
      ADR5 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o5_27682,
      ADR0 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR4 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o1_25646,
      O => N772
    );
  cortexm0_u_logic_Dtj2z4_cortexm0_u_logic_Dtj2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Otyvx42_13503,
      O => cortexm0_u_logic_Otyvx42_0
    );
  cortexm0_u_logic_Otyvx42 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y90"
    )
    port map (
      IA => N1603,
      IB => N1604,
      O => cortexm0_u_logic_Otyvx42_13503,
      SEL => cortexm0_u_logic_Pxyvx4
    );
  cortexm0_u_logic_Otyvx42_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y90",
      INIT => X"00008800000F8800"
    )
    port map (
      ADR4 => cortexm0_u_logic_Yzi2z4_26714,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Jky2z4_26576,
      ADR0 => cortexm0_u_logic_Rxl2z4_26959,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_L8t2z4_25926,
      O => N1603
    );
  cortexm0_u_logic_Otyvx42_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y90",
      INIT => X"00000000000A000A"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Yzi2z4_26714,
      ADR5 => cortexm0_u_logic_L8t2z4_25926,
      O => N1604
    );
  cortexm0_u_logic_Dtj2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y90",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dtj2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Dtj2z4_IN,
      O => cortexm0_u_logic_Dtj2z4_26258,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mrsvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y90",
      INIT => X"FBFBFBFB33113310"
    )
    port map (
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR5 => cortexm0_u_logic_A4t2z4_26089,
      O => cortexm0_u_logic_Mrsvx44_27197
    );
  cortexm0_u_logic_Lf0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y109",
      INIT => X"AF00AFAF23002323"
    )
    port map (
      ADR4 => cortexm0_u_logic_Rz13z4_25873,
      ADR2 => cortexm0_u_logic_P9h3z4_25874,
      ADR1 => cortexm0_u_logic_A8h3z4_25875,
      ADR5 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1346_o,
      ADR0 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      O => cortexm0_u_logic_Lf0wx43_25872
    );
  cortexm0_u_logic_hwdata_o_24_1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y109",
      INIT => X"00F030F040407070"
    )
    port map (
      ADR2 => cortexm0_u_logic_Y9t2z4_26059,
      ADR4 => cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o,
      ADR1 => cortexm0_u_logic_Qr42z4_26060,
      ADR5 => cortexm0_u_logic_Oq42z4,
      ADR0 => cortexm0_u_logic_Zhyvx4,
      ADR3 => cortexm0_u_logic_P12wx4,
      O => HWDATA(24)
    );
  cortexm0_u_logic_A8h3z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y109",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_A8h3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_A8h3z4_IN,
      O => cortexm0_u_logic_A8h3z4_25875,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_V7ywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y91",
      INIT => X"0033CCFF1D1D1D1D"
    )
    port map (
      ADR0 => cortexm0_u_logic_Dq73z4_26248,
      ADR3 => cortexm0_u_logic_Ukt2z4_26249,
      ADR4 => cortexm0_u_logic_Ruj2z4_26250,
      ADR2 => cortexm0_u_logic_Ug63z4_26251,
      ADR5 => cortexm0_u_logic_Yaz2z4_2_26093,
      ADR1 => cortexm0_u_logic_Svk2z4_2_26095,
      O => cortexm0_u_logic_V7ywx41_29196
    );
  cortexm0_u_logic_Dq73z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dq73z4_CLK,
      I => cortexm0_u_logic_Qppvx4,
      O => cortexm0_u_logic_Dq73z4_26248,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qppvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y91",
      INIT => X"FFFFFFFF57FFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Cgyvx4,
      ADR4 => N32,
      ADR0 => N473,
      ADR1 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3222_o_26262,
      ADR2 => cortexm0_u_logic_Ratwx4_Yatwx4_AND_3909_o_27292,
      ADR5 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_Qppvx4
    );
  cortexm0_u_logic_V7ywx42 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y91",
      INIT => X"222205AF777705AF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Txj2z4_26256,
      ADR5 => cortexm0_u_logic_Duu2z4_26257,
      ADR1 => cortexm0_u_logic_Dtj2z4_26258,
      ADR3 => cortexm0_u_logic_Fwj2z4_0,
      ADR4 => cortexm0_u_logic_Yaz2z4_2_26093,
      ADR0 => cortexm0_u_logic_Svk2z4_2_26095,
      O => cortexm0_u_logic_V7ywx42_29197
    );
  cortexm0_u_logic_V7ywx43 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y91",
      INIT => X"FFFFF3C0FFFFF3C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => cortexm0_u_logic_V7ywx41_29196,
      ADR3 => cortexm0_u_logic_V7ywx42_29197,
      ADR1 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      O => cortexm0_u_logic_V7ywx4
    );
  cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y108",
      INIT => X"8008CCCC80AACCEE"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      O => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o3_27710
    );
  cortexm0_u_logic_N4rvx41_SW0_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y108",
      INIT => X"FF01FF03FF11FF33"
    )
    port map (
      ADR2 => cortexm0_u_logic_L5owx4,
      ADR5 => cortexm0_u_logic_Tq7wx4,
      ADR4 => cortexm0_u_logic_B7owx4,
      ADR0 => ahbmi_hrdata_23_IBUF_0,
      ADR1 => N685,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o6_25649,
      O => N882
    );
  cortexm0_u_logic_B5u2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_B5u2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_B5u2z4_IN,
      O => cortexm0_u_logic_B5u2z4_26201,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_L753z4_cortexm0_u_logic_L753z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C192z4_J192z4_AND_6303_o3_13542,
      O => cortexm0_u_logic_C192z4_J192z4_AND_6303_o3_0
    );
  cortexm0_u_logic_C192z4_J192z4_AND_6303_o3 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y92"
    )
    port map (
      IA => N1597,
      IB => N1598,
      O => cortexm0_u_logic_C192z4_J192z4_AND_6303_o3_13542,
      SEL => cortexm0_u_logic_Fgm2z4_25658
    );
  cortexm0_u_logic_C192z4_J192z4_AND_6303_o3_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y92",
      INIT => X"F7F7F7F7333FF3FF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      ADR4 => cortexm0_u_logic_Cy33z4_27657,
      ADR5 => cortexm0_u_logic_Wzy2z4_25662,
      ADR0 => cortexm0_u_logic_Wlz2z4_28079,
      ADR3 => cortexm0_u_logic_L753z4_28080,
      ADR1 => cortexm0_u_logic_Rni2z4_25661,
      O => N1597
    );
  cortexm0_u_logic_C192z4_J192z4_AND_6303_o3_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y92",
      INIT => X"DDFF03FFDDFFCFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wzy2z4_25662,
      ADR5 => cortexm0_u_logic_Qi03z4_27655,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      ADR0 => cortexm0_u_logic_Kf13z4_28082,
      ADR2 => cortexm0_u_logic_To23z4_27656,
      ADR3 => cortexm0_u_logic_Rni2z4_25661,
      O => N1598
    );
  cortexm0_u_logic_L753z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_L753z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_L753z4_IN,
      O => cortexm0_u_logic_L753z4_28080,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ul9wx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y92",
      INIT => X"FFFF0A0AFFFF0A0A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      O => N1003
    );
  cortexm0_u_logic_Rz13z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y110",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rz13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rz13z4_IN,
      O => cortexm0_u_logic_Rz13z4_25873,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y95",
      INIT => X"F8FCFFFFFCFCFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Wmp2z4_28540,
      ADR3 => cortexm0_u_logic_M1j2z4_25871,
      ADR2 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o2_27352,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR1 => cortexm0_u_logic_Yaz2z4_25558,
      ADR4 => cortexm0_u_logic_SF1101,
      O => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o3_27358
    );
  cortexm0_u_logic_SF11011 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y95",
      INIT => X"FFFFFFFF77777777"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Yaz2z4_2_26093,
      ADR0 => cortexm0_u_logic_T1d3z4_2_26094,
      ADR1 => cortexm0_u_logic_Svk2z4_2_26095,
      O => cortexm0_u_logic_SF1101
    );
  cortexm0_u_logic_Yaz2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X18Y95",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_2_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_2_IN,
      O => cortexm0_u_logic_Yaz2z4_2_26093,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Gqwwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y95",
      INIT => X"FFFFFFFF00555757"
    )
    port map (
      ADR1 => cortexm0_u_logic_F8v2z4_26916,
      ADR3 => cortexm0_u_logic_F483z4_26917,
      ADR4 => cortexm0_u_logic_H3d3z4_1_25919,
      ADR2 => cortexm0_u_logic_Svk2z4_2_26095,
      ADR5 => cortexm0_u_logic_T1d3z4_2_26094,
      ADR0 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Gqwwx41_29198
    );
  cortexm0_u_logic_Gqwwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y95",
      INIT => X"FFFFFF50FFFF3300"
    )
    port map (
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      ADR0 => cortexm0_u_logic_Wyt2z4_26914,
      ADR1 => cortexm0_u_logic_Gip2z4_26915,
      ADR4 => cortexm0_u_logic_Gqwwx41_29198,
      O => cortexm0_u_logic_Gqwwx4
    );
  cortexm0_u_logic_Ow43z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y96",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ow43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ow43z4_IN,
      O => cortexm0_u_logic_Ow43z4_28552,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wa32z4_Db32z4_AND_5503_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y96",
      INIT => X"000A800000008000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Q713z4_28553,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_Ow43z4_28552,
      ADR0 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => N816
    );
  cortexm0_u_logic_Svk2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X18Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Svk2z4_2_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Svk2z4_2_IN,
      O => cortexm0_u_logic_Svk2z4_2_26095,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Q8ywx42 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y93",
      INIT => X"04268CAE15379DBF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Unm2z4_25900,
      ADR3 => cortexm0_u_logic_Rvu2z4_25901,
      ADR4 => cortexm0_u_logic_Ejm2z4_25902,
      ADR2 => cortexm0_u_logic_Gmm2z4_25903,
      ADR1 => cortexm0_u_logic_Svk2z4_1_25897,
      ADR0 => cortexm0_u_logic_Yaz2z4_1_25898,
      O => cortexm0_u_logic_Q8ywx42_25899
    );
  cortexm0_u_logic_Svk2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X18Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Svk2z4_1_CLK,
      I => cortexm0_u_logic_Kxkwx4,
      O => cortexm0_u_logic_Svk2z4_1_25897,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Kxkwx46 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y93",
      INIT => X"FFFFFFFFEAC0FFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_G2lwx4,
      ADR5 => cortexm0_u_logic_Kxkwx42_0,
      ADR3 => cortexm0_u_logic_Kxkwx45_27115,
      ADR0 => cortexm0_u_logic_C9yvx4,
      ADR1 => cortexm0_u_logic_Pyxvx4,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      O => cortexm0_u_logic_Kxkwx4
    );
  cortexm0_u_logic_Yaz2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X18Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_1_IN,
      O => cortexm0_u_logic_Yaz2z4_1_25898,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Fn33z4_cortexm0_u_logic_Fn33z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z62wx43_13647,
      O => cortexm0_u_logic_Z62wx43_0
    );
  cortexm0_u_logic_Z62wx43 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y97"
    )
    port map (
      IA => N1677,
      IB => N1678,
      O => cortexm0_u_logic_Z62wx43_13647,
      SEL => cortexm0_u_logic_Yaz2z4_25558
    );
  cortexm0_u_logic_Z62wx43_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y97",
      INIT => X"05052727AAAAAAFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR1 => cortexm0_u_logic_Wj73z4_28381,
      ADR3 => cortexm0_u_logic_E0d3z4_28382,
      ADR5 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_Naq2z4_28383,
      O => N1677
    );
  cortexm0_u_logic_Z62wx43_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y97",
      INIT => X"33113303FF113303"
    )
    port map (
      ADR1 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_Fxv2z4_28378,
      ADR3 => cortexm0_u_logic_H3d3z4_25555,
      ADR0 => cortexm0_u_logic_Ccq2z4_28379,
      ADR5 => cortexm0_u_logic_Y8q2z4_26206,
      O => N1678
    );
  cortexm0_u_logic_Cawwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y97",
      INIT => X"05350000CDFD0000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Skm2z4_25893,
      ADR3 => cortexm0_u_logic_Ejm2z4_25902,
      ADR0 => cortexm0_u_logic_Rvu2z4_25901,
      ADR4 => cortexm0_u_logic_Wzy2z4_2_26306,
      ADR1 => cortexm0_u_logic_Fgm2z4_3_26307,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Cawwx41_26305
    );
  cortexm0_u_logic_Fn33z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y97",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fn33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fn33z4_IN,
      O => cortexm0_u_logic_Fn33z4_28543,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y97",
      INIT => X"FF7FFF3FFF7FFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Q713z4_28553,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR2 => cortexm0_u_logic_Fgm2z4_25658,
      ADR5 => cortexm0_u_logic_Fn33z4_28543,
      ADR1 => cortexm0_u_logic_Rni2z4_25661,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o3_28749
    );
  cortexm0_u_logic_Zhyvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y94",
      INIT => X"0500FFFF1100FFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ek03z4_27547,
      ADR1 => cortexm0_u_logic_Hq23z4_27548,
      ADR3 => cortexm0_u_logic_H3d3z4_25555,
      ADR0 => cortexm0_u_logic_Svk2z4_25556,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Zhyvx43_27546
    );
  cortexm0_u_logic_Skm2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Skm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Skm2z4_IN,
      O => cortexm0_u_logic_Skm2z4_25893,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Cawwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y94",
      INIT => X"00000000575703CF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ii63z4_25894,
      ADR2 => cortexm0_u_logic_Unm2z4_25900,
      ADR3 => cortexm0_u_logic_Gmm2z4_25903,
      ADR5 => cortexm0_u_logic_Wzy2z4_2_26306,
      ADR4 => cortexm0_u_logic_Fgm2z4_3_26307,
      ADR1 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Cawwx42_26313
    );
  cortexm0_u_logic_Ce0wx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y107",
      INIT => X"FFFFAFFFF7F7FFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_B173z4_27954,
      ADR3 => cortexm0_u_logic_A8h3z4_25875,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => N1264
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o6_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y107",
      INIT => X"BBABBBABBBABFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wxp2z4_25622,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o5_27682,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR1 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o,
      O => N685
    );
  cortexm0_u_logic_Ruj2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y89",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ruj2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ruj2z4_IN,
      O => cortexm0_u_logic_Ruj2z4_26250,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wlz2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y88",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wlz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wlz2z4_IN,
      O => cortexm0_u_logic_Wlz2z4_28079,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Bdpwx418_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y102",
      INIT => X"010DC1CD313DF1FD"
    )
    port map (
      ADR0 => cortexm0_u_logic_Saqwx4,
      ADR4 => cortexm0_u_logic_Fexwx4,
      ADR5 => cortexm0_u_logic_F8wwx4,
      ADR3 => cortexm0_u_logic_Eruwx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_D5ywx4,
      O => N82
    );
  cortexm0_u_logic_Zaxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y102",
      INIT => X"D8D8FF55D8D8AA00"
    )
    port map (
      ADR2 => cortexm0_u_logic_U7uwx4,
      ADR1 => cortexm0_u_logic_Icxwx4,
      ADR5 => cortexm0_u_logic_Feqwx4,
      ADR3 => cortexm0_u_logic_Mnvwx4,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR0 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Zaxwx4
    );
  cortexm0_u_logic_Jgxwx4_Qgxwx4_AND_4398_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y102",
      INIT => X"AAFFAA00CCF0CCF0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ey9wx4,
      ADR4 => cortexm0_u_logic_Nrvwx4,
      ADR1 => cortexm0_u_logic_Xcuwx4,
      ADR2 => cortexm0_u_logic_H1qwx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Jgxwx4_Qgxwx4_AND_4398_o
    );
  cortexm0_u_logic_Xg33z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xg33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Xg33z4_IN,
      O => cortexm0_u_logic_Xg33z4_28706,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_D5ywx411 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y102",
      INIT => X"0F0CFFCCA5A65566"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fzl2z4_26001,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Bxxwx4,
      ADR4 => cortexm0_u_logic_Hnwwx4,
      ADR3 => cortexm0_u_logic_V7ywx4,
      ADR5 => cortexm0_u_logic_Y5ywx41_25914,
      O => cortexm0_u_logic_D5ywx4
    );
  cortexm0_u_logic_Jvwwx4_Qvwwx4_AND_4340_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y100",
      INIT => X"FCEE30EEFC223022"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hmqwx4,
      ADR2 => cortexm0_u_logic_Zkuwx4,
      ADR5 => cortexm0_u_logic_H2wwx4,
      ADR4 => cortexm0_u_logic_Ai9wx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR1 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Jvwwx4_Qvwwx4_AND_4340_o
    );
  cortexm0_u_logic_M6ywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y100",
      INIT => X"DDDDFFFFFFF0FFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fzl2z4_26001,
      ADR4 => cortexm0_u_logic_Wai2z4_25774,
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_V7ywx4,
      O => cortexm0_u_logic_M6ywx4
    );
  cortexm0_u_logic_Dw7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y100",
      INIT => X"A222222204444444"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR2 => cortexm0_u_logic_Tzxwx4,
      ADR3 => cortexm0_u_logic_M6ywx4,
      ADR5 => cortexm0_u_logic_Svxwx4,
      ADR0 => cortexm0_u_logic_Wxxwx4,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      O => cortexm0_u_logic_Dw7wx4
    );
  cortexm0_u_logic_E0d3z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_E0d3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_E0d3z4_IN,
      O => cortexm0_u_logic_E0d3z4_28382,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Y5ywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y100",
      INIT => X"FF3FFB3BFFFFFBFB"
    )
    port map (
      ADR5 => cortexm0_u_logic_Qzq2z4_25915,
      ADR1 => cortexm0_u_logic_Wai2z4_25774,
      ADR0 => cortexm0_u_logic_Emi2z4_25916,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Q8ywx4,
      O => cortexm0_u_logic_Y5ywx4
    );
  cortexm0_u_logic_U0vvx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y106",
      INIT => X"FFFFFFFF000F555F"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3969_o_26139,
      ADR2 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3222_o_26262,
      ADR4 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277,
      ADR0 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o,
      ADR5 => N347,
      O => N641
    );
  cortexm0_u_logic_Mmux_Dtpvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y106",
      INIT => X"AAAFFAFF00055055"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Zei2z4_26928,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Zt7wx4,
      ADR4 => cortexm0_u_logic_Mmux_Lt7wx411_25667,
      ADR3 => cortexm0_u_logic_Et7wx4,
      O => cortexm0_u_logic_Mmux_Dtpvx412_28603
    );
  cortexm0_u_logic_Et7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y106",
      INIT => X"0C773F770C443F44"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pkwwx4,
      ADR1 => cortexm0_u_logic_Vy7wx4,
      ADR2 => cortexm0_u_logic_Cuxwx4,
      ADR5 => cortexm0_u_logic_Xs7wx4,
      ADR0 => cortexm0_u_logic_Fq7wx4,
      ADR4 => cortexm0_u_logic_Tq7wx4,
      O => cortexm0_u_logic_Et7wx4
    );
  cortexm0_u_logic_D923z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_D923z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_D923z4_IN,
      O => cortexm0_u_logic_D923z4_26179,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Lt7wx413 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y106",
      INIT => X"FFF000F0FFF000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Mmux_Lt7wx411_25667,
      ADR2 => cortexm0_u_logic_Et7wx4,
      O => cortexm0_u_logic_Lt7wx4
    );
  cortexm0_u_logic_Gq43z4_cortexm0_u_logic_Gq43z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N805,
      O => N805_0
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_SW6 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y101",
      INIT => X"F0F0F0F0F0FAF0FC"
    )
    port map (
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o2_25627,
      ADR3 => cortexm0_u_logic_U2ewx4,
      ADR2 => N468,
      ADR1 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o3_25629,
      O => N803
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y101",
      INIT => X"C000C000C000C000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_U2ewx4,
      ADR1 => cortexm0_u_logic_Cbvwx4,
      ADR3 => N466,
      ADR5 => '1',
      O => N801
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_SW8 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y101",
      INIT => X"AFAFAFAF"
    )
    port map (
      ADR1 => '1',
      ADR0 => N468,
      ADR2 => cortexm0_u_logic_U2ewx4,
      ADR3 => '1',
      ADR4 => '1',
      O => N805
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o11_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y101",
      INIT => X"AA000000A8000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_R9nwx4,
      ADR5 => cortexm0_u_logic_Pkwwx4,
      ADR1 => cortexm0_u_logic_Vy7wx4,
      ADR2 => cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4312_o,
      ADR3 => cortexm0_u_logic_Bpdwx4,
      ADR4 => cortexm0_u_logic_Iwdwx4,
      O => N466
    );
  cortexm0_u_logic_Gq43z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gq43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gq43z4_IN,
      O => cortexm0_u_logic_Gq43z4_28678,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o11_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y101",
      INIT => X"EFFFFFFFE0F0F0F0"
    )
    port map (
      ADR5 => N178,
      ADR2 => cortexm0_u_logic_R9nwx4,
      ADR0 => cortexm0_u_logic_Mq7wx4,
      ADR1 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4308_o,
      ADR4 => cortexm0_u_logic_Bpdwx4,
      ADR3 => cortexm0_u_logic_Cbvwx4,
      O => N468
    );
  cortexm0_u_logic_Hi83z4_cortexm0_u_logic_Hi83z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1017,
      O => N1017_0
    );
  cortexm0_u_logic_Mmux_Z78wx4162_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y103"
    )
    port map (
      IA => N1379,
      IB => N1380,
      O => N1017,
      SEL => cortexm0_u_logic_Mmux_Z78wx4126_27458
    );
  cortexm0_u_logic_Mmux_Z78wx4162_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y103",
      INIT => X"A3A3A3A3A3A3A300"
    )
    port map (
      ADR0 => cortexm0_u_logic_O7zvx4,
      ADR2 => cortexm0_u_logic_K0qvx4,
      ADR5 => cortexm0_u_logic_Mtqvx4,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Wai2z4_25774,
      O => N1379
    );
  cortexm0_u_logic_Mmux_Z78wx4162_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y103",
      INIT => X"FF55FF55FC54FC54"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_O7zvx4,
      ADR1 => cortexm0_u_logic_Mtqvx43_26159,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_K0qvx4,
      O => N1380
    );
  cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y103",
      INIT => X"1155105033FF30F0"
    )
    port map (
      ADR3 => ahbmi_hrdata_31_IBUF_0,
      ADR0 => cortexm0_u_logic_L5owx4,
      ADR2 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o3_28026,
      ADR1 => cortexm0_u_logic_B7owx4,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR5 => cortexm0_u_logic_Fq7wx4,
      O => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o
    );
  cortexm0_u_logic_Hi83z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hi83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hi83z4_IN,
      O => cortexm0_u_logic_Hi83z4_25724,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Fq7wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y103",
      INIT => X"00009C3C63C3FFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Tzxwx4,
      ADR3 => cortexm0_u_logic_M6ywx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_Jvwwx4_Qvwwx4_AND_4340_o,
      ADR4 => cortexm0_u_logic_Zwwwx4_Gxwwx4_AND_4346_o,
      O => cortexm0_u_logic_Fq7wx4
    );
  cortexm0_u_logic_W6iwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y107",
      INIT => X"4000000044000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Dp7wx4,
      ADR1 => cortexm0_u_logic_R9nwx4,
      ADR2 => cortexm0_u_logic_Ok7wx4,
      ADR3 => cortexm0_u_logic_Pkwwx4,
      ADR0 => cortexm0_u_logic_Vy7wx4,
      O => cortexm0_u_logic_W6iwx4
    );
  cortexm0_u_logic_Qe0wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y107",
      INIT => X"CF2ECF2ECC0CCC0C"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Muawx4,
      ADR2 => cortexm0_u_logic_X8zvx4,
      ADR3 => cortexm0_u_logic_U6awx4_B19wx4_XOR_69_o,
      ADR1 => cortexm0_u_logic_Lf0wx4,
      ADR5 => cortexm0_u_logic_Fuawx4_26410,
      O => N621
    );
  cortexm0_u_logic_Mc0wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y107",
      INIT => X"C000CC0040004400"
    )
    port map (
      ADR4 => cortexm0_u_logic_Xd8wx4,
      ADR2 => cortexm0_u_logic_Ce0wx4,
      ADR0 => cortexm0_u_logic_W6iwx4,
      ADR3 => N621,
      ADR5 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o,
      ADR1 => N4,
      O => N910
    );
  cortexm0_u_logic_Ia0wx41_SW8 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y107",
      INIT => X"ECECFFFFFFECFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR0 => cortexm0_u_logic_U2ewx4,
      ADR1 => cortexm0_u_logic_Bpzvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_22_0,
      ADR5 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR4 => N910,
      O => N1051
    );
  cortexm0_u_logic_Q713z4_cortexm0_u_logic_Q713z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kdyvx4,
      O => cortexm0_u_logic_Kdyvx4_0
    );
  cortexm0_u_logic_X1ywx4_E2ywx4_AND_4458_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y98",
      INIT => X"F0AACCFFF0AACC00"
    )
    port map (
      ADR0 => cortexm0_u_logic_Duuwx4,
      ADR2 => cortexm0_u_logic_N3ywx4,
      ADR5 => cortexm0_u_logic_Ylbwx4,
      ADR1 => cortexm0_u_logic_Cawwx4_0,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR3 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_X1ywx4_E2ywx4_AND_4458_o
    );
  cortexm0_u_logic_Xppvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y98",
      INIT => X"A0000000A0000000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Ob2wx4_27679,
      ADR2 => cortexm0_u_logic_Xc2wx4_27678,
      ADR3 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1323_o_27672,
      ADR4 => cortexm0_u_logic_Vb2wx4_27680,
      ADR5 => '1',
      O => cortexm0_u_logic_Xppvx4
    );
  cortexm0_u_logic_Kdyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y98",
      INIT => X"50000000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Ob2wx4_27679,
      ADR2 => cortexm0_u_logic_Xc2wx4_27678,
      ADR3 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1323_o_27672,
      ADR4 => cortexm0_u_logic_Vb2wx4_27680,
      O => cortexm0_u_logic_Kdyvx4
    );
  cortexm0_u_logic_Vb2wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y98",
      INIT => X"0044005500040005"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o,
      ADR3 => N70,
      ADR1 => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o,
      ADR2 => cortexm0_u_logic_K1z2z4_26482,
      ADR5 => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      O => cortexm0_u_logic_Vb2wx4_27680
    );
  cortexm0_u_logic_Q713z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Q713z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Q713z4_IN,
      O => cortexm0_u_logic_Q713z4_28553,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ob2wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y98",
      INIT => X"0303010100030001"
    )
    port map (
      ADR2 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o,
      ADR1 => N72,
      ADR4 => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o,
      ADR3 => cortexm0_u_logic_C3z2z4_26486,
      ADR5 => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o,
      ADR0 => cortexm0_u_logic_Rni2z4_25661,
      O => cortexm0_u_logic_Ob2wx4_27679
    );
  cortexm0_u_logic_It63z4_cortexm0_u_logic_It63z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N684,
      O => N684_0
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o6_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y105"
    )
    port map (
      IA => N1349,
      IB => N1350,
      O => N684,
      SEL => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o6_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y105",
      INIT => X"FFFFFFFFDDDFDDFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR2 => cortexm0_u_logic_Wfuwx4,
      ADR4 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o5_27682,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Wxp2z4_25622,
      O => N1349
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o6_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y105",
      INIT => X"CFCCFFCCCDCCDDCC"
    )
    port map (
      ADR0 => cortexm0_u_logic_Lstwx42_25773,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Wai2z4_25774,
      ADR4 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o5_27682,
      ADR2 => cortexm0_u_logic_Wfuwx4,
      ADR1 => cortexm0_u_logic_Wxp2z4_25622,
      O => N1350
    );
  cortexm0_u_logic_Upyvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y105",
      INIT => X"3333222233332322"
    )
    port map (
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => cortexm0_u_logic_Msyvx4,
      ADR3 => cortexm0_u_logic_Wgb2z4_Rob2z4_AND_6675_o,
      ADR5 => cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4687_o,
      ADR2 => N250_0,
      ADR0 => cortexm0_u_logic_Fsyvx4,
      O => cortexm0_u_logic_Upyvx4_27659
    );
  cortexm0_u_logic_It63z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_It63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_It63z4_IN,
      O => cortexm0_u_logic_It63z4_27315,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hc1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y105",
      INIT => X"ABFFFFFFFBFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Vr43z4_26188,
      ADR5 => cortexm0_u_logic_D923z4_26179,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR0 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Hc1wx45_28812
    );
  cortexm0_u_logic_U3ywx4_B4ywx4_AND_4464_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y99",
      INIT => X"F0AACCFFF0AACC00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ebbwx4,
      ADR1 => cortexm0_u_logic_Qxuwx4,
      ADR5 => cortexm0_u_logic_Svqwx4,
      ADR0 => cortexm0_u_logic_Bdwwx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR4 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_U3ywx4_B4ywx4_AND_4464_o
    );
  cortexm0_u_logic_Mmux_Hr7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y99",
      INIT => X"FFC4FF043B00FB00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_Dp7wx4,
      ADR2 => N42,
      ADR5 => cortexm0_u_logic_U2ewx4,
      ADR3 => cortexm0_u_logic_Cuxwx4,
      ADR4 => cortexm0_u_logic_Xuxwx4,
      O => cortexm0_u_logic_Hr7wx4
    );
  cortexm0_u_logic_Fxv2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fxv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fxv2z4_IN,
      O => cortexm0_u_logic_Fxv2z4_28378,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Cuxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y99",
      INIT => X"060C9F3F0303CFCF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Tzxwx4,
      ADR3 => cortexm0_u_logic_M6ywx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_U3ywx4_B4ywx4_AND_4464_o,
      ADR4 => cortexm0_u_logic_X1ywx4_E2ywx4_AND_4458_o,
      O => cortexm0_u_logic_Cuxwx4
    );
  cortexm0_u_logic_Mi33z4_cortexm0_u_logic_Mi33z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N913,
      O => N913_0
    );
  cortexm0_u_logic_Qe0wx4_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y104"
    )
    port map (
      IA => N1433,
      IB => N1434,
      O => N913,
      SEL => cortexm0_u_logic_Pri3z4_22_0
    );
  cortexm0_u_logic_Qe0wx4_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y104",
      INIT => X"0000001300000011"
    )
    port map (
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR5 => cortexm0_u_logic_W6iwx4,
      ADR2 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o,
      ADR0 => N4,
      O => N1433
    );
  cortexm0_u_logic_Qe0wx4_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y104",
      INIT => X"3777000033770000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR0 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR4 => cortexm0_u_logic_G6pvx4,
      ADR5 => cortexm0_u_logic_W6iwx4,
      ADR2 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o,
      ADR3 => N4,
      O => N1434
    );
  cortexm0_u_logic_Mi33z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mi33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mi33z4_IN,
      O => cortexm0_u_logic_Mi33z4_26187,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qe0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y104",
      INIT => X"FCFCFCFCFC00FC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4263_o,
      ADR3 => cortexm0_u_logic_H4uwx4_O4uwx4_AND_4015_o_25822,
      ADR1 => cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4070_o_25825,
      ADR5 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4178_o,
      O => N4
    );
  cortexm0_u_logic_H4uwx4_O4uwx4_AND_4015_o : X_LUT6
    generic map(
      LOC => "SLICE_X18Y104",
      INIT => X"0F0C03000F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR2 => N152,
      ADR3 => cortexm0_u_logic_X5uwx4_E6uwx4_AND_4020_o,
      ADR1 => cortexm0_u_logic_Oldwx4,
      ADR4 => cortexm0_u_logic_B8uwx4_I8uwx4_AND_4027_o,
      ADR5 => cortexm0_u_logic_L5owx4,
      O => cortexm0_u_logic_H4uwx4_O4uwx4_AND_4015_o_25822
    );
  cortexm0_u_logic_Lpu2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y116",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lpu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Lpu2z4_IN,
      O => cortexm0_u_logic_Lpu2z4_26024,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  N427_N427_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1028,
      O => N1028_0
    );
  N427_N427_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N428_pack_7,
      O => N428
    );
  cortexm0_u_logic_Bspvx43_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y110"
    )
    port map (
      IA => N1385,
      IB => N1386,
      O => N1028,
      SEL => cortexm0_u_logic_Bspvx41_25821
    );
  cortexm0_u_logic_Bspvx43_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y110",
      INIT => X"FF00C500FFFFC5C5"
    )
    port map (
      ADR5 => cortexm0_u_logic_K0qvx4,
      ADR3 => cortexm0_u_logic_Rtpvx4,
      ADR2 => cortexm0_u_logic_W6iwx4,
      ADR4 => cortexm0_u_logic_Bspvx461,
      ADR0 => N427,
      ADR1 => N428,
      O => N1385
    );
  cortexm0_u_logic_Bspvx43_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y110",
      INIT => X"FFFFFFFAFFFFFFFA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4687_o,
      ADR2 => cortexm0_u_logic_Zcn2z4_26360,
      ADR0 => cortexm0_u_logic_Cyq2z4_26483,
      ADR3 => cortexm0_u_logic_Rtpvx4,
      O => N1386
    );
  cortexm0_u_logic_Bspvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y110",
      INIT => X"0537FFFF0537FFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o,
      ADR2 => cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4070_o_25825,
      ADR0 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      ADR3 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3648_o,
      ADR1 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o,
      ADR5 => '1',
      O => N427
    );
  cortexm0_u_logic_Bspvx42_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y110",
      INIT => X"F8C80000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o,
      ADR2 => cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4070_o_25825,
      ADR0 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      ADR3 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3648_o,
      ADR1 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4091_o,
      O => N428_pack_7
    );
  cortexm0_u_logic_Bspvx43_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y110",
      INIT => X"AAFFAAAAEEFFEEEE"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_K0qvx4,
      ADR5 => cortexm0_u_logic_Rtpvx4,
      ADR0 => cortexm0_u_logic_W6iwx4,
      ADR4 => N427,
      ADR3 => cortexm0_u_logic_Bspvx41_25821,
      O => N1027
    );
  cortexm0_u_logic_Mxor_U09wx4_B19wx4_XOR_63_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y94",
      INIT => X"9A9AAA9A9999AA99"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fzl2z4_26001,
      ADR1 => N534,
      ADR2 => cortexm0_u_logic_N142z4_U142z4_AND_5607_o,
      ADR4 => cortexm0_u_logic_Xwawx4_Qobwx4_AND_2120_o,
      ADR5 => cortexm0_u_logic_W19wx4,
      ADR0 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_U09wx4_B19wx4_XOR_63_o
    );
  cortexm0_u_logic_Xwawx4_Qobwx4_AND_2120_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y94",
      INIT => X"BF00FF00FF00FF00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pdi2z4_26172,
      ADR0 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Ffqvx4,
      ADR3 => cortexm0_u_logic_Xwawx4,
      O => cortexm0_u_logic_Xwawx4_Qobwx4_AND_2120_o
    );
  cortexm0_u_logic_Xwawx47 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y94",
      INIT => X"00000000FFAFFFAE"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Xwawx43_27544,
      ADR4 => cortexm0_u_logic_Xwawx41_27542,
      ADR1 => cortexm0_u_logic_Xwawx42_27543,
      ADR5 => cortexm0_u_logic_H1cwx4,
      ADR0 => cortexm0_u_logic_Xwawx46_0,
      O => cortexm0_u_logic_Xwawx4
    );
  cortexm0_u_logic_Ilp2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ilp2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ilp2z4_IN,
      O => cortexm0_u_logic_Ilp2z4_27351,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_H1cwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y94",
      INIT => X"0500000000000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Pdi2z4_26172,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_H1cwx4
    );
  cortexm0_u_logic_SF1532111 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y108",
      INIT => X"FFFF0000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_SF153211
    );
  cortexm0_u_logic_Ce0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y108",
      INIT => X"44774F4F00330F0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Sr53z4_25863,
      ADR3 => cortexm0_u_logic_Ebh3z4_25880,
      ADR0 => cortexm0_u_logic_Tch3z4_25870,
      ADR1 => cortexm0_u_logic_M1j2z4_25871,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Ce0wx42_29201
    );
  cortexm0_u_logic_Ce0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y108",
      INIT => X"FFFFFFF7FFF7FFF7"
    )
    port map (
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR1 => cortexm0_u_logic_SF1101,
      ADR5 => cortexm0_u_logic_Ce0wx42_29201,
      ADR0 => cortexm0_u_logic_SF153211,
      ADR3 => cortexm0_u_logic_Ce0wx44_28788,
      ADR2 => cortexm0_u_logic_Ce0wx45,
      O => cortexm0_u_logic_Ce0wx46_29200
    );
  cortexm0_u_logic_Sr53z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sr53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sr53z4_IN,
      O => cortexm0_u_logic_Sr53z4_25863,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ce0wx49_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y108",
      INIT => X"FFFF0000F7FF0000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Poq2z4_28734,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR0 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      ADR4 => cortexm0_u_logic_Ce0wx46_29200,
      O => N722
    );
  cortexm0_u_logic_Txj2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y89",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Txj2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Txj2z4_IN,
      O => cortexm0_u_logic_Txj2z4_26256,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Tuawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y95",
      INIT => X"4000000000000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pdi2z4_26172,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Zoy2z4_25998,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      O => cortexm0_u_logic_Tuawx41_29211
    );
  cortexm0_u_logic_Tuawx43 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y95",
      INIT => X"FFFFFFFFFFFFAE0C"
    )
    port map (
      ADR0 => cortexm0_u_logic_I6z2z4_26481,
      ADR4 => cortexm0_u_logic_Tuawx41_29211,
      ADR3 => cortexm0_u_logic_Ul9wx4,
      ADR5 => N728,
      ADR2 => cortexm0_u_logic_K952z4_R952z4_AND_5776_o,
      ADR1 => cortexm0_u_logic_W19wx4,
      O => cortexm0_u_logic_Tuawx4
    );
  cortexm0_u_logic_Wyt2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y95",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wyt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wyt2z4_IN,
      O => cortexm0_u_logic_Wyt2z4_26914,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Tuawx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y95",
      INIT => X"0000AAAA0000AAAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_K9z2z4_26480,
      ADR4 => cortexm0_u_logic_Xwawx4,
      O => N728
    );
  cortexm0_u_logic_Ug63z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ug63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ug63z4_IN,
      O => cortexm0_u_logic_Ug63z4_26251,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Duuwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y91",
      INIT => X"0055330FFF55330F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Txj2z4_26256,
      ADR0 => cortexm0_u_logic_Dq73z4_26248,
      ADR1 => cortexm0_u_logic_Fwj2z4_0,
      ADR5 => cortexm0_u_logic_Ug63z4_26251,
      ADR4 => cortexm0_u_logic_Fgm2z4_25658,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1164
    );
  cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y111",
      INIT => X"CCDDCCFDCCDDCCFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      O => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o2_27709
    );
  cortexm0_u_logic_Kt33z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y115",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kt33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kt33z4_IN,
      O => cortexm0_u_logic_Kt33z4_26036,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Zei2z4_cortexm0_u_logic_Zei2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yuhvx420_14044,
      O => cortexm0_u_logic_Yuhvx420_0
    );
  cortexm0_u_logic_Zei2z4_cortexm0_u_logic_Zei2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1026_pack_3,
      O => N1026
    );
  cortexm0_u_logic_R13wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y109",
      INIT => X"0000303000003030"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => '1',
      O => cortexm0_u_logic_R13wx4
    );
  cortexm0_u_logic_Yuhvx420 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y109",
      INIT => X"0C0C0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Yuhvx420_14044
    );
  cortexm0_u_logic_Zei2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y109",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Lqpvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zei2z4_CLK,
      I => cortexm0_u_logic_Eqpvx4,
      O => cortexm0_u_logic_Zei2z4_26928,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Eqpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y109",
      INIT => X"F7FFF4FFF700F400"
    )
    port map (
      ADR3 => N407_0,
      ADR4 => N1027,
      ADR0 => N1028_0,
      ADR5 => N1026,
      ADR1 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o,
      ADR2 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493,
      O => cortexm0_u_logic_Eqpvx4
    );
  cortexm0_u_logic_Qk0xx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y109",
      INIT => X"000A000A000A000A"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4687_o,
      ADR0 => cortexm0_u_logic_Cyq2z4_26483,
      ADR2 => cortexm0_u_logic_Zcn2z4_26360,
      ADR5 => '1',
      O => cortexm0_u_logic_Qk0xx4
    );
  cortexm0_u_logic_Bspvx43_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y109",
      INIT => X"FFFB0001"
    )
    port map (
      ADR1 => cortexm0_u_logic_Rtpvx4,
      ADR4 => cortexm0_u_logic_Dtpvx4,
      ADR3 => cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4687_o,
      ADR0 => cortexm0_u_logic_Cyq2z4_26483,
      ADR2 => cortexm0_u_logic_Zcn2z4_26360,
      O => N1026_pack_3
    );
  cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4687_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y109",
      INIT => X"EFEFEFEF00EFEFEF"
    )
    port map (
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_Tv2wx4,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Zj3wx4,
      ADR2 => cortexm0_u_logic_R13wx4,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4687_o
    );
  cortexm0_u_logic_To23z4_cortexm0_u_logic_To23z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mrsvx43_pack_11,
      O => cortexm0_u_logic_Mrsvx43_29206
    );
  cortexm0_u_logic_Gv6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y90",
      INIT => X"0002000200020002"
    )
    port map (
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => '1',
      O => cortexm0_u_logic_Gv6wx4
    );
  cortexm0_u_logic_Mrsvx43 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y90",
      INIT => X"5F505050"
    )
    port map (
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Mrsvx43_pack_11
    );
  cortexm0_u_logic_Mrsvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y90",
      INIT => X"FFFFFFFF0FFF0EFE"
    )
    port map (
      ADR1 => cortexm0_u_logic_A4t2z4_26089,
      ADR5 => cortexm0_u_logic_L8t2z4_25926,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      O => N1529
    );
  cortexm0_u_logic_Mrsvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y90",
      INIT => X"FAFF00FFFAF00000"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Mrsvx44_27197,
      ADR2 => cortexm0_u_logic_Mrsvx43_29206,
      ADR5 => cortexm0_u_logic_Mrsvx42_29204,
      O => cortexm0_u_logic_Mrsvx45_27196
    );
  cortexm0_u_logic_To23z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y90",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_To23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_To23z4_IN,
      O => cortexm0_u_logic_To23z4_27656,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mrsvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y90",
      INIT => X"ACFCACFC0C0CACFC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => cortexm0_u_logic_A4t2z4_26089,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => N1529,
      O => cortexm0_u_logic_Mrsvx42_29204
    );
  cortexm0_u_logic_Q8ywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y93",
      INIT => X"082A193B4C6E5D7F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Skm2z4_25893,
      ADR3 => cortexm0_u_logic_Ii63z4_25894,
      ADR4 => cortexm0_u_logic_Rr73z4_25895,
      ADR5 => cortexm0_u_logic_Imt2z4_25896,
      ADR0 => cortexm0_u_logic_Svk2z4_1_25897,
      ADR1 => cortexm0_u_logic_Yaz2z4_1_25898,
      O => cortexm0_u_logic_Q8ywx41_29209
    );
  cortexm0_u_logic_Q8ywx43 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y93",
      INIT => X"FFAAFAFAFFAAFAFA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_T1d3z4_1_25918,
      ADR4 => cortexm0_u_logic_H3d3z4_1_25919,
      ADR3 => cortexm0_u_logic_Q8ywx41_29209,
      ADR2 => cortexm0_u_logic_Q8ywx42_25899,
      O => cortexm0_u_logic_Q8ywx4
    );
  cortexm0_u_logic_F8v2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_F8v2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_F8v2z4_IN,
      O => cortexm0_u_logic_F8v2z4_26916,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Y5ywx41_1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y93",
      INIT => X"FFFFFBFB77FF73FB"
    )
    port map (
      ADR3 => cortexm0_u_logic_Qzq2z4_25915,
      ADR1 => cortexm0_u_logic_Wai2z4_25774,
      ADR2 => cortexm0_u_logic_Emi2z4_25916,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Q8ywx4,
      O => cortexm0_u_logic_Y5ywx41_25914
    );
  cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y92",
      INIT => X"0000FFF00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o5_26749,
      ADR2 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o3_26750,
      ADR4 => cortexm0_u_logic_Ul9wx4,
      O => cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o
    );
  cortexm0_u_logic_Ul9wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y92",
      INIT => X"8A8800008AAA00AA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pdi2z4_26172,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => N1002,
      ADR2 => N1003,
      ADR1 => cortexm0_u_logic_Ul9wx42_29207,
      O => cortexm0_u_logic_Ul9wx4
    );
  cortexm0_u_logic_Ul9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y92",
      INIT => X"AAAEAAAAAAAAAAAA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Ul9wx41_29208
    );
  cortexm0_u_logic_Kf13z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kf13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kf13z4_IN,
      O => cortexm0_u_logic_Kf13z4_28082,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ul9wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y92",
      INIT => X"AAAA0000AAAA0020"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_Emi2z4_25916,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Ul9wx41_29208,
      O => cortexm0_u_logic_Ul9wx42_29207
    );
  cortexm0_u_logic_B1q2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_B1q2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_B1q2z4_IN,
      O => cortexm0_u_logic_B1q2z4_25732,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Imnwx4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y101",
      INIT => X"CCEC0020EEEC2220"
    )
    port map (
      ADR1 => cortexm0_u_logic_R9nwx4,
      ADR0 => cortexm0_u_logic_Wxp2z4_25622,
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Lstwx41,
      ADR4 => cortexm0_u_logic_Mq7wx4,
      O => cortexm0_u_logic_Imnwx4_26140
    );
  cortexm0_u_logic_Wn1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y101",
      INIT => X"FFBF0000FF150000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_R9nwx4,
      ADR3 => cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3508_o,
      ADR5 => cortexm0_u_logic_Cbvwx4,
      ADR4 => cortexm0_u_logic_D6qwx4_K6qwx4_AND_3533_o_26782,
      O => cortexm0_u_logic_Wn1wx41_29215
    );
  cortexm0_u_logic_Wn1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y101",
      INIT => X"F3F0F2F0F300A200"
    )
    port map (
      ADR2 => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o_0,
      ADR1 => cortexm0_u_logic_Pmnwx4,
      ADR4 => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o,
      ADR3 => cortexm0_u_logic_Wn1wx41_29215,
      ADR0 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_25796,
      ADR5 => cortexm0_u_logic_Ll1wx441,
      O => cortexm0_u_logic_Wn1wx42_27943
    );
  cortexm0_u_logic_Ll1wx4411 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y101",
      INIT => X"0C0C000000040000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Vwhvx44121,
      ADR3 => N114,
      ADR5 => cortexm0_u_logic_R9nwx4,
      ADR2 => cortexm0_u_logic_Imnwx4_26140,
      ADR1 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4178_o,
      ADR4 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o,
      O => cortexm0_u_logic_Ll1wx441
    );
  cortexm0_u_logic_Vr32z4_Cs32z4_AND_5570_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y96",
      INIT => X"DDF5DDFFDDF55555"
    )
    port map (
      ADR5 => cortexm0_u_logic_Kqzvx4,
      ADR4 => cortexm0_u_logic_Qr42z4_26060,
      ADR1 => cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o,
      ADR3 => cortexm0_u_logic_Oq42z4,
      ADR2 => cortexm0_u_logic_N142z4_U142z4_AND_5607_o,
      ADR0 => cortexm0_u_logic_Y9t2z4_26059,
      O => cortexm0_u_logic_Vr32z4_Cs32z4_AND_5570_o
    );
  cortexm0_u_logic_N142z4_U142z4_AND_5607_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y96",
      INIT => X"00000F0000005500"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Qi03z4_27655,
      ADR0 => cortexm0_u_logic_To23z4_27656,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR3 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_N142z4_U142z4_AND_5607_o3_29212
    );
  cortexm0_u_logic_Nen2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y96",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Upyvx4_27659,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nen2z4_CLK,
      I => cortexm0_u_logic_Npyvx4,
      O => cortexm0_u_logic_Nen2z4_26212,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Npyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y96",
      INIT => X"888888888F8F8F8F"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4687_o,
      ADR5 => cortexm0_u_logic_N142z4_U142z4_AND_5607_o,
      ADR1 => cortexm0_u_logic_Pet2z4_27660,
      ADR0 => cortexm0_u_logic_J4x2z4_26389,
      O => cortexm0_u_logic_Npyvx4
    );
  cortexm0_u_logic_N142z4_U142z4_AND_5607_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y96",
      INIT => X"F5C4F5F500000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Cy33z4_27657,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR1 => cortexm0_u_logic_N142z4_U142z4_AND_5607_o3_29212,
      ADR5 => cortexm0_u_logic_V7ywx4,
      ADR2 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1198_o,
      ADR3 => cortexm0_u_logic_N142z4_U142z4_AND_5607_o2_27658,
      O => cortexm0_u_logic_N142z4_U142z4_AND_5607_o
    );
  cortexm0_u_logic_Kev2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kev2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kev2z4_IN,
      O => cortexm0_u_logic_Kev2z4_28713,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Fc7wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y105",
      INIT => X"5F5F545155555555"
    )
    port map (
      ADR0 => cortexm0_u_logic_U2ewx4,
      ADR3 => cortexm0_u_logic_Pkwwx4,
      ADR1 => cortexm0_u_logic_Vy7wx4,
      ADR5 => cortexm0_u_logic_Dp7wx4,
      ADR2 => cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4312_o,
      ADR4 => cortexm0_u_logic_Fc7wx42_29219,
      O => cortexm0_u_logic_Fc7wx43_28806
    );
  cortexm0_u_logic_Fc7wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y105",
      INIT => X"11CC11C0110011C0"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pkwwx4,
      ADR1 => cortexm0_u_logic_Vy7wx4,
      ADR4 => cortexm0_u_logic_Oldwx4,
      ADR2 => cortexm0_u_logic_Jvwwx4_Qvwwx4_AND_4340_o,
      ADR5 => cortexm0_u_logic_Zwwwx4_Gxwwx4_AND_4346_o,
      ADR0 => cortexm0_u_logic_Tq7wx4,
      O => cortexm0_u_logic_Fc7wx42_29219
    );
  cortexm0_u_logic_Mmux_Bdpwx4161 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y105",
      INIT => X"00009C3C63C3FFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Tzxwx4,
      ADR3 => cortexm0_u_logic_M6ywx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR4 => cortexm0_u_logic_Jgxwx4_Qgxwx4_AND_4398_o,
      ADR5 => cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4404_o_27771,
      O => cortexm0_u_logic_Tq7wx4
    );
  cortexm0_u_logic_Wnv2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wnv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wnv2z4_IN,
      O => cortexm0_u_logic_Wnv2z4_28744,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4404_o : X_LUT6
    generic map(
      LOC => "SLICE_X19Y105",
      INIT => X"F0F0F0F0EEBB2288"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_G4qwx4_0,
      ADR0 => cortexm0_u_logic_Dmvwx4,
      ADR5 => cortexm0_u_logic_Y5ywx4,
      ADR1 => cortexm0_u_logic_M6ywx4,
      ADR2 => N112,
      O => cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4404_o_27771
    );
  cortexm0_u_logic_Gsuwx4_Nsuwx4_AND_4083_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y99",
      INIT => X"EEFC22FCEE302230"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ebbwx4,
      ADR4 => cortexm0_u_logic_Duuwx4,
      ADR2 => cortexm0_u_logic_Bdwwx4,
      ADR0 => cortexm0_u_logic_Ylbwx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR3 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Gsuwx4_Nsuwx4_AND_4083_o
    );
  cortexm0_u_logic_Mmux_Bdpwx4131 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y99",
      INIT => X"9C00FF633C00FFC3"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Tzxwx4,
      ADR0 => cortexm0_u_logic_M6ywx4,
      ADR5 => cortexm0_u_logic_Y5ywx4,
      ADR3 => cortexm0_u_logic_Gftwx4,
      ADR4 => cortexm0_u_logic_Gsuwx4_Nsuwx4_AND_4083_o,
      O => cortexm0_u_logic_Hpuwx4
    );
  cortexm0_u_logic_Gftwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y99",
      INIT => X"0311CF1103DDCFDD"
    )
    port map (
      ADR2 => cortexm0_u_logic_Saqwx4,
      ADR5 => cortexm0_u_logic_N3ywx4,
      ADR4 => cortexm0_u_logic_Eruwx4,
      ADR0 => cortexm0_u_logic_Cawwx4_0,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR3 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Gftwx4
    );
  cortexm0_u_logic_Ccq2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ccq2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ccq2z4_IN,
      O => cortexm0_u_logic_Ccq2z4_28379,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Letwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y99",
      INIT => X"6AFF009555FF00AA"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Tzxwx4,
      ADR1 => cortexm0_u_logic_M6ywx4,
      ADR2 => cortexm0_u_logic_Y5ywx4,
      ADR3 => cortexm0_u_logic_X5uwx4_E6uwx4_AND_4020_o,
      ADR4 => cortexm0_u_logic_Gftwx4,
      O => cortexm0_u_logic_Letwx4
    );
  cortexm0_u_logic_D9uwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y103",
      INIT => X"5050300050F030F0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Eqq2z4_28710,
      ADR1 => cortexm0_u_logic_Poq2z4_28734,
      ADR5 => cortexm0_u_logic_Kev2z4_28713,
      ADR2 => cortexm0_u_logic_Wzy2z4_2_26306,
      ADR4 => cortexm0_u_logic_Fgm2z4_3_26307,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_D9uwx43_26197
    );
  cortexm0_u_logic_Iypwx4_Pypwx4_AND_3513_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y103",
      INIT => X"E4FFE4AAE455E400"
    )
    port map (
      ADR4 => cortexm0_u_logic_D9uwx4,
      ADR1 => cortexm0_u_logic_Dmvwx4,
      ADR2 => cortexm0_u_logic_H1qwx4,
      ADR5 => cortexm0_u_logic_Bjxwx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR0 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Iypwx4_Pypwx4_AND_3513_o
    );
  cortexm0_u_logic_Vbuwx4_Ccuwx4_AND_4040_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y103",
      INIT => X"F0AAF0AAFFCC00CC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Xcuwx4,
      ADR1 => cortexm0_u_logic_Dmvwx4,
      ADR4 => cortexm0_u_logic_Bjxwx4,
      ADR0 => cortexm0_u_logic_H1qwx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Vbuwx4_Ccuwx4_AND_4040_o
    );
  cortexm0_u_logic_Hmv2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hmv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hmv2z4_IN,
      O => cortexm0_u_logic_Hmv2z4_25729,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx41481 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y103",
      INIT => X"3333FFFF3333FFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Iypwx4_Pypwx4_AND_3513_o,
      ADR4 => cortexm0_u_logic_Vbuwx4_Ccuwx4_AND_4040_o,
      O => cortexm0_u_logic_Mmux_Z78wx4148
    );
  cortexm0_u_logic_O2g3z4_cortexm0_u_logic_O2g3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xt6wx42_14528,
      O => cortexm0_u_logic_Xt6wx42_0
    );
  cortexm0_u_logic_Xt6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y104",
      INIT => X"1200125A1200125A"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pty2z4_26586,
      ADR2 => cortexm0_u_logic_Swy2z4_25978,
      ADR3 => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o,
      ADR1 => cortexm0_u_logic_Zei2z4_26928,
      ADR4 => cortexm0_u_logic_Dtpvx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Xt6wx41_27000
    );
  cortexm0_u_logic_Xt6wx42 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y104",
      INIT => X"05050505"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pty2z4_26586,
      ADR2 => cortexm0_u_logic_Swy2z4_25978,
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_Xt6wx42_14528
    );
  cortexm0_u_logic_Mmux_Dtpvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y104",
      INIT => X"FF0FF000CFCFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Wai2z4_25774,
      ADR5 => cortexm0_u_logic_Ok7wx4,
      ADR3 => cortexm0_u_logic_Mmux_Dtpvx412_28603,
      ADR4 => cortexm0_u_logic_Pri3z4_33_0,
      ADR1 => cortexm0_u_logic_Mmux_Dtpvx411,
      O => cortexm0_u_logic_Dtpvx4
    );
  cortexm0_u_logic_Fc7wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y104",
      INIT => X"7700000072507250"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fc7wx41_28805,
      ADR0 => cortexm0_u_logic_Ar7wx4,
      ADR1 => cortexm0_u_logic_Hr7wx4,
      ADR5 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4308_o,
      ADR4 => cortexm0_u_logic_Xs7wx4,
      ADR2 => cortexm0_u_logic_Fc7wx43_28806,
      O => cortexm0_u_logic_Fc7wx4
    );
  cortexm0_u_logic_O2g3z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_O2g3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_O2g3z4_IN,
      O => cortexm0_u_logic_O2g3z4_26164,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Dtpvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y104",
      INIT => X"00FF00FF05053737"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Db7wx4,
      ADR5 => N826,
      ADR2 => cortexm0_u_logic_Et7wx4,
      ADR3 => cortexm0_u_logic_Lt7wx4,
      ADR4 => cortexm0_u_logic_Fc7wx4,
      O => cortexm0_u_logic_Mmux_Dtpvx411
    );
  cortexm0_u_logic_Euzvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y98",
      INIT => X"F0550055FF550F55"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Efp2z4_26724,
      ADR5 => cortexm0_u_logic_U593z4_26873,
      ADR4 => cortexm0_u_logic_Euzvx45_26951,
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR2 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Euzvx4
    );
  cortexm0_u_logic_Euzvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y98",
      INIT => X"0C000C0000000C00"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Rtz2z4_26952,
      ADR5 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1346_o,
      ADR1 => cortexm0_u_logic_Svqwx4,
      ADR3 => cortexm0_u_logic_Euzvx44_26947,
      ADR2 => N902,
      O => cortexm0_u_logic_Euzvx45_26951
    );
  cortexm0_u_logic_Lrc2z4_U9h2z4_OR_1426_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y98",
      INIT => X"FFFFFFFCFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR1 => cortexm0_u_logic_Fgm2z4_25658,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Lrc2z4_U9h2z4_OR_1426_o
    );
  cortexm0_u_logic_R6v2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_R6v2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_R6v2z4_IN,
      O => cortexm0_u_logic_R6v2z4_27319,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Svqwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y98",
      INIT => X"F5310000F531F531"
    )
    port map (
      ADR1 => cortexm0_u_logic_G493z4_27318,
      ADR4 => cortexm0_u_logic_Duuwx421,
      ADR2 => cortexm0_u_logic_Lrc2z4_Bah2z4_OR_1424_o,
      ADR0 => cortexm0_u_logic_R6v2z4_27319,
      ADR3 => cortexm0_u_logic_Lrc2z4_U9h2z4_OR_1426_o,
      ADR5 => N514_0,
      O => cortexm0_u_logic_Svqwx4
    );
  cortexm0_u_logic_E153z4_cortexm0_u_logic_E153z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ddyvx4,
      O => cortexm0_u_logic_Ddyvx4_0
    );
  cortexm0_u_logic_Zwwwx4_Gxwwx4_AND_4346_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y100",
      INIT => X"DFD5DAD08F858A80"
    )
    port map (
      ADR4 => cortexm0_u_logic_Pjqwx4,
      ADR3 => cortexm0_u_logic_Pybwx4,
      ADR1 => cortexm0_u_logic_Bywwx4,
      ADR5 => cortexm0_u_logic_Lr9wx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Zwwwx4_Gxwwx4_AND_4346_o
    );
  cortexm0_u_logic_Z62wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y100",
      INIT => X"FFFFFFFF35FFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_E153z4_29214,
      ADR1 => cortexm0_u_logic_Mi23z4_28517,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR3 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Z62wx46_28793
    );
  cortexm0_u_logic_E153z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_E153z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_E153z4_IN,
      O => cortexm0_u_logic_E153z4_29214,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_P82wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y100",
      INIT => X"A0AA2022F0FF3033"
    )
    port map (
      ADR5 => cortexm0_u_logic_Vr33z4_27963,
      ADR1 => cortexm0_u_logic_Na63z4_28676,
      ADR0 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      ADR3 => cortexm0_u_logic_E153z4_29214,
      ADR4 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR2 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      O => cortexm0_u_logic_P82wx41_28772
    );
  cortexm0_u_logic_Afyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y100",
      INIT => X"0000050000000500"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1323_o_27672,
      ADR2 => cortexm0_u_logic_Vb2wx4_27680,
      ADR3 => cortexm0_u_logic_Ob2wx4_27679,
      ADR0 => cortexm0_u_logic_Xc2wx4_27678,
      ADR5 => '1',
      O => cortexm0_u_logic_Afyvx4
    );
  cortexm0_u_logic_Ddyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y100",
      INIT => X"00005000"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1323_o_27672,
      ADR2 => cortexm0_u_logic_Vb2wx4_27680,
      ADR3 => cortexm0_u_logic_Ob2wx4_27679,
      ADR0 => cortexm0_u_logic_Xc2wx4_27678,
      O => cortexm0_u_logic_Ddyvx4
    );
  cortexm0_u_logic_C4pvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y102",
      INIT => X"0F0CFFCC05040504"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      O => cortexm0_u_logic_C4pvx41_29217
    );
  cortexm0_u_logic_C4pvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y102",
      INIT => X"FFFEFFFEF0F0FFFE"
    )
    port map (
      ADR4 => cortexm0_u_logic_Z5pvx4,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Mtqvx4,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_C4pvx42_29216,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      O => cortexm0_u_logic_C4pvx4
    );
  cortexm0_u_logic_Mzp2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mzp2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mzp2z4_IN,
      O => cortexm0_u_logic_Mzp2z4_25726,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_C4pvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y102",
      INIT => X"FFFFECCCFFFFEECC"
    )
    port map (
      ADR0 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR3 => cortexm0_u_logic_Kvfwx4,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Qp3wx4,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR1 => cortexm0_u_logic_C4pvx41_29217,
      O => cortexm0_u_logic_C4pvx42_29216
    );
  cortexm0_u_logic_Po83z4_cortexm0_u_logic_Po83z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pu1wx4_inv,
      O => cortexm0_u_logic_Pu1wx4_inv_0
    );
  cortexm0_u_logic_G02wx4_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y97",
      INIT => X"0010000000100000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Xc2wx4_27678,
      ADR1 => cortexm0_u_logic_Ob2wx4_27679,
      ADR2 => cortexm0_u_logic_M1j2z4_25871,
      ADR0 => cortexm0_u_logic_Vb2wx4_27680,
      ADR3 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1323_o_27672,
      ADR5 => '1',
      O => cortexm0_u_logic_G02wx4_inv
    );
  cortexm0_u_logic_Pu1wx4_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y97",
      INIT => X"00010000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Xc2wx4_27678,
      ADR1 => cortexm0_u_logic_Ob2wx4_27679,
      ADR2 => cortexm0_u_logic_M1j2z4_25871,
      ADR0 => cortexm0_u_logic_Vb2wx4_27680,
      ADR3 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1323_o_27672,
      O => cortexm0_u_logic_Pu1wx4_inv
    );
  cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1323_o : X_LUT6
    generic map(
      LOC => "SLICE_X19Y97",
      INIT => X"1010111100100011"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o,
      ADR0 => N68,
      ADR2 => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o,
      ADR3 => cortexm0_u_logic_I2t2z4_26252,
      ADR5 => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1323_o_27672
    );
  cortexm0_u_logic_Po83z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y97",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Po83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Po83z4_IN,
      O => cortexm0_u_logic_Po83z4_28699,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Uvzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y97",
      INIT => X"05F505F50303F3F3"
    )
    port map (
      ADR1 => cortexm0_u_logic_H133z4_26948,
      ADR0 => cortexm0_u_logic_Lq03z4_27613,
      ADR4 => cortexm0_u_logic_Yr13z4_27614,
      ADR3 => cortexm0_u_logic_U593z4_26873,
      ADR2 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Uvzvx41_27612
    );
  cortexm0_u_logic_Ce0wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y106",
      INIT => X"0000000400000005"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ji43z4_25865,
      ADR3 => cortexm0_u_logic_Ka83z4_26199,
      ADR2 => cortexm0_u_logic_B173z4_27954,
      ADR4 => cortexm0_u_logic_A8h3z4_25875,
      ADR5 => cortexm0_u_logic_Kev2z4_28713,
      ADR1 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1203_o,
      O => cortexm0_u_logic_Ce0wx410
    );
  cortexm0_u_logic_D9uwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y106",
      INIT => X"00000C0C00005D5D"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Bf93z4_28654,
      ADR2 => cortexm0_u_logic_B173z4_27954,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR1 => cortexm0_u_logic_Fgm2z4_25658,
      ADR5 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_D9uwx44_26202
    );
  cortexm0_u_logic_Mxor_U6awx4_B19wx4_XOR_69_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y106",
      INIT => X"AAAA9A5AAAAA9955"
    )
    port map (
      ADR1 => cortexm0_u_logic_K1z2z4_26482,
      ADR4 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2233_o,
      ADR3 => cortexm0_u_logic_Y29wx4,
      ADR5 => cortexm0_u_logic_W19wx4,
      ADR0 => cortexm0_u_logic_Wzawx4,
      ADR2 => cortexm0_u_logic_Ce0wx4,
      O => cortexm0_u_logic_U6awx4_B19wx4_XOR_69_o
    );
  cortexm0_u_logic_B173z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_B173z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_B173z4_IN,
      O => cortexm0_u_logic_B173z4_27954,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ce0wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y106",
      INIT => X"A8A8A0A800000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Kev2z4_28713,
      ADR4 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1203_o,
      ADR0 => cortexm0_u_logic_Ce0wx41_0,
      ADR2 => cortexm0_u_logic_Ce0wx410,
      ADR1 => cortexm0_u_logic_Ce0wx48_27956,
      ADR5 => N722,
      O => cortexm0_u_logic_Ce0wx4
    );
  cortexm0_u_logic_Vq1wx4_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y93",
      INIT => X"FFFF50FFFFFF5050"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Imnwx4_26140,
      ADR3 => cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3919_o_25736,
      ADR2 => cortexm0_u_logic_Pmnwx4,
      ADR0 => cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o,
      ADR4 => cortexm0_u_logic_Bpzvx4,
      O => N443
    );
  cortexm0_u_logic_Jr1wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y93",
      INIT => X"A800FC00FF00FF00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Pdi2z4_26172,
      ADR0 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o2_26173,
      ADR1 => cortexm0_u_logic_Duc2z4,
      ADR2 => cortexm0_u_logic_I0d2z4_0,
      ADR5 => cortexm0_u_logic_Pri3z4_3_0,
      ADR3 => cortexm0_u_logic_Jr1wx43_26222,
      O => cortexm0_u_logic_Jr1wx4
    );
  cortexm0_u_logic_Jr1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y93",
      INIT => X"AAFA000040EA0000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Muawx4,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR4 => cortexm0_u_logic_Jr1wx42_26218,
      ADR0 => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o,
      ADR5 => cortexm0_u_logic_Hnbwx4_B19wx4_XOR_81_o,
      ADR2 => cortexm0_u_logic_Fuawx4_26410,
      O => cortexm0_u_logic_Jr1wx43_26222
    );
  cortexm0_u_logic_Ug73z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ug73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ug73z4_IN,
      O => cortexm0_u_logic_Ug73z4_26321,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mxor_Hnbwx4_B19wx4_XOR_81_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y93",
      INIT => X"FF000CF3FF00AE51"
    )
    port map (
      ADR0 => cortexm0_u_logic_Zcn2z4_26360,
      ADR1 => cortexm0_u_logic_Qzq2z4_25915,
      ADR5 => cortexm0_u_logic_Xwawx4_Qobwx4_AND_2120_o,
      ADR3 => cortexm0_u_logic_Wzawx4,
      ADR2 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o,
      ADR4 => N718,
      O => cortexm0_u_logic_Hnbwx4_B19wx4_XOR_81_o
    );
  cortexm0_u_logic_Tse3z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y90",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tse3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tse3z4_IN,
      O => cortexm0_u_logic_Tse3z4_27857,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ymo2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y114",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ymo2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ymo2z4_IN,
      O => cortexm0_u_logic_Ymo2z4_26703,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Uyu2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y113",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uyu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Uyu2z4_IN,
      O => cortexm0_u_logic_Uyu2z4_26833,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_W5s2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y89",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_W5s2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_W5s2z4_IN,
      O => cortexm0_u_logic_W5s2z4_26331,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Oas2z4_cortexm0_u_logic_Oas2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(4),
      O => cortexm0_u_logic_n16585_4_0
    );
  cortexm0_u_logic_Oas2z4_cortexm0_u_logic_Oas2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(3),
      O => cortexm0_u_logic_n16585_3_0
    );
  cortexm0_u_logic_Oas2z4_cortexm0_u_logic_Oas2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(2),
      O => cortexm0_u_logic_n16585_2_0
    );
  cortexm0_u_logic_Oas2z4_cortexm0_u_logic_Oas2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(1),
      O => cortexm0_u_logic_n16585_1_0
    );
  cortexm0_u_logic_Madd_n16585_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y95",
      INIT => X"AAA5000F555AFFF0"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Wzawx4,
      ADR4 => N854,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR3 => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o,
      ADR0 => N320,
      O => cortexm0_u_logic_Madd_n16585_lut(4)
    );
  ProtoComp2363_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X28Y95"
    )
    port map (
      O => ProtoComp2363_CYINITGND_0
    );
  cortexm0_u_logic_Madd_n16585_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y95"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp2363_CYINITGND_0,
      CO(3) => cortexm0_u_logic_Madd_n16585_cy_4_Q_28254,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16585_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16585_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16585_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_2_Q,
      DI(1) => cortexm0_u_logic_Qqbvx4,
      DI(0) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_0_Q,
      O(3) => cortexm0_u_logic_n16585(4),
      O(2) => cortexm0_u_logic_n16585(3),
      O(1) => cortexm0_u_logic_n16585(2),
      O(0) => cortexm0_u_logic_n16585(1),
      S(3) => cortexm0_u_logic_Madd_n16585_lut(4),
      S(2) => cortexm0_u_logic_Madd_n16585_lut(3),
      S(1) => cortexm0_u_logic_Madd_n16585_lut(2),
      S(0) => cortexm0_u_logic_Madd_n16585_lut(1)
    );
  cortexm0_u_logic_Madd_n16585_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y95",
      INIT => X"1E1E1E1E1E1E0F1E"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pdi2z4_26172,
      ADR5 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Jrnvx4,
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR2 => cortexm0_u_logic_Hnbwx4_B19wx4_XOR_81_o,
      ADR1 => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o,
      O => cortexm0_u_logic_Madd_n16585_lut(3)
    );
  cortexm0_u_logic_Oas2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y95",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Oas2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Oas2z4_IN,
      O => cortexm0_u_logic_Oas2z4_26589,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Madd_n16585_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y95",
      INIT => X"00FF33CC00FF33CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_U09wx4_B19wx4_XOR_63_o,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR4 => cortexm0_u_logic_C192z4_J192z4_AND_6303_o,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16585_lut(2)
    );
  cortexm0_u_logic_Qqbvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y95",
      INIT => X"00003333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR4 => cortexm0_u_logic_C192z4_J192z4_AND_6303_o,
      O => cortexm0_u_logic_Qqbvx4
    );
  cortexm0_u_logic_Madd_n16585_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y95",
      INIT => X"F0F0F0F0C3C3C3C3"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_E1bvx4,
      ADR5 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR1 => cortexm0_u_logic_Toc2z4_Apc2z4_AND_6760_o,
      O => cortexm0_u_logic_Madd_n16585_lut(1)
    );
  cortexm0_u_logic_T1d3z4_1_cortexm0_u_logic_T1d3z4_1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fjswx4_pack_7,
      O => cortexm0_u_logic_Fjswx4
    );
  cortexm0_u_logic_Fjswx44 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y94"
    )
    port map (
      IA => N1623,
      IB => N1624,
      O => cortexm0_u_logic_Fjswx4_pack_7,
      SEL => cortexm0_u_logic_Tki2z4_25751
    );
  cortexm0_u_logic_T1d3z4_1 : X_FF
    generic map(
      LOC => "SLICE_X28Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_T1d3z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_T1d3z4_1_IN,
      O => cortexm0_u_logic_T1d3z4_1_25918,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Fjswx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X28Y94",
      INIT => X"B3F7B3B3B3F7B3F7"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_Qmkwx4,
      ADR4 => cortexm0_u_logic_Fjswx43_26687,
      ADR1 => cortexm0_u_logic_G2lwx4,
      ADR2 => cortexm0_u_logic_C3z2z4_26486,
      O => N1623
    );
  cortexm0_u_logic_Fjswx44_G : X_LUT6
    generic map(
      LOC => "SLICE_X28Y94",
      INIT => X"F0FFCCFF50FF00FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_G2lwx4,
      ADR1 => cortexm0_u_logic_Jky2z4_26576,
      ADR4 => cortexm0_u_logic_Dvy2z4_25981,
      ADR5 => cortexm0_u_logic_Qem2z4_25973,
      ADR0 => cortexm0_u_logic_Hyy2z4_25974,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      O => N1624
    );
  cortexm0_u_logic_G2lwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y94",
      INIT => X"00000000A020AA22"
    )
    port map (
      ADR5 => cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3863_o,
      ADR0 => cortexm0_u_logic_H2xvx4,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_Pxyvx4,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_G2lwx4
    );
  cortexm0_u_logic_T1d3z4_2 : X_FF
    generic map(
      LOC => "SLICE_X28Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_T1d3z4_2_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_T1d3z4_2_IN,
      O => cortexm0_u_logic_T1d3z4_2_26094,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ok7wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y94",
      INIT => X"AFFFFFFFFFFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Ujp2z4_28580,
      ADR5 => cortexm0_u_logic_H3d3z4_1_25919,
      ADR0 => cortexm0_u_logic_T1d3z4_2_26094,
      ADR3 => cortexm0_u_logic_Yaz2z4_2_26093,
      ADR2 => cortexm0_u_logic_Svk2z4_2_26095,
      O => cortexm0_u_logic_Ok7wx41_26961
    );
  cortexm0_u_logic_Duv2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Duv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Duv2z4_IN,
      O => cortexm0_u_logic_Duv2z4_26329,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Arv2z4_cortexm0_u_logic_Arv2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(8),
      O => cortexm0_u_logic_n16585_8_0
    );
  cortexm0_u_logic_Arv2z4_cortexm0_u_logic_Arv2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(7),
      O => cortexm0_u_logic_n16585_7_0
    );
  cortexm0_u_logic_Arv2z4_cortexm0_u_logic_Arv2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(6),
      O => cortexm0_u_logic_n16585_6_0
    );
  cortexm0_u_logic_Arv2z4_cortexm0_u_logic_Arv2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(5),
      O => cortexm0_u_logic_n16585_5_0
    );
  cortexm0_u_logic_Arv2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y96",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Arv2z4_CLK,
      I => cortexm0_u_logic_Pn1wx4_rt_19605,
      O => cortexm0_u_logic_Arv2z4_27897,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Madd_n16585_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y96",
      INIT => X"5566AA995566AA99"
    )
    port map (
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Wzawx4,
      ADR0 => cortexm0_u_logic_Tuawx4,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR3 => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5938_o,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16585_lut(8)
    );
  cortexm0_u_logic_Pn1wx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X28Y96",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pn1wx4,
      ADR1 => '1',
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_Pn1wx4_rt_19605
    );
  cortexm0_u_logic_Madd_n16585_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y96"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16585_cy_4_Q_28254,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16585_cy_8_Q_28257,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16585_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16585_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16585_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_1_Q,
      DI(0) => cortexm0_u_logic_Uubvx4,
      O(3) => cortexm0_u_logic_n16585(8),
      O(2) => cortexm0_u_logic_n16585(7),
      O(1) => cortexm0_u_logic_n16585(6),
      O(0) => cortexm0_u_logic_n16585(5),
      S(3) => cortexm0_u_logic_Madd_n16585_lut(8),
      S(2) => cortexm0_u_logic_Madd_n16585_lut(7),
      S(1) => cortexm0_u_logic_Madd_n16585_lut(6),
      S(0) => cortexm0_u_logic_Madd_n16585_lut(5)
    );
  cortexm0_u_logic_Madd_n16585_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y96",
      INIT => X"03FC03FC03FC03FC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Uz9wx4_B19wx4_XOR_67_o,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR1 => cortexm0_u_logic_Euzvx4,
      O => cortexm0_u_logic_Madd_n16585_lut(7)
    );
  cortexm0_u_logic_Madd_n16585_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y96",
      INIT => X"333333333333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR4 => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o,
      ADR1 => cortexm0_u_logic_Ydcwx4_B19wx4_XOR_85_o,
      O => cortexm0_u_logic_Madd_n16585_lut(6)
    );
  cortexm0_u_logic_Madd_n16585_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y96",
      INIT => X"0033FFCC0033FFCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR3 => cortexm0_u_logic_A272z4_H272z4_AND_6016_o,
      ADR4 => cortexm0_u_logic_Xucwx4_B19wx4_XOR_86_o,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16585_lut(5)
    );
  cortexm0_u_logic_Uubvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y96",
      INIT => X"00330033"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR3 => cortexm0_u_logic_A272z4_H272z4_AND_6016_o,
      ADR4 => '1',
      O => cortexm0_u_logic_Uubvx4
    );
  N1207_N1207_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1208,
      O => N1208_0
    );
  cortexm0_u_logic_R5zvx4_SW3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y115",
      INIT => X"C8C8CDCDC8C8CDCD"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_J0l2z4_26148,
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR5 => '1',
      O => N1207
    );
  cortexm0_u_logic_R5zvx4_SW3_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X27Y115",
      INIT => X"C8CDCDCD"
    )
    port map (
      ADR3 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR1 => cortexm0_u_logic_J0l2z4_26148,
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      O => N1208
    );
  cortexm0_u_logic_Yaz2z4_cortexm0_u_logic_Yaz2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(24),
      O => cortexm0_u_logic_n16585_24_0
    );
  cortexm0_u_logic_Yaz2z4_cortexm0_u_logic_Yaz2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(23),
      O => cortexm0_u_logic_n16585_23_0
    );
  cortexm0_u_logic_Yaz2z4_cortexm0_u_logic_Yaz2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(22),
      O => cortexm0_u_logic_n16585_22_0
    );
  cortexm0_u_logic_Yaz2z4_cortexm0_u_logic_Yaz2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(21),
      O => cortexm0_u_logic_n16585_21_0
    );
  cortexm0_u_logic_Yaz2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_CLK,
      I => cortexm0_u_logic_Ggswx4_rt_19645,
      O => cortexm0_u_logic_Yaz2z4_25558,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Madd_n16585_lut_24_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y100",
      INIT => X"33333C3C33333C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR1 => cortexm0_u_logic_T7cwx4_B19wx4_XOR_84_o,
      ADR4 => cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16585_lut(24)
    );
  cortexm0_u_logic_Ggswx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X28Y100",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Ggswx4,
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_Ggswx4_rt_19645
    );
  cortexm0_u_logic_Svk2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Svk2z4_CLK,
      I => cortexm0_u_logic_Kxkwx4_rt_19671,
      O => cortexm0_u_logic_Svk2z4_25556,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Madd_n16585_cy_24_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y100"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16585_cy_20_Q_28264,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16585_cy_24_Q_28265,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16585_cy_24_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16585_cy_24_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16585_cy_24_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_3_Q,
      DI(2) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_2_Q,
      DI(1) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_1_Q,
      DI(0) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_0_Q,
      O(3) => cortexm0_u_logic_n16585(24),
      O(2) => cortexm0_u_logic_n16585(23),
      O(1) => cortexm0_u_logic_n16585(22),
      O(0) => cortexm0_u_logic_n16585(21),
      S(3) => cortexm0_u_logic_Madd_n16585_lut(24),
      S(2) => cortexm0_u_logic_Madd_n16585_lut(23),
      S(1) => cortexm0_u_logic_Madd_n16585_lut(22),
      S(0) => cortexm0_u_logic_Madd_n16585_lut(21)
    );
  cortexm0_u_logic_Madd_n16585_lut_23_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y100",
      INIT => X"3636C9C93636C9C9"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Wzawx4,
      ADR4 => cortexm0_u_logic_E5awx4,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR0 => cortexm0_u_logic_N90wx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16585_lut(23)
    );
  cortexm0_u_logic_Kxkwx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X28Y100",
      INIT => X"FF00FF00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Kxkwx4,
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_Kxkwx4_rt_19671
    );
  cortexm0_u_logic_Madd_n16585_lut_22_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y100",
      INIT => X"0000FFFF0F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR4 => cortexm0_u_logic_U6awx4_B19wx4_XOR_69_o,
      ADR2 => cortexm0_u_logic_Lf0wx4,
      O => cortexm0_u_logic_Madd_n16585_lut(22)
    );
  cortexm0_u_logic_Madd_n16585_lut_21_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y100",
      INIT => X"0000FFFF5555AAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR0 => cortexm0_u_logic_Fj0wx4,
      ADR4 => cortexm0_u_logic_M9awx4_B19wx4_XOR_70_o,
      O => cortexm0_u_logic_Madd_n16585_lut(21)
    );
  cortexm0_u_logic_Lpt2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lpt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Lpt2z4_IN,
      O => cortexm0_u_logic_Lpt2z4_26367,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Kf23z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kf23z4_CLK,
      I => cortexm0_u_logic_Iu1wx4,
      O => cortexm0_u_logic_Kf23z4_27853,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Iu1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y91",
      INIT => X"FFFFFFFFCEFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR0 => cortexm0_u_logic_Pri3z4_10_0,
      ADR3 => cortexm0_u_logic_Ox1wx431,
      ADR1 => N443,
      ADR4 => N20,
      ADR5 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o_26247,
      O => cortexm0_u_logic_Iu1wx4
    );
  cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y91",
      INIT => X"FFFFFF1FFFFFFFBF"
    )
    port map (
      ADR1 => cortexm0_u_logic_L763z4_27855,
      ADR5 => cortexm0_u_logic_Cy43z4_28619,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR3 => cortexm0_u_logic_Fgm2z4_25658,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR0 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o2_28618
    );
  cortexm0_u_logic_Qe0wx4_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y110",
      INIT => X"0010005500100055"
    )
    port map (
      ADR5 => '1',
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR1 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR2 => cortexm0_u_logic_Pri3z4_22_0,
      O => N912
    );
  cortexm0_u_logic_Gehvx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y110",
      INIT => X"FC30F0F0FD20F5A0"
    )
    port map (
      ADR1 => cortexm0_u_logic_U2ewx4,
      ADR0 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4236_o,
      ADR4 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR3 => N912,
      ADR2 => N913_0,
      ADR5 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o,
      O => N1142
    );
  cortexm0_u_logic_Gehvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y110",
      INIT => X"CCCCAAAACCCCACAC"
    )
    port map (
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4236_o,
      ADR4 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR1 => N912,
      ADR0 => N913_0,
      ADR2 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o,
      O => N1141
    );
  cortexm0_u_logic_Foe3z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y110",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Foe3z4_CLK,
      I => cortexm0_u_logic_Gehvx4,
      O => cortexm0_u_logic_Foe3z4_26448,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Gehvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y110",
      INIT => X"FFFFFFFFCCCDCCC8"
    )
    port map (
      ADR5 => cortexm0_u_logic_Gehvx41_26447,
      ADR2 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_25643,
      ADR0 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_25633,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644,
      ADR4 => N1141,
      ADR1 => N1142,
      O => cortexm0_u_logic_Gehvx4
    );
  cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y111",
      INIT => X"3F3F3F3F15111515"
    )
    port map (
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_Emi2z4_25916,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o1_27708
    );
  cortexm0_u_logic_Kxe3z4_cortexm0_u_logic_Kxe3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_8_pack_2,
      O => HWDATA(8)
    );
  cortexm0_u_logic_Kxe3z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kxe3z4_CLK,
      I => HWDATA(9),
      O => cortexm0_u_logic_Kxe3z4_27556,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_hwdata_o_9_11 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y94",
      INIT => X"0505AFAF0505AFAF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Wq5wx4,
      ADR2 => cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o,
      ADR4 => cortexm0_u_logic_N142z4_U142z4_AND_5607_o,
      ADR5 => '1',
      O => HWDATA(9)
    );
  cortexm0_u_logic_Mmux_hwdata_o_8_11 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y94",
      INIT => X"11BB11BB"
    )
    port map (
      ADR1 => cortexm0_u_logic_P12wx4,
      ADR3 => cortexm0_u_logic_Zhyvx4,
      ADR0 => cortexm0_u_logic_Wq5wx4,
      ADR2 => '1',
      ADR4 => '1',
      O => HWDATA_8_pack_2
    );
  cortexm0_u_logic_W3f3z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_W3f3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_W3f3z4_IN,
      O => cortexm0_u_logic_W3f3z4_27552,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Zhyvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y94",
      INIT => X"FCFC00FC00000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Qz33z4_27549,
      ADR5 => cortexm0_u_logic_Q8ywx4,
      ADR1 => cortexm0_u_logic_Zhyvx43_27546,
      ADR4 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1198_o,
      ADR2 => cortexm0_u_logic_Zhyvx42_27550,
      O => cortexm0_u_logic_Zhyvx4
    );
  cortexm0_u_logic_Ok7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y95",
      INIT => X"FFFFF5FBFFFFFFFB"
    )
    port map (
      ADR1 => cortexm0_u_logic_W893z4_26397,
      ADR5 => cortexm0_u_logic_Wu63z4_26398,
      ADR3 => cortexm0_u_logic_H3d3z4_25555,
      ADR0 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Ok7wx43_26396
    );
  cortexm0_u_logic_Mxor_E1bvx4_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y95",
      INIT => X"A5A555A5AAAA55AA"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Qzq2z4_25915,
      ADR2 => cortexm0_u_logic_Zhyvx4,
      ADR4 => cortexm0_u_logic_Xwawx4_Qobwx4_AND_2120_o,
      ADR5 => cortexm0_u_logic_W19wx4,
      ADR0 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_E1bvx4
    );
  cortexm0_u_logic_Ok7wx421 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y95",
      INIT => X"F5003100F5003100"
    )
    port map (
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_W893z4_26397,
      ADR1 => cortexm0_u_logic_Wu63z4_26398,
      ADR3 => cortexm0_u_logic_Ok7wx41_26961,
      ADR4 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1206_o,
      ADR2 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1205_o,
      O => cortexm0_u_logic_Ok7wx42
    );
  cortexm0_u_logic_Wu63z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y95",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wu63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wu63z4_IN,
      O => cortexm0_u_logic_Wu63z4_26398,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ok7wx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y95",
      INIT => X"B333A00000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sgp2z4_26960,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Ok7wx41_26961,
      ADR3 => cortexm0_u_logic_Ok7wx43_26396,
      ADR4 => cortexm0_u_logic_Ok7wx42,
      ADR2 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1204_o,
      O => N832
    );
  cortexm0_u_logic_N4rvx41_SW0_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y109",
      INIT => X"20200000A0EC0000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => N1219,
      ADR2 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o,
      O => N878
    );
  cortexm0_u_logic_Ka83z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y109",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ka83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ka83z4_IN,
      O => cortexm0_u_logic_Ka83z4_26199,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_N4rvx41_SW0_SW2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y109",
      INIT => X"CCCCC444C444C444"
    )
    port map (
      ADR3 => ahbmi_hrdata_23_IBUF_0,
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      ADR5 => cortexm0_u_logic_L5owx4,
      ADR2 => cortexm0_u_logic_B7owx4,
      ADR0 => N970,
      ADR4 => cortexm0_u_logic_Tq7wx4,
      O => N1219
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o13 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y107",
      INIT => X"FFFFFFFF33301110"
    )
    port map (
      ADR4 => cortexm0_u_logic_Oldwx4,
      ADR0 => cortexm0_u_logic_L5owx4,
      ADR1 => cortexm0_u_logic_B7owx4,
      ADR2 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o7_0,
      ADR3 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o13_0,
      ADR5 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o5_0,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o
    );
  cortexm0_u_logic_Eqq2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Eqq2z4_CLK,
      I => cortexm0_u_logic_Mc0wx4_28581,
      O => cortexm0_u_logic_Eqq2z4_28710,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mc0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y107",
      INIT => X"F0F0E2E2F0FFE2FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4236_o,
      ADR2 => N1051,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_25643,
      ADR1 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644,
      ADR5 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o,
      ADR0 => N1050_0,
      O => cortexm0_u_logic_Mc0wx4_28581
    );
  cortexm0_u_logic_Ce0wx46_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y107",
      INIT => X"F0F0AAF0F0F0AAF0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Ji43z4_25865,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      ADR2 => N1264,
      O => N1537
    );
  cortexm0_u_logic_Ce0wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y107",
      INIT => X"EC004C00ECEC4C4C"
    )
    port map (
      ADR1 => N1264,
      ADR5 => cortexm0_u_logic_Ka83z4_26199,
      ADR2 => cortexm0_u_logic_Svk2z4_25556,
      ADR0 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1200_o,
      ADR4 => N1537,
      O => cortexm0_u_logic_Ce0wx48_27956
    );
  cortexm0_u_logic_Isi2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y115",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Isi2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Isi2z4_IN,
      O => cortexm0_u_logic_Isi2z4_26029,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Imt2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Imt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Imt2z4_IN,
      O => cortexm0_u_logic_Imt2z4_25896,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_C192z4_J192z4_AND_6303_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y91",
      INIT => X"808F0000808FFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_U4z2z4_27337,
      ADR5 => cortexm0_u_logic_Iwp2z4_26671,
      ADR1 => cortexm0_u_logic_C192z4_J192z4_AND_6303_o3_0,
      ADR0 => cortexm0_u_logic_Duuwx4,
      ADR4 => cortexm0_u_logic_Duc2z41_27425,
      ADR2 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_C192z4_J192z4_AND_6303_o
    );
  cortexm0_u_logic_Duuwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y91",
      INIT => X"05F5303005F53F3F"
    )
    port map (
      ADR5 => cortexm0_u_logic_Duu2z4_26257,
      ADR1 => cortexm0_u_logic_Ukt2z4_26249,
      ADR3 => cortexm0_u_logic_Ruj2z4_26250,
      ADR0 => cortexm0_u_logic_Dtj2z4_26258,
      ADR2 => cortexm0_u_logic_Fgm2z4_25658,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1165
    );
  cortexm0_u_logic_Ukt2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ukt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ukt2z4_IN,
      O => cortexm0_u_logic_Ukt2z4_26249,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Duuwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y91",
      INIT => X"FFAAFAFAFFAAFAFA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Rni2z4_25661,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR2 => N1164,
      ADR3 => N1165,
      O => cortexm0_u_logic_Duuwx4
    );
  cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y108",
      INIT => X"CCCCCCCC0C0C0C00"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_P37wx4,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o3_27710,
      ADR3 => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o2_27709,
      ADR5 => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o1_27708,
      O => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o
    );
  cortexm0_u_logic_Lqpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y108",
      INIT => X"0000FF010000FFFF"
    )
    port map (
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR0 => cortexm0_u_logic_Mtqvx4,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_K0qvx4,
      ADR5 => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1718_o,
      O => cortexm0_u_logic_Lqpvx4
    );
  cortexm0_u_logic_P37wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y108",
      INIT => X"F3FFF0F0F3F7F0F0"
    )
    port map (
      ADR4 => cortexm0_u_logic_P37wx42_0,
      ADR3 => cortexm0_u_logic_C68wx4_Z6gvx4_AND_1776_o,
      ADR5 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_P37wx41_28121,
      O => cortexm0_u_logic_P37wx4
    );
  cortexm0_u_logic_Poq2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Poq2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Poq2z4_IN,
      O => cortexm0_u_logic_Poq2z4_28734,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Sxpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y108",
      INIT => X"ECEE0000EEEE0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_P37wx4,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Sxpvx41_27923,
      O => cortexm0_u_logic_Sxpvx4
    );
  cortexm0_u_logic_Mxor_Sfh2z4_xo_0_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y92",
      INIT => X"000032FF32FF32FF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Viy2z4_26357,
      ADR3 => cortexm0_u_logic_Fzl2z4_26001,
      ADR4 => cortexm0_u_logic_Y29wx4,
      ADR0 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o3_26750,
      ADR2 => N997,
      ADR1 => cortexm0_u_logic_Ul9wx4,
      O => N854
    );
  cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y92",
      INIT => X"AAAAAAAA00000000"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o5_26749,
      O => N997
    );
  cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y92",
      INIT => X"0A0F0A0F5F0F0F0F"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Emi2z4_25916,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Ark2z4_25833,
      O => cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o4_29228
    );
  cortexm0_u_logic_Nl53z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nl53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nl53z4_IN,
      O => cortexm0_u_logic_Nl53z4_27361,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y92",
      INIT => X"FFFFFCC0FFFFFCC8"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR5 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o4_29228,
      O => cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o5_26749
    );
  cortexm0_u_logic_Qzq2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rfpvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qzq2z4_CLK,
      I => cortexm0_u_logic_Kfpvx4,
      O => cortexm0_u_logic_Qzq2z4_25915,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Kfpvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y93",
      INIT => X"AAFFAFFFAAAAAFAF"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Kfpvx45_26763,
      ADR2 => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3044_o,
      ADR4 => cortexm0_u_logic_Qzq2z4_25915,
      ADR5 => cortexm0_u_logic_Yzi2z4_26714,
      ADR3 => cortexm0_u_logic_J2yvx4_Q2yvx4_AND_959_o,
      O => cortexm0_u_logic_Kfpvx4
    );
  cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y93",
      INIT => X"DC50DC50FFFFFFFF"
    )
    port map (
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Emi2z4_25916,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      O => cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o1_29230
    );
  cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y93",
      INIT => X"CF0FCF0FCFFFCF8F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pdi2z4_26172,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o1_29230,
      O => cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o3_26750
    );
  cortexm0_u_logic_Qi03z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y89",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qi03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qi03z4_IN,
      O => cortexm0_u_logic_Qi03z4_27655,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Duu2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y90",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Duu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Duu2z4_IN,
      O => cortexm0_u_logic_Duu2z4_26257,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ejpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y87",
      INIT => X"F000F000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => cortexm0_u_logic_Bsy2z4_25709,
      ADR3 => cortexm0_u_logic_Hyy2z4_25974,
      O => cortexm0_u_logic_Ejpvx4
    );
  cortexm0_u_logic_Jrnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y87",
      INIT => X"FF0FFFFFFF0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      O => cortexm0_u_logic_Jrnvx4
    );
  cortexm0_u_logic_Kfpvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y87",
      INIT => X"EEEFEEEEFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kfpvx41_26764,
      ADR2 => cortexm0_u_logic_Qem2z4_25973,
      ADR4 => cortexm0_u_logic_Ukpvx4,
      ADR3 => cortexm0_u_logic_Dziwx4,
      ADR5 => cortexm0_u_logic_Jrnvx4,
      ADR0 => cortexm0_u_logic_Kfpvx42_26767,
      O => cortexm0_u_logic_Kfpvx44_29227
    );
  cortexm0_u_logic_Kfpvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y87",
      INIT => X"FFFF00C3FFFFAAEB"
    )
    port map (
      ADR3 => cortexm0_u_logic_Vnxvx4_Coxvx4_AND_926_o,
      ADR2 => cortexm0_u_logic_Ejpvx4,
      ADR1 => cortexm0_u_logic_Brxvx4_Y5svx4_XOR_46_o,
      ADR4 => cortexm0_u_logic_Kfpvx44_29227,
      ADR0 => cortexm0_u_logic_Zoy2z4_25998,
      ADR5 => cortexm0_u_logic_Qaxvx4_Xaxvx4_AND_901_o,
      O => cortexm0_u_logic_Kfpvx45_26763
    );
  cortexm0_u_logic_Cc63z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y117",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cc63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cc63z4_IN,
      O => cortexm0_u_logic_Cc63z4_26022,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_S71wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y102",
      INIT => X"AF23AF230000AF23"
    )
    port map (
      ADR4 => cortexm0_u_logic_No93z4_25723,
      ADR2 => cortexm0_u_logic_X213z4_28636,
      ADR1 => cortexm0_u_logic_Q2q2z4_0,
      ADR5 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1205_o,
      ADR3 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1208_o,
      ADR0 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1199_o,
      O => cortexm0_u_logic_S71wx41_29232
    );
  cortexm0_u_logic_F4q2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_F4q2z4_CLK,
      I => cortexm0_u_logic_M41wx4_28589,
      O => cortexm0_u_logic_F4q2z4_27994,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_M41wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y102",
      INIT => X"FFFCFFFEFFFFFFFF"
    )
    port map (
      ADR1 => N524_0,
      ADR4 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR3 => N345,
      ADR0 => cortexm0_u_logic_Pri3z4_15_0,
      ADR5 => cortexm0_u_logic_X61wx43_28502,
      ADR2 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o_26247,
      O => cortexm0_u_logic_M41wx4_28589
    );
  cortexm0_u_logic_Mxor_Mgawx4_B19wx4_XOR_75_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y102",
      INIT => X"FBFAF3F004050C0F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Uup2z4_26761,
      ADR2 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2233_o,
      ADR4 => cortexm0_u_logic_Y29wx4,
      ADR1 => cortexm0_u_logic_S71wx4,
      ADR3 => cortexm0_u_logic_W19wx4,
      ADR5 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Mgawx4_B19wx4_XOR_75_o
    );
  cortexm0_u_logic_S71wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y102",
      INIT => X"2000000020200000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hi83z4_25724,
      ADR3 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1200_o,
      ADR1 => N1294,
      ADR0 => cortexm0_u_logic_S71wx46_28778,
      ADR4 => cortexm0_u_logic_S71wx47_28779,
      ADR2 => cortexm0_u_logic_S71wx41_29232,
      O => cortexm0_u_logic_S71wx4
    );
  cortexm0_u_logic_Ixt2z4_cortexm0_u_logic_Ixt2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N514,
      O => N514_0
    );
  cortexm0_u_logic_Svqwx45_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y101"
    )
    port map (
      IA => N1659,
      IB => N1660,
      O => N514,
      SEL => cortexm0_u_logic_Wzy2z4_25662
    );
  cortexm0_u_logic_Svqwx45_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y101",
      INIT => X"CCFFCC00F0F0F000"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Sjj2z4_25659,
      ADR3 => cortexm0_u_logic_Fgm2z4_2_25727,
      ADR4 => cortexm0_u_logic_Ipm2z4_27321,
      ADR1 => cortexm0_u_logic_It63z4_27315,
      ADR2 => cortexm0_u_logic_R283z4_27312,
      O => N1659
    );
  cortexm0_u_logic_Svqwx45_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y101",
      INIT => X"AAAAF0F0CCCCC0C0"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      ADR5 => cortexm0_u_logic_Fgm2z4_2_25727,
      ADR1 => cortexm0_u_logic_Wqm2z4_27320,
      ADR0 => cortexm0_u_logic_Ksm2z4_27314,
      ADR2 => cortexm0_u_logic_Ixt2z4_27313,
      O => N1660
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_SW7 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y101",
      INIT => X"FFFFFFFF00000F0E"
    )
    port map (
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o1_25621,
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR2 => cortexm0_u_logic_U2ewx4,
      ADR5 => N468,
      ADR0 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o3_25629,
      O => N804
    );
  cortexm0_u_logic_Ixt2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ixt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ixt2z4_IN,
      O => cortexm0_u_logic_Ixt2z4_27313,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y101",
      INIT => X"FF5FFFFFFF5FFFFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Wzy2z4_25662,
      ADR4 => cortexm0_u_logic_Fgm2z4_25658,
      ADR0 => cortexm0_u_logic_Rni2z4_25661,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o
    );
  cortexm0_u_logic_G6d3z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y96",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ro1wx4_27912,
      CLK => NlwBufferSignal_cortexm0_u_logic_G6d3z4_CLK,
      I => cortexm0_u_logic_Ko1wx4,
      O => cortexm0_u_logic_G6d3z4_26209,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Ko1wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y96",
      INIT => X"BBBBFFFFBB1BFF0F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6654_o,
      ADR4 => cortexm0_u_logic_Mtqvx43_26159,
      ADR1 => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o,
      ADR3 => N441,
      ADR2 => N20,
      ADR5 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o_26247,
      O => cortexm0_u_logic_Ko1wx4
    );
  cortexm0_u_logic_Toc2z4_Apc2z4_AND_6760_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y96",
      INIT => X"F3FF333F333F333F"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Iwp2z4_26671,
      ADR4 => cortexm0_u_logic_Toc2z4_Apc2z4_AND_6760_o3_0,
      ADR5 => cortexm0_u_logic_Cawwx4_0,
      ADR1 => cortexm0_u_logic_Duc2z41_27425,
      ADR2 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Toc2z4_Apc2z4_AND_6760_o
    );
  cortexm0_u_logic_Wn1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y103",
      INIT => X"FF55D050CC44C040"
    )
    port map (
      ADR1 => cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3508_o,
      ADR3 => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o_0,
      ADR0 => cortexm0_u_logic_Pmnwx4,
      ADR5 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o,
      ADR4 => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o,
      ADR2 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_25796,
      O => cortexm0_u_logic_Wn1wx43_26784
    );
  cortexm0_u_logic_Ycu2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ycu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ycu2z4_IN,
      O => cortexm0_u_logic_Ycu2z4_25730,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Gt93z4_cortexm0_u_logic_Gt93z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ylbwx43_14908,
      O => cortexm0_u_logic_Ylbwx43_0
    );
  cortexm0_u_logic_Ylbwx43 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y97"
    )
    port map (
      IA => N1655,
      IB => N1656,
      O => cortexm0_u_logic_Ylbwx43_14908,
      SEL => cortexm0_u_logic_Wzy2z4_25662
    );
  cortexm0_u_logic_Ylbwx43_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y97",
      INIT => X"FF44FFCFFF77FFCF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fgm2z4_1_25733,
      ADR0 => cortexm0_u_logic_Gf73z4_28409,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      ADR2 => cortexm0_u_logic_Vu93z4_28410,
      ADR3 => cortexm0_u_logic_Rni2z4_25661,
      ADR5 => cortexm0_u_logic_Yfn2z4_28411,
      O => N1655
    );
  cortexm0_u_logic_Ylbwx43_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y97",
      INIT => X"AFFFBBAAAFFFBBFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fgm2z4_1_25733,
      ADR2 => cortexm0_u_logic_Ajn2z4_28405,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      ADR5 => cortexm0_u_logic_Psv2z4_28406,
      ADR0 => cortexm0_u_logic_Rni2z4_25661,
      ADR1 => cortexm0_u_logic_Mhn2z4_28407,
      O => N1656
    );
  cortexm0_u_logic_Ok7wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y97",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Uup2z4_26761,
      ADR1 => cortexm0_u_logic_Zcn2z4_26360,
      ADR2 => cortexm0_u_logic_Cyq2z4_26483,
      ADR4 => cortexm0_u_logic_Fzl2z4_26001,
      ADR3 => cortexm0_u_logic_Qzq2z4_25915,
      ADR5 => cortexm0_u_logic_Hnwwx4,
      O => cortexm0_u_logic_Ok7wx45_26400
    );
  cortexm0_u_logic_Gt93z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y97",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gt93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gt93z4_IN,
      O => cortexm0_u_logic_Gt93z4_28394,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hnwwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y97",
      INIT => X"0000CC000000CC00"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Wai2z4_25774,
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Hnwwx4
    );
  cortexm0_u_logic_Cgf2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y99",
      INIT => X"DDFA88FADD508850"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qzq2z4_25915,
      ADR3 => cortexm0_u_logic_Fzl2z4_26001,
      ADR2 => cortexm0_u_logic_Lr9wx4,
      ADR5 => cortexm0_u_logic_Bywwx4,
      ADR1 => cortexm0_u_logic_Qxuwx4,
      ADR4 => cortexm0_u_logic_Svqwx4,
      O => cortexm0_u_logic_Cgf2z4
    );
  cortexm0_u_logic_Mxor_Ns9wx4_B19wx4_XOR_66_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y99",
      INIT => X"F0F0F0F0B43CA50F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Cyq2z4_26483,
      ADR5 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2233_o,
      ADR0 => cortexm0_u_logic_Y29wx4,
      ADR1 => cortexm0_u_logic_Z62wx4,
      ADR4 => cortexm0_u_logic_W19wx4,
      ADR2 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Ns9wx4_B19wx4_XOR_66_o
    );
  cortexm0_u_logic_Z62wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y99",
      INIT => X"F5310000F531F531"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wnu2z4_28743,
      ADR1 => cortexm0_u_logic_Rdq2z4_28724,
      ADR5 => cortexm0_u_logic_Lph3z4_28718,
      ADR4 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o,
      ADR2 => cortexm0_u_logic_Vp52z4_Zk52z4_OR_1201_o,
      ADR3 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1208_o,
      O => cortexm0_u_logic_Z62wx47_29231
    );
  cortexm0_u_logic_Vr33z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vr33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vr33z4_IN,
      O => cortexm0_u_logic_Vr33z4_27963,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Z62wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y99",
      INIT => X"A0A0000080000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_T1d3z4_25557,
      ADR0 => cortexm0_u_logic_Z62wx46_28793,
      ADR2 => N1239,
      ADR1 => cortexm0_u_logic_Z62wx45_28791,
      ADR5 => cortexm0_u_logic_Z62wx43_0,
      ADR4 => cortexm0_u_logic_Z62wx47_29231,
      O => cortexm0_u_logic_Z62wx4
    );
  N1239_N1239_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cawwx4,
      O => cortexm0_u_logic_Cawwx4_0
    );
  cortexm0_u_logic_Cawwx44 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y98"
    )
    port map (
      IA => N1691,
      IB => '1',
      O => cortexm0_u_logic_Cawwx4,
      SEL => cortexm0_u_logic_Cawwx43_28043
    );
  cortexm0_u_logic_Cawwx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y98",
      INIT => X"CCCCCCCECCEECCCE"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fgm2z4_3_26307,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      ADR2 => cortexm0_u_logic_Rr73z4_25895,
      ADR4 => cortexm0_u_logic_Wzy2z4_2_26306,
      ADR5 => cortexm0_u_logic_Imt2z4_25896,
      ADR1 => cortexm0_u_logic_Rni2z4_25661,
      O => N1691
    );
  ahbmo_hprot_1_OBUF_1_33_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y98",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_33_C6LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Z62wx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y98",
      INIT => X"FFFFFF77FFFFFF5F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ft83z4_27962,
      ADR1 => cortexm0_u_logic_Vr33z4_27963,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => N1239
    );
  cortexm0_u_logic_Qowwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y100",
      INIT => X"0A5F0A5F22227777"
    )
    port map (
      ADR4 => cortexm0_u_logic_G493z4_27318,
      ADR1 => cortexm0_u_logic_R6v2z4_27319,
      ADR2 => cortexm0_u_logic_Wqm2z4_27320,
      ADR3 => cortexm0_u_logic_Ipm2z4_27321,
      ADR5 => cortexm0_u_logic_Svk2z4_2_26095,
      ADR0 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Qowwx42_27317
    );
  cortexm0_u_logic_Qowwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y100",
      INIT => X"05F505F50303F3F3"
    )
    port map (
      ADR1 => cortexm0_u_logic_R283z4_27312,
      ADR4 => cortexm0_u_logic_Ixt2z4_27313,
      ADR3 => cortexm0_u_logic_Ksm2z4_27314,
      ADR0 => cortexm0_u_logic_It63z4_27315,
      ADR5 => cortexm0_u_logic_Svk2z4_2_26095,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Qowwx41_27311
    );
  cortexm0_u_logic_Qowwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y100",
      INIT => X"FFFAFFFAFF0AFF0A"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR0 => cortexm0_u_logic_Qowwx42_27317,
      ADR5 => cortexm0_u_logic_Qowwx41_27311,
      O => cortexm0_u_logic_Qowwx4
    );
  cortexm0_u_logic_R283z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_R283z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_R283z4_IN,
      O => cortexm0_u_logic_R283z4_27312,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ok7wx4321 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y100",
      INIT => X"FEAE000000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR0 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Xowwx41_27322,
      ADR1 => cortexm0_u_logic_Xowwx42_27323,
      ADR5 => cortexm0_u_logic_Gqwwx4,
      ADR4 => cortexm0_u_logic_Qowwx4,
      O => cortexm0_u_logic_Ok7wx432
    );
  cortexm0_u_logic_Wj83z4_cortexm0_u_logic_Wj83z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1015_pack_3,
      O => N1015
    );
  cortexm0_u_logic_Mb1wx43_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y104"
    )
    port map (
      IA => N1377,
      IB => N1378,
      O => N1015_pack_3,
      SEL => cortexm0_u_logic_Mb1wx41_25798
    );
  cortexm0_u_logic_Mb1wx43_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y104",
      INIT => X"EEEEEEEFEEEEFEFF"
    )
    port map (
      ADR1 => N522_0,
      ADR0 => N343,
      ADR2 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_25796,
      ADR3 => N422_0,
      ADR5 => N421,
      ADR4 => cortexm0_u_logic_K22wx461,
      O => N1377
    );
  cortexm0_u_logic_Mb1wx43_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y104",
      INIT => X"FF55FF00FF55FF00"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Xd8wx4,
      ADR0 => cortexm0_u_logic_Hc1wx4,
      ADR3 => N343,
      O => N1378
    );
  cortexm0_u_logic_B91wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y104",
      INIT => X"FFFF458DFFFF45DD"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ra1wx4,
      ADR3 => cortexm0_u_logic_Ciawx4_B19wx4_XOR_76_o,
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR5 => cortexm0_u_logic_Muawx4,
      ADR2 => cortexm0_u_logic_Fuawx4_26410,
      ADR4 => cortexm0_u_logic_Bpzvx4,
      O => N343
    );
  cortexm0_u_logic_Wj83z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wj83z4_CLK,
      I => cortexm0_u_logic_B91wx4_28591,
      O => cortexm0_u_logic_Wj83z4_28711,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_B91wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y104",
      INIT => X"FFFFFFFFFBFA3B0A"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o,
      ADR4 => N1015,
      ADR0 => N1014,
      ADR1 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR3 => cortexm0_u_logic_Pri3z4_14_0,
      ADR5 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o_26247,
      O => cortexm0_u_logic_B91wx4_28591
    );
  cortexm0_u_logic_O3pvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y105",
      INIT => X"EEEECE000E0E0E00"
    )
    port map (
      ADR2 => cortexm0_u_logic_W6iwx4,
      ADR0 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      ADR3 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3648_o,
      ADR4 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3356_o,
      ADR1 => cortexm0_u_logic_Jbowx4_Qbowx4_AND_3348_o,
      ADR5 => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o,
      O => cortexm0_u_logic_O3pvx41_28803
    );
  cortexm0_u_logic_Lqr2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lqr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Lqr2z4_IN,
      O => cortexm0_u_logic_Lqr2z4_28730,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mb1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y105",
      INIT => X"FFFEEEFEFF00CC00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_25796,
      ADR0 => cortexm0_u_logic_K22wx461,
      ADR1 => cortexm0_u_logic_Mb1wx41_25798,
      ADR2 => N422_0,
      ADR4 => N421,
      ADR5 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o,
      O => cortexm0_u_logic_Mb1wx43_25795
    );
  cortexm0_u_logic_Z0g3z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z0g3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Z0g3z4_IN,
      O => cortexm0_u_logic_Z0g3z4_26185,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Jm5xx4_Qm5xx4_AND_5363_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y106",
      INIT => X"FF77F575DF57D555"
    )
    port map (
      ADR4 => cortexm0_u_logic_Pdbwx4,
      ADR2 => cortexm0_u_logic_Qr42z4_26060,
      ADR3 => cortexm0_u_logic_Gm1wx4,
      ADR1 => cortexm0_u_logic_Oq42z4,
      ADR5 => cortexm0_u_logic_R40wx4,
      ADR0 => cortexm0_u_logic_Y9t2z4_26059,
      O => cortexm0_u_logic_Jm5xx4_Qm5xx4_AND_5363_o
    );
  cortexm0_u_logic_Bf93z4_cortexm0_u_logic_Bf93z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o4_15203,
      O => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o4_0
    );
  cortexm0_u_logic_Y5zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y108",
      INIT => X"0444055500000555"
    )
    port map (
      ADR1 => cortexm0_u_logic_Nd3wx46_0,
      ADR5 => cortexm0_u_logic_Nd3wx49_26034,
      ADR4 => cortexm0_u_logic_Xd8wx4,
      ADR3 => cortexm0_u_logic_Gci2z4_26350,
      ADR2 => cortexm0_u_logic_Ymawx4,
      ADR0 => cortexm0_u_logic_Bpzvx4,
      O => cortexm0_u_logic_Y5zvx41_26349
    );
  cortexm0_u_logic_Ymawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y108",
      INIT => X"0001000000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Zcn2z4_26360,
      ADR5 => cortexm0_u_logic_X77wx4,
      ADR3 => cortexm0_u_logic_Cyq2z4_26483,
      ADR4 => cortexm0_u_logic_Pdi2z4_26172,
      ADR1 => cortexm0_u_logic_Us2wx4_Nggvx4_OR_1313_o,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Ymawx4
    );
  cortexm0_u_logic_Bpzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y108",
      INIT => X"000000A0000000A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Pdi2z4_26172,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => '1',
      O => cortexm0_u_logic_Bpzvx4
    );
  cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o4 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y108",
      INIT => X"0F00FC00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      O => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o4_15203
    );
  cortexm0_u_logic_Bf93z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bf93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Bf93z4_IN,
      O => cortexm0_u_logic_Bf93z4_28654,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx4143 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y108",
      INIT => X"FFFFECA0FFFFECA0"
    )
    port map (
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Igi2z4_26998,
      ADR1 => cortexm0_u_logic_Ymawx4,
      ADR2 => cortexm0_u_logic_Cam2z4_26217,
      ADR0 => cortexm0_u_logic_Zz8wx4,
      ADR4 => cortexm0_u_logic_Bpzvx4,
      O => cortexm0_u_logic_Mmux_Z78wx4144_27497
    );
  cortexm0_u_logic_Vvx2z4_cortexm0_u_logic_Vvx2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cztvx4_15318,
      O => cortexm0_u_logic_Cztvx4_0
    );
  cortexm0_u_logic_Cztvx4 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y112"
    )
    port map (
      IA => N1609,
      IB => N1610,
      O => cortexm0_u_logic_Cztvx4_15318,
      SEL => cortexm0_u_logic_Oq42z4
    );
  cortexm0_u_logic_Cztvx4_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y112",
      INIT => X"00C000C04040C0C0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Y9t2z4_26059,
      ADR1 => cortexm0_u_logic_K3l2z4_25851,
      ADR5 => cortexm0_u_logic_Qr42z4_26060,
      ADR0 => cortexm0_u_logic_Nd3wx49_26034,
      ADR4 => cortexm0_u_logic_Nd3wx46_0,
      ADR3 => cortexm0_u_logic_K952z4_R952z4_AND_5776_o,
      O => N1609
    );
  cortexm0_u_logic_Cztvx4_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y112",
      INIT => X"0000888808888888"
    )
    port map (
      ADR0 => cortexm0_u_logic_Y9t2z4_26059,
      ADR1 => cortexm0_u_logic_K3l2z4_25851,
      ADR5 => cortexm0_u_logic_Qr42z4_26060,
      ADR3 => cortexm0_u_logic_Nd3wx49_26034,
      ADR2 => cortexm0_u_logic_Nd3wx46_0,
      ADR4 => cortexm0_u_logic_Z62wx4,
      O => N1610
    );
  cortexm0_u_logic_Bspvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y112",
      INIT => X"F0E0ECECF0E0FFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_W6iwx4,
      ADR0 => cortexm0_u_logic_Bspvx461,
      ADR5 => N427,
      ADR1 => cortexm0_u_logic_Bspvx41_25821,
      ADR3 => N428,
      ADR2 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o,
      O => cortexm0_u_logic_Bspvx43_29236
    );
  cortexm0_u_logic_Vvx2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y112",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vvx2z4_CLK,
      I => cortexm0_u_logic_Mhhvx4_15330,
      O => cortexm0_u_logic_Vvx2z4_26896,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mhhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y112",
      INIT => X"FFFFFFFF33553335"
    )
    port map (
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR0 => N612,
      ADR5 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      ADR1 => N613,
      ADR2 => cortexm0_u_logic_Bspvx43_29236,
      ADR4 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493,
      O => cortexm0_u_logic_Mhhvx4_15330
    );
  cortexm0_u_logic_A933z4_cortexm0_u_logic_A933z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N60_pack_7,
      O => N60
    );
  cortexm0_u_logic_A933z4_cortexm0_u_logic_A933z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N797,
      O => N797_0
    );
  cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y109",
      INIT => X"5F5FFFBB5F5FFFBB"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => '1',
      O => N178
    );
  cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y109",
      INIT => X"F0F04444"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      O => N60_pack_7
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y109",
      INIT => X"FC00FC00FC00FD00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o1_25621,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR2 => cortexm0_u_logic_U2ewx4,
      ADR3 => N464,
      ADR0 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o3_25629,
      O => N796
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o11_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y109",
      INIT => X"FA0AF000FA0AF000"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_R9nwx4,
      ADR3 => cortexm0_u_logic_E9rwx4_Ipdwx4_AND_3652_o,
      ADR0 => N60,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => '1',
      O => N464
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y109",
      INIT => X"C808C000"
    )
    port map (
      ADR1 => cortexm0_u_logic_U2ewx4,
      ADR2 => cortexm0_u_logic_R9nwx4,
      ADR3 => cortexm0_u_logic_E9rwx4_Ipdwx4_AND_3652_o,
      ADR0 => N60,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      O => N797
    );
  cortexm0_u_logic_A933z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y109",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_A933z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_A933z4_IN,
      O => cortexm0_u_logic_A933z4_25864,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_E9rwx4_Ipdwx4_AND_3652_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y109",
      INIT => X"2F3F22330F3F0033"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Dp7wx4,
      ADR2 => cortexm0_u_logic_Ok7wx4,
      ADR1 => cortexm0_u_logic_Dw7wx4,
      ADR5 => cortexm0_u_logic_Pkwwx4,
      ADR0 => cortexm0_u_logic_Vy7wx4,
      O => cortexm0_u_logic_E9rwx4_Ipdwx4_AND_3652_o
    );
  cortexm0_u_logic_Nd3wx45_cortexm0_u_logic_Nd3wx45_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Nd3wx46_15356,
      O => cortexm0_u_logic_Nd3wx46_0
    );
  cortexm0_u_logic_Nd3wx46 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y113"
    )
    port map (
      IA => N1619,
      IB => N1620,
      O => cortexm0_u_logic_Nd3wx46_15356,
      SEL => cortexm0_u_logic_H3d3z4_25555
    );
  cortexm0_u_logic_Nd3wx46_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y113",
      INIT => X"BBFFBBFFEEAAEEEE"
    )
    port map (
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_T1d3z4_25557,
      ADR1 => cortexm0_u_logic_Svk2z4_25556,
      ADR4 => cortexm0_u_logic_Koj2z4_28392,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      ADR0 => cortexm0_u_logic_Nd3wx45_29238,
      O => N1619
    );
  cortexm0_u_logic_Nd3wx46_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y113",
      INIT => X"AABFFFAFAABBAAAA"
    )
    port map (
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      ADR2 => cortexm0_u_logic_Cgt2z4_28391,
      ADR3 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR1 => cortexm0_u_logic_Koj2z4_28392,
      ADR0 => cortexm0_u_logic_Nd3wx42_29237,
      O => N1620
    );
  cortexm0_u_logic_Nd3wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y113",
      INIT => X"CCCCCCFCFCCCFCFC"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      ADR3 => cortexm0_u_logic_M1j2z4_25871,
      ADR5 => cortexm0_u_logic_Pfz2z4_26506,
      ADR4 => cortexm0_u_logic_X2j2z4_26516,
      ADR1 => cortexm0_u_logic_Nd3wx44_0,
      O => cortexm0_u_logic_Nd3wx45_29238
    );
  cortexm0_u_logic_Nd3wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y113",
      INIT => X"0F335F55FFFF00FF"
    )
    port map (
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR0 => cortexm0_u_logic_Bk23z4_26512,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      ADR2 => cortexm0_u_logic_V1l2z4_26514,
      ADR1 => cortexm0_u_logic_Sa13z4_26507,
      O => cortexm0_u_logic_Nd3wx42_29237
    );
  cortexm0_u_logic_Ehz2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y115",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ehz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ehz2z4_IN,
      O => cortexm0_u_logic_Ehz2z4_26030,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_F872z4_M872z4_AND_6042_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y115",
      INIT => X"8808AA0ACC0CFF0F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1346_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      ADR2 => cortexm0_u_logic_Kt33z4_26036,
      ADR5 => cortexm0_u_logic_Ehz2z4_26030,
      ADR1 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR4 => cortexm0_u_logic_T253z4_26510,
      O => cortexm0_u_logic_F872z4_M872z4_AND_6042_o2_26509
    );
  cortexm0_u_logic_Sa13z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y117",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sa13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sa13z4_IN,
      O => cortexm0_u_logic_Sa13z4_26507,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_K5zvx461 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y110",
      INIT => X"040C50F054FC50F0"
    )
    port map (
      ADR3 => cortexm0_u_logic_Idk2z4_27077,
      ADR5 => cortexm0_u_logic_X8zvx4,
      ADR0 => cortexm0_u_logic_Ymawx4,
      ADR2 => cortexm0_u_logic_Re72z4_Ye72z4_AND_6068_o,
      ADR4 => cortexm0_u_logic_Whh2z4,
      ADR1 => cortexm0_u_logic_Tkzvx4,
      O => cortexm0_u_logic_K5zvx461_28038
    );
  cortexm0_u_logic_Mmux_Whh2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y110",
      INIT => X"3C333C3C6C336C6C"
    )
    port map (
      ADR2 => cortexm0_u_logic_C3z2z4_26486,
      ADR5 => cortexm0_u_logic_H1cwx4,
      ADR0 => cortexm0_u_logic_Y29wx4,
      ADR4 => cortexm0_u_logic_W19wx4,
      ADR1 => cortexm0_u_logic_Wzawx4,
      ADR3 => cortexm0_u_logic_Izpvx4,
      O => cortexm0_u_logic_Whh2z4
    );
  cortexm0_u_logic_Izpvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y110",
      INIT => X"F000F040F000F000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Aru2z4_27131,
      ADR4 => cortexm0_u_logic_An73z4_27130,
      ADR5 => cortexm0_u_logic_Izpvx41,
      ADR1 => cortexm0_u_logic_Izpvx410,
      ADR2 => cortexm0_u_logic_Izpvx45_27140,
      ADR3 => cortexm0_u_logic_Izpvx48_29235,
      O => cortexm0_u_logic_Izpvx4
    );
  cortexm0_u_logic_Rek2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y110",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rek2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rek2z4_IN,
      O => cortexm0_u_logic_Rek2z4_27135,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Izpvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y110",
      INIT => X"0020002000A000A0"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_C51xx4,
      ADR2 => cortexm0_u_logic_Izpvx44,
      ADR5 => cortexm0_u_logic_Rek2z4_27135,
      ADR3 => N1231,
      ADR0 => cortexm0_u_logic_Izpvx46,
      O => cortexm0_u_logic_Izpvx48_29235
    );
  cortexm0_u_logic_Glj2z4_cortexm0_u_logic_Glj2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N615,
      O => N615_0
    );
  cortexm0_u_logic_Mhhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y111",
      INIT => X"0F0A0F0A0F0A0F0A"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Vvx2z4_26896,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => '1',
      O => N612
    );
  cortexm0_u_logic_Imhvx4_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y111",
      INIT => X"0000FFAA"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_J4x2z4_26389,
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      O => N615
    );
  cortexm0_u_logic_R5zvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y111",
      INIT => X"FFCCFFCCFFCC0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4434_o,
      ADR3 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3648_o,
      ADR1 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4336_o,
      ADR4 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      O => N38
    );
  cortexm0_u_logic_Glj2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y111",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Glj2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Glj2z4_IN,
      O => cortexm0_u_logic_Glj2z4_26023,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_J3qvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y111",
      INIT => X"0033FFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Y5zvx42_27804,
      ADR1 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o,
      ADR3 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o,
      ADR4 => N38,
      O => N415
    );
  cortexm0_u_logic_Tch3z4_cortexm0_u_logic_Tch3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1050,
      O => N1050_0
    );
  cortexm0_u_logic_Ia0wx41_SW7 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y107"
    )
    port map (
      IA => '1',
      IB => N1388,
      O => N1050,
      SEL => N910
    );
  cortexm0_u_logic_Tch3z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tch3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tch3z4_IN,
      O => cortexm0_u_logic_Tch3z4_25870,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  ahbmo_hprot_1_OBUF_1_30_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X20Y107",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_30_D6LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Ia0wx41_SW7_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y107",
      INIT => X"FFD0FFFFFFD0FFD0"
    )
    port map (
      ADR3 => cortexm0_u_logic_Bpzvx4,
      ADR1 => cortexm0_u_logic_U2ewx4,
      ADR4 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR2 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR5 => cortexm0_u_logic_Pri3z4_22_0,
      ADR0 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_25633,
      O => N1388
    );
  cortexm0_u_logic_Lf0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y107",
      INIT => X"DFFFFFFFFFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tch3z4_25870,
      ADR1 => cortexm0_u_logic_Fgm2z4_25658,
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR0 => cortexm0_u_logic_Wzy2z4_25662,
      ADR2 => cortexm0_u_logic_M1j2z4_25871,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Lf0wx42_25869
    );
  cortexm0_u_logic_hwdata_o_27_1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y107",
      INIT => X"0202AAAA02A202A2"
    )
    port map (
      ADR0 => cortexm0_u_logic_Y9t2z4_26059,
      ADR1 => cortexm0_u_logic_Pdbwx4,
      ADR2 => cortexm0_u_logic_Qr42z4_26060,
      ADR5 => cortexm0_u_logic_Oq42z4,
      ADR3 => cortexm0_u_logic_R40wx4,
      ADR4 => cortexm0_u_logic_Gm1wx4,
      O => HWDATA(27)
    );
  cortexm0_u_logic_Xti2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y116",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xti2z4_CLK,
      I => cortexm0_u_logic_J3qvx4,
      O => cortexm0_u_logic_Xti2z4_28124,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_J3qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y116",
      INIT => X"FFAEFFAEFFFFFFAE"
    )
    port map (
      ADR4 => cortexm0_u_logic_W6iwx4,
      ADR5 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o,
      ADR0 => N415,
      ADR1 => cortexm0_u_logic_Pri3z4_32_0,
      ADR2 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR3 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493,
      O => cortexm0_u_logic_J3qvx4
    );
  cortexm0_u_logic_Ll73z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y114",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ll73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ll73z4_IN,
      O => cortexm0_u_logic_Ll73z4_26035,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_W893z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y88",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_W893z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_W893z4_IN,
      O => cortexm0_u_logic_W893z4_26397,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Zr03z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y89",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zr03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zr03z4_IN,
      O => cortexm0_u_logic_Zr03z4_27360,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Sgp2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y90",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sgp2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sgp2z4_IN,
      O => cortexm0_u_logic_Sgp2z4_26960,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hmqwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y103",
      INIT => X"330F330F0055FF55"
    )
    port map (
      ADR0 => cortexm0_u_logic_No93z4_25723,
      ADR4 => cortexm0_u_logic_Hi83z4_25724,
      ADR1 => cortexm0_u_logic_Y873z4_25725,
      ADR2 => cortexm0_u_logic_Mzp2z4_25726,
      ADR3 => cortexm0_u_logic_Fgm2z4_2_25727,
      ADR5 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1161
    );
  cortexm0_u_logic_Hmqwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y103",
      INIT => X"1105BB0511AFBBAF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Hmv2z4_25729,
      ADR5 => cortexm0_u_logic_Ycu2z4_25730,
      ADR4 => cortexm0_u_logic_Q2q2z4_0,
      ADR1 => cortexm0_u_logic_B1q2z4_25732,
      ADR0 => cortexm0_u_logic_Fgm2z4_1_25733,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1162
    );
  cortexm0_u_logic_No93z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_No93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_No93z4_IN,
      O => cortexm0_u_logic_No93z4_25723,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hmqwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y103",
      INIT => X"FFFFFFFFFFCC00CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR3 => cortexm0_u_logic_Wzy2z4_25662,
      ADR1 => N1161,
      ADR4 => N1162,
      O => cortexm0_u_logic_Hmqwx4
    );
  cortexm0_u_logic_Mt13z4_cortexm0_u_logic_Mt13z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zhyvx41_pack_5,
      O => cortexm0_u_logic_Zhyvx41_29239
    );
  cortexm0_u_logic_N142z4_U142z4_AND_5607_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y92",
      INIT => X"00FF333300FF3333"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Kf13z4_28082,
      ADR3 => cortexm0_u_logic_U4z2z4_27337,
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      ADR5 => '1',
      O => cortexm0_u_logic_N142z4_U142z4_AND_5607_o1_29240
    );
  cortexm0_u_logic_Zhyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y92",
      INIT => X"0F0F5555"
    )
    port map (
      ADR0 => cortexm0_u_logic_Yg13z4_28081,
      ADR2 => cortexm0_u_logic_Iwp2z4_26671,
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Zhyvx41_pack_5
    );
  cortexm0_u_logic_N142z4_U142z4_AND_5607_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y92",
      INIT => X"F0F00000FFFF3355"
    )
    port map (
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      ADR1 => cortexm0_u_logic_Wlz2z4_28079,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR0 => cortexm0_u_logic_L753z4_28080,
      ADR2 => cortexm0_u_logic_N142z4_U142z4_AND_5607_o1_29240,
      O => cortexm0_u_logic_N142z4_U142z4_AND_5607_o2_27658
    );
  cortexm0_u_logic_Mt13z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mt13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mt13z4_IN,
      O => cortexm0_u_logic_Mt13z4_27355,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Zhyvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y92",
      INIT => X"AAAA0000FFFF03CF"
    )
    port map (
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR1 => cortexm0_u_logic_Yaz2z4_25558,
      ADR3 => cortexm0_u_logic_Knz2z4_28077,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_Z853z4_28078,
      ADR0 => cortexm0_u_logic_Zhyvx41_29239,
      O => cortexm0_u_logic_Zhyvx42_27550
    );
  cortexm0_u_logic_Ok7wx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y95",
      INIT => X"FFA0FF0033003300"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sgp2z4_26960,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Ok7wx41_26961,
      ADR4 => cortexm0_u_logic_Ok7wx43_26396,
      ADR3 => cortexm0_u_logic_Ok7wx42,
      ADR5 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1204_o,
      O => N833
    );
  cortexm0_u_logic_Qxuwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y95",
      INIT => X"505003F35F5F03F3"
    )
    port map (
      ADR1 => cortexm0_u_logic_F8v2z4_26916,
      ADR3 => cortexm0_u_logic_Wyt2z4_26914,
      ADR0 => cortexm0_u_logic_Ujp2z4_28580,
      ADR5 => cortexm0_u_logic_Gip2z4_26915,
      ADR2 => cortexm0_u_logic_Fgm2z4_25658,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1150
    );
  cortexm0_u_logic_Fvz2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y95",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fvz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fvz2z4_IN,
      O => cortexm0_u_logic_Fvz2z4_27350,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qxuwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y95",
      INIT => X"FFEEFF22FFEEFF22"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Rni2z4_25661,
      ADR1 => cortexm0_u_logic_Wzy2z4_25662,
      ADR0 => N1149,
      ADR4 => N1150,
      O => cortexm0_u_logic_Qxuwx4
    );
  cortexm0_u_logic_Rd73z4_cortexm0_u_logic_Rd73z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ydyvx4,
      O => cortexm0_u_logic_Ydyvx4_0
    );
  cortexm0_u_logic_Wcyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y97",
      INIT => X"0000A0000000A000"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Vb2wx4_27680,
      ADR2 => cortexm0_u_logic_Ob2wx4_27679,
      ADR0 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1323_o_27672,
      ADR4 => cortexm0_u_logic_Xc2wx4_27678,
      ADR5 => '1',
      O => cortexm0_u_logic_Wcyvx4
    );
  cortexm0_u_logic_Ydyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y97",
      INIT => X"00000A00"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Vb2wx4_27680,
      ADR2 => cortexm0_u_logic_Ob2wx4_27679,
      ADR0 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1323_o_27672,
      ADR4 => cortexm0_u_logic_Xc2wx4_27678,
      O => cortexm0_u_logic_Ydyvx4
    );
  cortexm0_u_logic_Xc2wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y97",
      INIT => X"000B0000000B000B"
    )
    port map (
      ADR3 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1337_o,
      ADR2 => N54,
      ADR4 => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4694_o,
      ADR1 => cortexm0_u_logic_Auk2z4_26485,
      ADR0 => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4710_o,
      ADR5 => cortexm0_u_logic_Fgm2z4_25658,
      O => cortexm0_u_logic_Xc2wx4_27678
    );
  cortexm0_u_logic_Rd73z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y97",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rd73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rd73z4_IN,
      O => cortexm0_u_logic_Rd73z4_27992,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_F483z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_F483z4_CLK,
      I => cortexm0_u_logic_Yxzvx4,
      O => cortexm0_u_logic_F483z4_26917,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Yxzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y93",
      INIT => X"F5F7F0F3FDFFFCFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o,
      ADR5 => N924,
      ADR4 => cortexm0_u_logic_Pri3z4_6_0,
      ADR0 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR3 => N923,
      ADR2 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_Yxzvx4
    );
  cortexm0_u_logic_Qxuwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y93",
      INIT => X"0047CC473347FF47"
    )
    port map (
      ADR0 => cortexm0_u_logic_F483z4_26917,
      ADR2 => cortexm0_u_logic_W893z4_26397,
      ADR4 => cortexm0_u_logic_Wu63z4_26398,
      ADR5 => cortexm0_u_logic_Sgp2z4_26960,
      ADR1 => cortexm0_u_logic_Fgm2z4_1_25733,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1149
    );
  cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y93",
      INIT => X"FF55FFFFFF33FF0F"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sgp2z4_26960,
      ADR2 => cortexm0_u_logic_W893z4_26397,
      ADR0 => cortexm0_u_logic_Wu63z4_26398,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o4_27354
    );
  cortexm0_u_logic_Mmux_Z78wx4162_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y102",
      INIT => X"AEFEFFFFAEFEFFFF"
    )
    port map (
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Swy2z4_25978,
      ADR0 => cortexm0_u_logic_Pty2z4_26586,
      ADR2 => cortexm0_u_logic_Qb3wx4,
      ADR3 => cortexm0_u_logic_Igi2z4_26998,
      ADR1 => cortexm0_u_logic_Mmux_Z78wx4126_27458,
      O => N657
    );
  cortexm0_u_logic_Mmux_Z78wx4162_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y102",
      INIT => X"BFBFFFFFAFBFEFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Igi2z4_26998,
      ADR3 => cortexm0_u_logic_Wai2z4_25774,
      ADR0 => cortexm0_u_logic_Pty2z4_26586,
      ADR2 => cortexm0_u_logic_Swy2z4_25978,
      ADR1 => cortexm0_u_logic_Qb3wx4,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4126_27458,
      O => N656
    );
  cortexm0_u_logic_Qb3wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y102",
      INIT => X"0F020F0002020000"
    )
    port map (
      ADR2 => cortexm0_u_logic_C68wx4_Z6gvx4_AND_1776_o,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Qb3wx42_26177,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR5 => cortexm0_u_logic_Qb3wx41_26166,
      O => cortexm0_u_logic_Qb3wx43_29247
    );
  cortexm0_u_logic_O723z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_O723z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_O723z4_IN,
      O => cortexm0_u_logic_O723z4_26274,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qb3wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y102",
      INIT => X"FFFF0000FFFFFEFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Qb3wx43_29247,
      O => cortexm0_u_logic_Qb3wx4
    );
  cortexm0_u_logic_S3cwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y96",
      INIT => X"FBF3FAF0BB33AA00"
    )
    port map (
      ADR0 => cortexm0_u_logic_K1z2z4_26482,
      ADR5 => cortexm0_u_logic_Pty2z4_26586,
      ADR3 => cortexm0_u_logic_H1cwx4,
      ADR2 => cortexm0_u_logic_Y29wx4,
      ADR1 => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o,
      ADR4 => cortexm0_u_logic_W19wx4,
      O => cortexm0_u_logic_S3cwx4
    );
  cortexm0_u_logic_W19wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y96",
      INIT => X"FFFFF0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Pdi2z4_26172,
      ADR2 => cortexm0_u_logic_W19wx45_27127,
      ADR4 => cortexm0_u_logic_W19wx43_27128,
      O => cortexm0_u_logic_W19wx4
    );
  cortexm0_u_logic_Ujp2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y96",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ujp2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ujp2z4_IN,
      O => cortexm0_u_logic_Ujp2z4_28580,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wmp2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wmp2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wmp2z4_IN,
      O => cortexm0_u_logic_Wmp2z4_28540,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4178_o_cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4178_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4312_o_pack_3,
      O => cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4312_o
    );
  cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4178_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y100",
      INIT => X"FFFF000080888088"
    )
    port map (
      ADR5 => cortexm0_u_logic_R9nwx4,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Bpdwx4,
      O => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4178_o
    );
  cortexm0_u_logic_Bpdwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y100",
      INIT => X"FFFFFFFF7FFF0F0F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Tzxwx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR0 => cortexm0_u_logic_M6ywx4,
      ADR2 => cortexm0_u_logic_Dw7wx4,
      ADR5 => cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4312_o,
      O => cortexm0_u_logic_Bpdwx4
    );
  cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2648_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y100",
      INIT => X"0A000A000A000A00"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR0 => cortexm0_u_logic_A4t2z4_26089,
      ADR5 => '1',
      O => cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2648_o
    );
  cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4312_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y100",
      INIT => X"0000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Ok7wx4,
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => '1',
      ADR1 => '1',
      O => cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4312_o_pack_3
    );
  cortexm0_u_logic_Ok7wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y100",
      INIT => X"FDCCB988ECCCA888"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Bxxwx4,
      ADR0 => cortexm0_u_logic_Ok7wx45_26400,
      ADR5 => N832,
      ADR2 => N833,
      ADR3 => cortexm0_u_logic_Ok7wx432,
      O => cortexm0_u_logic_Ok7wx4
    );
  cortexm0_u_logic_Mxor_E5awx4_B19wx4_XOR_68_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y99",
      INIT => X"F0F00F0FF0F00F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Wzawx4,
      ADR4 => cortexm0_u_logic_E5awx4,
      O => cortexm0_u_logic_E5awx4_B19wx4_XOR_68_o
    );
  cortexm0_u_logic_E5awx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y99",
      INIT => X"FF5DFF0CD55DC00C"
    )
    port map (
      ADR3 => cortexm0_u_logic_C3z2z4_26486,
      ADR2 => cortexm0_u_logic_Swy2z4_25978,
      ADR5 => cortexm0_u_logic_H1cwx4,
      ADR1 => cortexm0_u_logic_Y29wx4,
      ADR0 => cortexm0_u_logic_Wa0wx4,
      ADR4 => cortexm0_u_logic_W19wx4,
      O => cortexm0_u_logic_E5awx4
    );
  cortexm0_u_logic_A5nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y99",
      INIT => X"FEDCDCDCFA505050"
    )
    port map (
      ADR0 => cortexm0_u_logic_Scpvx4_25710,
      ADR4 => cortexm0_u_logic_Jhy2z4_25711,
      ADR3 => cortexm0_u_logic_Bby2z4_25991,
      ADR2 => cortexm0_u_logic_Swy2z4_25978,
      ADR1 => ahbmi_hrdata_3_IBUF_0,
      ADR5 => cortexm0_u_logic_Qbpvx4,
      O => N272
    );
  cortexm0_u_logic_Swy2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y99",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Swy2z4_CLK,
      I => cortexm0_u_logic_A5nvx4_15584,
      O => cortexm0_u_logic_Swy2z4_25978,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_A5nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y99",
      INIT => X"FFFFEEAAFFFFCC00"
    )
    port map (
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Xuw2z4_28513,
      ADR0 => cortexm0_u_logic_Pfovx4,
      ADR1 => ahbmi_hrdata_19_IBUF_0,
      ADR3 => cortexm0_u_logic_Vapvx4,
      ADR4 => N272,
      O => cortexm0_u_logic_A5nvx4_15584
    );
  cortexm0_u_logic_Xt6wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y98",
      INIT => X"5554555555575555"
    )
    port map (
      ADR4 => cortexm0_u_logic_Y5zvx4,
      ADR1 => N1102,
      ADR2 => cortexm0_u_logic_Mmux_Z78wx4155,
      ADR5 => N657,
      ADR0 => N656,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx4163,
      O => cortexm0_u_logic_Xt6wx44_29243
    );
  cortexm0_u_logic_Pdi2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y98",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pdi2z4_CLK,
      I => cortexm0_u_logic_Eyhvx4,
      O => cortexm0_u_logic_Pdi2z4_26172,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Eyhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y98",
      INIT => X"AAAAAAAAAAACAACA"
    )
    port map (
      ADR1 => N876,
      ADR0 => N875,
      ADR4 => cortexm0_u_logic_X07wx4_26996,
      ADR2 => cortexm0_u_logic_Q07wx4,
      ADR5 => cortexm0_u_logic_Xt6wx44_29243,
      ADR3 => cortexm0_u_logic_Xt6wx43_29244,
      O => cortexm0_u_logic_Eyhvx4
    );
  cortexm0_u_logic_Xt6wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y98",
      INIT => X"3333333302220020"
    )
    port map (
      ADR3 => cortexm0_u_logic_Igi2z4_26998,
      ADR1 => cortexm0_u_logic_Dvy2z4_25981,
      ADR0 => cortexm0_u_logic_Xt6wx42_0,
      ADR2 => cortexm0_u_logic_Qb3wx4,
      ADR5 => cortexm0_u_logic_Xt6wx41_27000,
      ADR4 => cortexm0_u_logic_Z78wx4,
      O => cortexm0_u_logic_Xt6wx43_29244
    );
  cortexm0_u_logic_Tki2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y98",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tki2z4_CLK,
      I => cortexm0_u_logic_Xxhvx4,
      O => cortexm0_u_logic_Tki2z4_25751,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Xxhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y98",
      INIT => X"AAAAAAACAAAAACAA"
    )
    port map (
      ADR1 => N873,
      ADR0 => N872,
      ADR3 => cortexm0_u_logic_X07wx4_26996,
      ADR5 => cortexm0_u_logic_Q07wx4,
      ADR2 => cortexm0_u_logic_Xt6wx44_29243,
      ADR4 => cortexm0_u_logic_Xt6wx43_29244,
      O => cortexm0_u_logic_Xxhvx4
    );
  cortexm0_u_logic_Mxor_Lk9wx4_B19wx4_XOR_65_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y101",
      INIT => X"F0F0F0F0B43CA50F"
    )
    port map (
      ADR3 => cortexm0_u_logic_W7z2z4_26121,
      ADR5 => cortexm0_u_logic_Lk9wx42_26122,
      ADR0 => cortexm0_u_logic_Ul9wx4,
      ADR1 => cortexm0_u_logic_P12wx4,
      ADR4 => cortexm0_u_logic_W19wx4,
      ADR2 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Lk9wx4_B19wx4_XOR_65_o
    );
  cortexm0_u_logic_S71wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y101",
      INIT => X"00FFFFFF5353FFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Y873z4_25725,
      ADR1 => cortexm0_u_logic_Mzp2z4_25726,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_S71wx42_29246
    );
  cortexm0_u_logic_Y873z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y873z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Y873z4_IN,
      O => cortexm0_u_logic_Y873z4_25725,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_S71wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y101",
      INIT => X"003FAABF003F003F"
    )
    port map (
      ADR0 => cortexm0_u_logic_O723z4_26274,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      ADR4 => cortexm0_u_logic_SF1101,
      ADR1 => cortexm0_u_logic_S71wx43_28777,
      ADR3 => cortexm0_u_logic_S71wx42_29246,
      O => N1294
    );
  cortexm0_u_logic_W19wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y94",
      INIT => X"008F008F00000000"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => cortexm0_u_logic_Ffj2z4_1_26554,
      O => cortexm0_u_logic_W19wx44_29241
    );
  cortexm0_u_logic_Gip2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gip2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gip2z4_IN,
      O => cortexm0_u_logic_Gip2z4_26915,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_W19wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y94",
      INIT => X"AA228800AAAA8A8A"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_W19wx44_29241,
      O => cortexm0_u_logic_W19wx45_27127
    );
  cortexm0_u_logic_N3ywx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y109",
      INIT => X"05F5303005F53F3F"
    )
    port map (
      ADR5 => cortexm0_u_logic_Xti2z4_28124,
      ADR1 => cortexm0_u_logic_Ll73z4_26035,
      ADR3 => cortexm0_u_logic_Cc63z4_26022,
      ADR0 => cortexm0_u_logic_Koj2z4_28392,
      ADR2 => cortexm0_u_logic_Fgm2z4_25658,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1130
    );
  cortexm0_u_logic_Uttwx4_Butwx4_AND_3980_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y105",
      INIT => X"002F00FF00A50055"
    )
    port map (
      ADR0 => cortexm0_u_logic_Dp7wx4,
      ADR2 => cortexm0_u_logic_Y5ywx4,
      ADR4 => cortexm0_u_logic_M6ywx4,
      ADR3 => cortexm0_u_logic_U2ewx4,
      ADR1 => cortexm0_u_logic_Dw7wx4,
      ADR5 => cortexm0_u_logic_Oldwx4,
      O => cortexm0_u_logic_Uttwx4_Butwx4_AND_3980_o1_27650
    );
  cortexm0_u_logic_Wn1wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y105",
      INIT => X"555D000C55550000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pdi2z4_26172,
      ADR2 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Xd8wx4,
      ADR0 => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o,
      O => N413
    );
  cortexm0_u_logic_Vr43z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vr43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vr43z4_IN,
      O => cortexm0_u_logic_Vr43z4_26188,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_N4rvx41_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y105",
      INIT => X"115533FF105030F0"
    )
    port map (
      ADR0 => ahbmi_hrdata_23_IBUF_0,
      ADR1 => cortexm0_u_logic_L5owx4,
      ADR2 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o5_27682,
      ADR4 => cortexm0_u_logic_B7owx4,
      ADR5 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o4,
      ADR3 => cortexm0_u_logic_Tq7wx4,
      O => N773
    );
  cortexm0_u_logic_Cgt2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y116",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cgt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cgt2z4_IN,
      O => cortexm0_u_logic_Cgt2z4_28391,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_X2j2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y117",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_X2j2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_X2j2z4_IN,
      O => cortexm0_u_logic_X2j2z4_26516,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Bk23z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y118",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bk23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Bk23z4_IN,
      O => cortexm0_u_logic_Bk23z4_26512,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Srgwx4_Zrvvx4_AND_3775_o_cortexm0_u_logic_Srgwx4_Zrvvx4_AND_3775_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Agbwx4,
      O => cortexm0_u_logic_Agbwx4_0
    );
  cortexm0_u_logic_Srgwx4_Zrvvx4_AND_3775_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y86",
      INIT => X"3300330033003300"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Srgwx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Srgwx4_Zrvvx4_AND_3775_o
    );
  cortexm0_u_logic_Agbwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y86",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => '1',
      O => cortexm0_u_logic_Agbwx4
    );
  cortexm0_u_logic_Srgwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y86",
      INIT => X"0000000000000040"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_H9i2z4_25943,
      ADR2 => cortexm0_u_logic_U2x2z4_25977,
      ADR4 => cortexm0_u_logic_Hyy2z4_25974,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Srgwx4
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y108",
      INIT => X"CCCCCCCCC4C4C0CC"
    )
    port map (
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o2_25627,
      ADR2 => cortexm0_u_logic_U2ewx4,
      ADR1 => N464,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o3_25629,
      O => N795
    );
  cortexm0_u_logic_Ji43z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ji43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ji43z4_IN,
      O => cortexm0_u_logic_Ji43z4_25865,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_N3ywx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y108",
      INIT => X"555500FF0F0F3333"
    )
    port map (
      ADR1 => cortexm0_u_logic_Lpu2z4_26024,
      ADR3 => cortexm0_u_logic_Cgt2z4_28391,
      ADR0 => cortexm0_u_logic_Isi2z4_26029,
      ADR2 => cortexm0_u_logic_Glj2z4_26023,
      ADR5 => cortexm0_u_logic_Fgm2z4_25658,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1131
    );
  cortexm0_u_logic_N3ywx45 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y108",
      INIT => X"FFF0FFF0FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR5 => cortexm0_u_logic_Wzy2z4_25662,
      ADR4 => N1130,
      ADR3 => N1131,
      O => cortexm0_u_logic_N3ywx4
    );
  cortexm0_u_logic_Bcqwx4_Icqwx4_AND_3544_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y104",
      INIT => X"D8D8D8D8FFAA5500"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fexwx4,
      ADR4 => cortexm0_u_logic_F8wwx4,
      ADR1 => cortexm0_u_logic_Feqwx4,
      ADR3 => cortexm0_u_logic_Eruwx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Bcqwx4_Icqwx4_AND_3544_o
    );
  cortexm0_u_logic_Mmux_H8qwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y104",
      INIT => X"70008F00FF8FFF70"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Tzxwx4,
      ADR1 => cortexm0_u_logic_M6ywx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_Bcqwx4_Icqwx4_AND_3544_o,
      ADR3 => cortexm0_u_logic_Kepwx4,
      O => cortexm0_u_logic_H8qwx4
    );
  cortexm0_u_logic_D6qwx4_K6qwx4_AND_3533_o : X_LUT6
    generic map(
      LOC => "SLICE_X21Y104",
      INIT => X"1111151155551555"
    )
    port map (
      ADR1 => cortexm0_u_logic_L5owx4,
      ADR2 => cortexm0_u_logic_U2ewx4,
      ADR0 => N144,
      ADR5 => cortexm0_u_logic_H8qwx4,
      ADR4 => cortexm0_u_logic_O8qwx4,
      ADR3 => cortexm0_u_logic_Mcgvx4_Weowx4_AND_3988_o,
      O => cortexm0_u_logic_D6qwx4_K6qwx4_AND_3533_o_26782
    );
  cortexm0_u_logic_Wor2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wor2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wor2z4_IN,
      O => cortexm0_u_logic_Wor2z4_28742,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Et0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y104",
      INIT => X"FFFF11BBF0F010B0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Jp3wx4,
      ADR0 => cortexm0_u_logic_R9nwx4,
      ADR3 => cortexm0_u_logic_Yp7wx4,
      ADR5 => cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3508_o,
      ADR4 => cortexm0_u_logic_D6qwx4_K6qwx4_AND_3533_o_26782,
      ADR2 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4178_o,
      O => N12
    );
  cortexm0_u_logic_O3pvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y106",
      INIT => X"FFFFFFF888888F88"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o,
      ADR0 => cortexm0_u_logic_O3pvx41_28803,
      ADR5 => N1128_0,
      ADR3 => N1127,
      ADR2 => N852,
      ADR4 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_O3pvx43_25642
    );
  cortexm0_u_logic_Anq2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Anq2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Anq2z4_IN,
      O => cortexm0_u_logic_Anq2z4_26196,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ce0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y106",
      INIT => X"0011505100115455"
    )
    port map (
      ADR3 => cortexm0_u_logic_Bf93z4_28654,
      ADR4 => cortexm0_u_logic_H3d3z4_25555,
      ADR1 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_Anq2z4_26196,
      ADR0 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Ce0wx45
    );
  cortexm0_u_logic_Nd3wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y111",
      INIT => X"AA0A220200000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ll73z4_26035,
      ADR1 => cortexm0_u_logic_Kt33z4_26036,
      ADR3 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1200_o,
      ADR4 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1198_o,
      ADR0 => cortexm0_u_logic_Nd3wx47_26021,
      ADR5 => cortexm0_u_logic_Nd3wx48_26028,
      O => cortexm0_u_logic_Nd3wx49_26034
    );
  cortexm0_u_logic_Aez2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y111",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Aez2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Aez2z4_IN,
      O => cortexm0_u_logic_Aez2z4_28691,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Nd3wx410 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y111",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Nd3wx46_0,
      ADR4 => cortexm0_u_logic_Nd3wx49_26034,
      O => cortexm0_u_logic_Nd3wx4
    );
  cortexm0_u_logic_Koj2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y114",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Koj2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Koj2z4_IN,
      O => cortexm0_u_logic_Koj2z4_28392,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_T253z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y115",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_T253z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_T253z4_IN,
      O => cortexm0_u_logic_T253z4_26510,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_F872z4_M872z4_AND_6042_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y113",
      INIT => X"AAAA2222FFFF3333"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Yd03z4_29253,
      ADR1 => cortexm0_u_logic_Bk23z4_26512,
      ADR0 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      O => cortexm0_u_logic_F872z4_M872z4_AND_6042_o3_26511
    );
  cortexm0_u_logic_Yd03z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y113",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yd03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yd03z4_IN,
      O => cortexm0_u_logic_Yd03z4_29253,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Nd3wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y113",
      INIT => X"F3F3515100F30051"
    )
    port map (
      ADR3 => cortexm0_u_logic_Isi2z4_26029,
      ADR1 => cortexm0_u_logic_Ehz2z4_26030,
      ADR2 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o,
      ADR0 => cortexm0_u_logic_Yd03z4_29253,
      ADR5 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1208_o,
      ADR4 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1199_o,
      O => cortexm0_u_logic_Nd3wx48_26028
    );
  cortexm0_u_logic_Zt7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y107",
      INIT => X"8080000000000000"
    )
    port map (
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Svxwx4,
      ADR1 => cortexm0_u_logic_Wxxwx4,
      ADR2 => cortexm0_u_logic_Tzxwx4,
      ADR4 => cortexm0_u_logic_M6ywx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      O => cortexm0_u_logic_Zt7wx4
    );
  cortexm0_u_logic_Mmux_Dtpvx411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y107",
      INIT => X"FEFC0000FFFF0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Zt7wx4,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Xowwx4,
      ADR0 => cortexm0_u_logic_Qowwx4,
      ADR5 => cortexm0_u_logic_Wai2z4_25774,
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      O => N826
    );
  cortexm0_u_logic_Iwp2z4_cortexm0_u_logic_Iwp2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yafwx41_15955,
      O => cortexm0_u_logic_Yafwx41_0
    );
  cortexm0_u_logic_Bisvx4_Izwvx4_OR_858_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y89",
      INIT => X"5F5F5F5F5F5F5F5F"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Hyy2z4_25974,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => '1',
      O => cortexm0_u_logic_Bisvx4_Izwvx4_OR_858_o
    );
  cortexm0_u_logic_Yafwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y89",
      INIT => X"109010D0"
    )
    port map (
      ADR1 => cortexm0_u_logic_H9i2z4_25943,
      ADR3 => cortexm0_u_logic_Swy2z4_25978,
      ADR4 => cortexm0_u_logic_Bsy2z4_25709,
      ADR0 => cortexm0_u_logic_Hyy2z4_25974,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Yafwx41_15955
    );
  cortexm0_u_logic_V3wvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y89",
      INIT => X"00F3F3F300F3F3F3"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => cortexm0_u_logic_Toc2z4_Apc2z4_AND_6760_o,
      ADR3 => cortexm0_u_logic_Pri3z4_1_0,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR4 => cortexm0_u_logic_K1wvx4,
      O => cortexm0_u_logic_V3wvx4
    );
  cortexm0_u_logic_D4mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y89",
      INIT => X"D5FF00FF55FF00FF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Z7i2z4_26989,
      ADR0 => cortexm0_u_logic_Bisvx4_Izwvx4_OR_858_o,
      ADR1 => cortexm0_u_logic_Bsy2z4_25709,
      ADR2 => cortexm0_u_logic_Pty2z4_26586,
      ADR5 => cortexm0_u_logic_L5wvx4_0,
      ADR3 => cortexm0_u_logic_V3wvx4,
      O => cortexm0_u_logic_D4mvx41_29254
    );
  cortexm0_u_logic_Iwp2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y89",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Iwp2z4_CLK,
      I => cortexm0_u_logic_D4mvx4,
      O => cortexm0_u_logic_Iwp2z4_26671,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_D4mvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y89",
      INIT => X"FBF3BB33F8F08800"
    )
    port map (
      ADR1 => cortexm0_u_logic_Df3wx4,
      ADR3 => cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3863_o,
      ADR0 => cortexm0_u_logic_R1w2z4_26161,
      ADR5 => cortexm0_u_logic_Iwp2z4_26671,
      ADR4 => cortexm0_u_logic_H3wvx4_25594,
      ADR2 => cortexm0_u_logic_D4mvx41_29254,
      O => cortexm0_u_logic_D4mvx4
    );
  cortexm0_u_logic_Duhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y110",
      INIT => X"B0BBB0BB0000F0FF"
    )
    port map (
      ADR5 => cortexm0_u_logic_G6pvx4,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR1 => cortexm0_u_logic_Pri3z4_25_0,
      ADR4 => cortexm0_u_logic_Xyk2z4_26597,
      ADR2 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR3 => cortexm0_u_logic_Roh2z4_23_0,
      O => N610
    );
  cortexm0_u_logic_Ycx2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y110",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ycx2z4_CLK,
      I => cortexm0_u_logic_Zkhvx4_15864,
      O => cortexm0_u_logic_Ycx2z4_28109,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Zkhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y110",
      INIT => X"FFFFFFFF04F705F5"
    )
    port map (
      ADR2 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR0 => N597_0,
      ADR3 => N598,
      ADR5 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      ADR4 => cortexm0_u_logic_O4nwx4_V4nwx4_AND_3219_o3_27437,
      ADR1 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_Zkhvx4_15864
    );
  cortexm0_u_logic_Zkhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y110",
      INIT => X"DD1DDD1D0000DD1D"
    )
    port map (
      ADR1 => cortexm0_u_logic_G6pvx4,
      ADR3 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR2 => cortexm0_u_logic_Pri3z4_8_0,
      ADR0 => cortexm0_u_logic_Ycx2z4_28109,
      ADR5 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR4 => cortexm0_u_logic_Roh2z4_6_0,
      O => N598
    );
  cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y110",
      INIT => X"FFFFFFFFDFDDFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR3 => cortexm0_u_logic_Qp3wx4,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR0 => cortexm0_u_logic_Kvfwx4,
      O => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o
    );
  N649_N649_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1111,
      O => N1111_0
    );
  cortexm0_u_logic_Leuvx4_SW3_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y100"
    )
    port map (
      IA => N1421,
      IB => N1422,
      O => N1111,
      SEL => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o
    );
  cortexm0_u_logic_Leuvx4_SW3_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y100",
      INIT => X"FCCC0CCCFEEEAEEE"
    )
    port map (
      ADR0 => cortexm0_u_logic_Roh2z4_3_0,
      ADR5 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR2 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3232_o_25737,
      ADR3 => N30,
      ADR1 => N384,
      ADR4 => N385,
      O => N1421
    );
  cortexm0_u_logic_Leuvx4_SW3_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y100",
      INIT => X"AAF0EEFCAAF0EEFC"
    )
    port map (
      ADR5 => '1',
      ADR1 => cortexm0_u_logic_Roh2z4_3_0,
      ADR4 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR3 => N30,
      ADR2 => N384,
      ADR0 => N385,
      O => N1422
    );
  cortexm0_u_logic_Zuzvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y100",
      INIT => X"A8FC0000A8FCA8FC"
    )
    port map (
      ADR4 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR5 => cortexm0_u_logic_Pri3z4_7_0,
      ADR0 => cortexm0_u_logic_Uvzvx4,
      ADR3 => cortexm0_u_logic_Xd8wx4,
      ADR2 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o,
      ADR1 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3240_o_25610,
      O => N649
    );
  cortexm0_u_logic_Ulhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y100",
      INIT => X"FFFFF4F400000404"
    )
    port map (
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_R8x2z4_27716,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR1 => cortexm0_u_logic_Pri3z4_5_0,
      O => N385
    );
  cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1346_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y96",
      INIT => X"FFCCFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR3 => cortexm0_u_logic_Fgm2z4_25658,
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR1 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1346_o
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y96",
      INIT => X"0000FFFF0000BFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_J433z4_26559,
      ADR0 => cortexm0_u_logic_M1j2z4_25871,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_Svk2z4_25556,
      ADR3 => cortexm0_u_logic_T1d3z4_25557,
      ADR1 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o10_27537
    );
  cortexm0_u_logic_Y21xx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y96",
      INIT => X"0000C00000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_M1j2z4_25871,
      ADR4 => cortexm0_u_logic_H3d3z4_1_25919,
      ADR2 => cortexm0_u_logic_Svk2z4_2_26095,
      ADR3 => cortexm0_u_logic_T1d3z4_2_26094,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Y21xx4
    );
  cortexm0_u_logic_Dcs2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y96",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dcs2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Dcs2z4_IN,
      O => cortexm0_u_logic_Dcs2z4_27996,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_R40wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y96",
      INIT => X"0003003300030033"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Gf43z4_27733,
      ADR1 => cortexm0_u_logic_Po53z4_28524,
      ADR2 => cortexm0_u_logic_X6m2z4_27730,
      ADR4 => cortexm0_u_logic_Y21xx4,
      O => cortexm0_u_logic_R40wx47
    );
  N417_N417_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Wzpvx41_16029,
      O => cortexm0_u_logic_Wzpvx41_0
    );
  cortexm0_u_logic_C00wx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y93",
      INIT => X"CCCCCC0000000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o,
      ADR5 => cortexm0_u_logic_J00wx42_27478,
      ADR3 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3232_o_25737,
      ADR1 => N30,
      O => N417
    );
  cortexm0_u_logic_C00wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y93",
      INIT => X"F3FFF0FFF7FFF5FF"
    )
    port map (
      ADR3 => N417,
      ADR5 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277,
      ADR0 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o,
      ADR4 => cortexm0_u_logic_Pri3z4_5_0,
      ADR1 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR2 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_C00wx4
    );
  cortexm0_u_logic_Leuvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y93",
      INIT => X"EEE0EEE0EEE0EEE0"
    )
    port map (
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3240_o_25610,
      ADR1 => cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4182_o_26266,
      ADR3 => cortexm0_u_logic_E4wwx4_L4wwx4_AND_4239_o_26267,
      ADR0 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3222_o_26262,
      ADR5 => '1',
      O => N30
    );
  cortexm0_u_logic_Wzpvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y93",
      INIT => X"CCCCCC00"
    )
    port map (
      ADR4 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4182_o_26266,
      ADR3 => cortexm0_u_logic_E4wwx4_L4wwx4_AND_4239_o_26267,
      ADR0 => '1',
      O => cortexm0_u_logic_Wzpvx41_16029
    );
  cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3222_o : X_LUT6
    generic map(
      LOC => "SLICE_X22Y93",
      INIT => X"FAFAFFFF0A0A0F0F"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_R9nwx4,
      ADR0 => N58,
      ADR4 => cortexm0_u_logic_Wxp2z4_25622,
      ADR5 => cortexm0_u_logic_Iwdwx4,
      O => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3222_o_26262
    );
  cortexm0_u_logic_Fhx2z4_cortexm0_u_logic_Fhx2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1108_pack_8,
      O => N1108
    );
  cortexm0_u_logic_Uf1wx4_SW2_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y97"
    )
    port map (
      IA => N1419,
      IB => N1420,
      O => N1108_pack_8,
      SEL => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o
    );
  cortexm0_u_logic_Uf1wx4_SW2_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y97",
      INIT => X"AAAAFA0AEEEEFECE"
    )
    port map (
      ADR1 => cortexm0_u_logic_Roh2z4_11_0,
      ADR4 => cortexm0_u_logic_Pmnwx4,
      ADR5 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR2 => N22,
      ADR3 => N370,
      ADR0 => N369,
      O => N1419
    );
  cortexm0_u_logic_Uf1wx4_SW2_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y97",
      INIT => X"FFFFFF303030FF30"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR2 => cortexm0_u_logic_Roh2z4_11_0,
      ADR4 => N22,
      ADR5 => N370,
      ADR3 => N369,
      O => N1420
    );
  cortexm0_u_logic_Ekhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y97",
      INIT => X"CCCCCCCCC0CFCACF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fhx2z4_26665,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR0 => cortexm0_u_logic_Pri3z4_13_0,
      O => N369
    );
  cortexm0_u_logic_Fhx2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y97",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fhx2z4_CLK,
      I => cortexm0_u_logic_Ekhvx4_16149,
      O => cortexm0_u_logic_Fhx2z4_26665,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ekhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y97",
      INIT => X"FCEEFCEEFCEEFCFC"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_25796,
      ADR1 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      ADR2 => N1107,
      ADR0 => N1108,
      ADR5 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o,
      ADR3 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o_26247,
      O => cortexm0_u_logic_Ekhvx4_16149
    );
  cortexm0_u_logic_Wzawx43 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y94",
      INIT => X"AAAAAAAAA2A2A2AA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pdi2z4_26172,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Jrnvx4,
      ADR5 => cortexm0_u_logic_Wzawx41_27557,
      ADR2 => cortexm0_u_logic_Wzawx42_27558,
      ADR1 => cortexm0_u_logic_T3ovx4,
      O => cortexm0_u_logic_Wzawx4
    );
  cortexm0_u_logic_Mxor_Uz9wx4_B19wx4_XOR_67_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y94",
      INIT => X"FF88FFF800770007"
    )
    port map (
      ADR2 => cortexm0_u_logic_W7z2z4_26121,
      ADR0 => cortexm0_u_logic_Cyq2z4_26483,
      ADR1 => cortexm0_u_logic_Ul9wx4,
      ADR4 => cortexm0_u_logic_Xwawx4,
      ADR3 => cortexm0_u_logic_Uz9wx42_29258,
      ADR5 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Uz9wx4_B19wx4_XOR_67_o
    );
  cortexm0_u_logic_Uz9wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y94",
      INIT => X"CCEECCEECCECCCEC"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Pdi2z4_26172,
      ADR1 => cortexm0_u_logic_Uz9wx41_27020,
      ADR5 => cortexm0_u_logic_W19wx45_27127,
      ADR2 => cortexm0_u_logic_W19wx43_27128,
      ADR3 => cortexm0_u_logic_Uvzvx4,
      O => cortexm0_u_logic_Uz9wx42_29258
    );
  cortexm0_u_logic_K0u2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_K0u2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_K0u2z4_IN,
      O => cortexm0_u_logic_K0u2z4_26632,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Uvzvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y94",
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR0 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_Qowwx42_27317,
      ADR1 => cortexm0_u_logic_Qowwx41_27311,
      ADR5 => cortexm0_u_logic_Uvzvx41_27612,
      ADR3 => cortexm0_u_logic_Uvzvx43_27615,
      O => cortexm0_u_logic_Uvzvx4
    );
  cortexm0_u_logic_Rblwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y90",
      INIT => X"DC10CC5010100050"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qem2z4_25973,
      ADR2 => cortexm0_u_logic_Xly2z4_25996,
      ADR1 => cortexm0_u_logic_U2x2z4_25977,
      ADR4 => cortexm0_u_logic_Hyy2z4_25974,
      ADR3 => cortexm0_u_logic_H9i2z4_25943,
      ADR5 => cortexm0_u_logic_Pty2z4_26586,
      O => cortexm0_u_logic_Rblwx42_26956
    );
  cortexm0_u_logic_J433z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y90",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_J433z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_J433z4_IN,
      O => cortexm0_u_logic_J433z4_26559,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Sd43z4_cortexm0_u_logic_Sd43z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kxkwx42_15983,
      O => cortexm0_u_logic_Kxkwx42_0
    );
  cortexm0_u_logic_Kxkwx42 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y91"
    )
    port map (
      IA => N1617,
      IB => N1618,
      O => cortexm0_u_logic_Kxkwx42_15983,
      SEL => cortexm0_u_logic_Tki2z4_25751
    );
  cortexm0_u_logic_Kxkwx42_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y91",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_I2t2z4_26252,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      O => N1617
    );
  cortexm0_u_logic_Kxkwx42_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y91",
      INIT => X"F0FFC0FF0000C0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Jky2z4_26576,
      ADR3 => cortexm0_u_logic_Hyy2z4_25974,
      ADR4 => cortexm0_u_logic_Dvy2z4_25981,
      ADR2 => cortexm0_u_logic_Qem2z4_25973,
      ADR1 => cortexm0_u_logic_Yzi2z4_26714,
      O => N1618
    );
  cortexm0_u_logic_Sd43z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sd43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sd43z4_IN,
      O => cortexm0_u_logic_Sd43z4_28638,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wzawx42 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y91",
      INIT => X"3030000000000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      O => cortexm0_u_logic_Wzawx42_27558
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y95",
      INIT => X"AAAAAA8080808080"
    )
    port map (
      ADR5 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o7_27536,
      ADR0 => cortexm0_u_logic_Ixxwx4,
      ADR1 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o6_28640,
      ADR2 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o2_26888,
      ADR3 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o9_26557,
      ADR4 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o12,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o
    );
  cortexm0_u_logic_Xucwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y95",
      INIT => X"FF55FF550301FF55"
    )
    port map (
      ADR0 => cortexm0_u_logic_Cyq2z4_26483,
      ADR4 => cortexm0_u_logic_Pdi2z4_26172,
      ADR2 => cortexm0_u_logic_W19wx45_27127,
      ADR1 => cortexm0_u_logic_W19wx43_27128,
      ADR3 => cortexm0_u_logic_Xwawx4,
      ADR5 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o,
      O => N322
    );
  cortexm0_u_logic_Ixxwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y95",
      INIT => X"FFFFFF00FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_Ixxwx42_27205,
      ADR3 => cortexm0_u_logic_Ixxwx41_27202,
      O => cortexm0_u_logic_Ixxwx4
    );
  cortexm0_u_logic_T583z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y95",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_T583z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_T583z4_IN,
      O => cortexm0_u_logic_T583z4_26344,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Svxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y95",
      INIT => X"FFFFFFBB3FFF3FBB"
    )
    port map (
      ADR2 => cortexm0_u_logic_Cyq2z4_26483,
      ADR1 => cortexm0_u_logic_Wai2z4_25774,
      ADR0 => cortexm0_u_logic_Emi2z4_25916,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Ixxwx4,
      O => cortexm0_u_logic_Svxwx4
    );
  cortexm0_u_logic_R8x2z4_cortexm0_u_logic_R8x2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N405,
      O => N405_0
    );
  cortexm0_u_logic_R8x2z4_cortexm0_u_logic_R8x2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1110_pack_2,
      O => N1110
    );
  cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y99",
      INIT => X"F0FCFFFFF0FCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => '1',
      O => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o
    );
  cortexm0_u_logic_Niyvx4_Uiyvx4_AND_983_o4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y99",
      INIT => X"F5FDFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pri3z4_1_0,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      O => N405
    );
  cortexm0_u_logic_R8x2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y99",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_R8x2z4_CLK,
      I => cortexm0_u_logic_Ulhvx4_16198,
      O => cortexm0_u_logic_R8x2z4_27716,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ulhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y99",
      INIT => X"FFFCFFFDFF0CFF08"
    )
    port map (
      ADR4 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3246_o_27277,
      ADR5 => N1110,
      ADR3 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      ADR1 => N1111_0,
      ADR0 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o,
      ADR2 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_Ulhvx4_16198
    );
  cortexm0_u_logic_Uf1wx4_SW2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y99",
      INIT => X"FFFF5050FFFF5050"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Roh2z4_11_0,
      ADR0 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR4 => N369,
      ADR5 => '1',
      O => N1107
    );
  cortexm0_u_logic_Leuvx4_SW3_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y99",
      INIT => X"FF44FF44"
    )
    port map (
      ADR1 => cortexm0_u_logic_Roh2z4_3_0,
      ADR3 => N384,
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR4 => '1',
      O => N1110_pack_2
    );
  cortexm0_u_logic_Ulhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y99",
      INIT => X"EF01FF11EE00FF11"
    )
    port map (
      ADR3 => cortexm0_u_logic_R8x2z4_27716,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR0 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR5 => cortexm0_u_logic_Pri3z4_5_0,
      O => N384
    );
  cortexm0_u_logic_Ewbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y92",
      INIT => X"1130113033300030"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ovc3z4_26723,
      ADR4 => cortexm0_u_logic_Efp2z4_26724,
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      ADR0 => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o5_29256,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      O => cortexm0_u_logic_Ewbvx4
    );
  cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y92",
      INIT => X"A0AAF5FF000A555F"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Ovc3z4_26723,
      ADR3 => cortexm0_u_logic_Efp2z4_26724,
      ADR0 => cortexm0_u_logic_Duc2z41_27425,
      ADR2 => cortexm0_u_logic_Kuc2z4,
      ADR5 => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o5_29256,
      O => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o
    );
  cortexm0_u_logic_G4r2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_G4r2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_G4r2z4_IN,
      O => cortexm0_u_logic_G4r2z4_26347,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y92",
      INIT => X"20A030F000000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Mt13z4_27355,
      ADR3 => cortexm0_u_logic_Wmp2z4_28540,
      ADR0 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      ADR1 => cortexm0_u_logic_Ue9wx4,
      ADR5 => cortexm0_u_logic_Qxuwx4,
      ADR2 => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o4_28539,
      O => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o5_29256
    );
  cortexm0_u_logic_Mmux_Yih2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y98",
      INIT => X"05FF0133FA00FECC"
    )
    port map (
      ADR3 => cortexm0_u_logic_C3z2z4_26486,
      ADR2 => cortexm0_u_logic_H1cwx4,
      ADR0 => cortexm0_u_logic_Y29wx4,
      ADR4 => cortexm0_u_logic_Pdbwx4,
      ADR1 => cortexm0_u_logic_W19wx4,
      ADR5 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Yih2z4
    );
  cortexm0_u_logic_Pdbwx410 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y98",
      INIT => X"F000F000C000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Pdbwx47_27806,
      ADR4 => cortexm0_u_logic_SF1101,
      ADR5 => N1321,
      ADR2 => cortexm0_u_logic_Pdbwx44_26785,
      ADR3 => cortexm0_u_logic_Pdbwx45_28701,
      O => cortexm0_u_logic_Pdbwx4
    );
  cortexm0_u_logic_U9h2z4_Erc2z4_OR_1421_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y98",
      INIT => X"FFFFFAFFFFFFFAFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Wzy2z4_2_26306,
      ADR3 => cortexm0_u_logic_Fgm2z4_3_26307,
      ADR0 => cortexm0_u_logic_Rni2z4_25661,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_U9h2z4_Erc2z4_OR_1421_o
    );
  cortexm0_u_logic_Cawwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y98",
      INIT => X"FFF0555033301110"
    )
    port map (
      ADR1 => cortexm0_u_logic_Imt2z4_25896,
      ADR0 => cortexm0_u_logic_Rr73z4_25895,
      ADR2 => cortexm0_u_logic_Cawwx41_26305,
      ADR3 => cortexm0_u_logic_Cawwx42_26313,
      ADR5 => cortexm0_u_logic_Bah2z4_Erc2z4_OR_1422_o,
      ADR4 => cortexm0_u_logic_U9h2z4_Erc2z4_OR_1421_o,
      O => cortexm0_u_logic_Cawwx43_28043
    );
  cortexm0_u_logic_Wzpvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y107",
      INIT => X"F0FFC0C8A0AA8088"
    )
    port map (
      ADR3 => cortexm0_u_logic_W6iwx4,
      ADR5 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      ADR4 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3648_o,
      ADR0 => cortexm0_u_logic_E4wwx4_L4wwx4_AND_4239_o_26267,
      ADR1 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o,
      ADR2 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o,
      O => cortexm0_u_logic_Wzpvx43_26780
    );
  cortexm0_u_logic_Mmux_Dih2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y107",
      INIT => X"10301133EFCFEECC"
    )
    port map (
      ADR0 => cortexm0_u_logic_C3z2z4_26486,
      ADR1 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2233_o,
      ADR3 => cortexm0_u_logic_Y29wx4,
      ADR2 => cortexm0_u_logic_O7zvx4,
      ADR4 => cortexm0_u_logic_W19wx4,
      ADR5 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Dih2z4
    );
  cortexm0_u_logic_Tj0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y107",
      INIT => X"F030F030F0300000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4236_o,
      ADR1 => cortexm0_u_logic_W6iwx4,
      ADR3 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o,
      ADR2 => N10,
      ADR5 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o,
      O => cortexm0_u_logic_Tj0wx4_28567
    );
  cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y107",
      INIT => X"FFFFFF470000B800"
    )
    port map (
      ADR0 => cortexm0_u_logic_S4pwx4,
      ADR3 => N1021,
      ADR5 => N1020_0,
      ADR2 => cortexm0_u_logic_Kkrvx45_26911,
      ADR4 => cortexm0_u_logic_Tuvwx4,
      ADR1 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o
    );
  cortexm0_u_logic_S71wx46_cortexm0_u_logic_S71wx46_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vfyvx4,
      O => cortexm0_u_logic_Vfyvx4_0
    );
  cortexm0_u_logic_S71wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y101",
      INIT => X"2A2A3F3F002A003F"
    )
    port map (
      ADR4 => cortexm0_u_logic_D603z4_27995,
      ADR3 => cortexm0_u_logic_Ycu2z4_25730,
      ADR2 => cortexm0_u_logic_Svk2z4_25556,
      ADR0 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o,
      ADR1 => N1260,
      ADR5 => cortexm0_u_logic_Vp52z4_Zk52z4_OR_1201_o,
      O => cortexm0_u_logic_S71wx46_28778
    );
  cortexm0_u_logic_Teyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y101",
      INIT => X"0000202000002020"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Xc2wx4_27678,
      ADR4 => cortexm0_u_logic_Ob2wx4_27679,
      ADR2 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1323_o_27672,
      ADR1 => cortexm0_u_logic_Vb2wx4_27680,
      ADR5 => '1',
      O => cortexm0_u_logic_Teyvx4
    );
  cortexm0_u_logic_Vfyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y101",
      INIT => X"20200000"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Xc2wx4_27678,
      ADR4 => cortexm0_u_logic_Ob2wx4_27679,
      ADR2 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1323_o_27672,
      ADR1 => cortexm0_u_logic_Vb2wx4_27680,
      O => cortexm0_u_logic_Vfyvx4
    );
  cortexm0_u_logic_Ra1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y105",
      INIT => X"FF773FFFFFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Kzf3z4_26178,
      ADR0 => cortexm0_u_logic_D923z4_26179,
      ADR3 => cortexm0_u_logic_Wzy2z4_25662,
      ADR5 => cortexm0_u_logic_Fgm2z4_25658,
      ADR1 => cortexm0_u_logic_Rni2z4_25661,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Ra1wx42_29267
    );
  cortexm0_u_logic_Ra1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y105",
      INIT => X"AA220A02FF330F03"
    )
    port map (
      ADR5 => cortexm0_u_logic_E163z4_26186,
      ADR2 => cortexm0_u_logic_Mi33z4_26187,
      ADR1 => cortexm0_u_logic_Vr43z4_26188,
      ADR4 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      ADR0 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      O => cortexm0_u_logic_Ra1wx43_29268
    );
  cortexm0_u_logic_Kzf3z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kzf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kzf3z4_IN,
      O => cortexm0_u_logic_Kzf3z4_26178,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ra1wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y105",
      INIT => X"F555FFFFF555FFFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Z0g3z4_26185,
      ADR0 => cortexm0_u_logic_Ra1wx42_29267,
      ADR2 => cortexm0_u_logic_Bf9wx4,
      ADR4 => cortexm0_u_logic_Ra1wx43_29268,
      O => N974
    );
  cortexm0_u_logic_Uo13z4_cortexm0_u_logic_Uo13z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N793,
      O => N793_0
    );
  cortexm0_u_logic_Uo13z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y109",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uo13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Uo13z4_IN,
      O => cortexm0_u_logic_Uo13z4_27242,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_O3ivx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y109",
      INIT => X"8C0C88000C0C0000"
    )
    port map (
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Gci2z4_26350,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_J0l2z4_26148,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      O => N138
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o10_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y109",
      INIT => X"8888888888888888"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Ffs2z4_25849,
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => '1',
      O => N788
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o10_SW7 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y109",
      INIT => X"AAAA0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Mjl2z4_25848,
      ADR3 => '1',
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      O => N793
    );
  cortexm0_u_logic_Gci2z4_cortexm0_u_logic_Gci2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N666_pack_8,
      O => N666
    );
  cortexm0_u_logic_Gci2z4_cortexm0_u_logic_Gci2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N250,
      O => N250_0
    );
  cortexm0_u_logic_R5zvx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y112"
    )
    port map (
      IA => N1345,
      IB => N1346,
      O => N666_pack_8,
      SEL => cortexm0_u_logic_Gd3wx4
    );
  cortexm0_u_logic_R5zvx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => X"ABABABA801010100"
    )
    port map (
      ADR5 => cortexm0_u_logic_Nd3wx4,
      ADR0 => cortexm0_u_logic_K0qvx4,
      ADR2 => cortexm0_u_logic_Mtqvx4,
      ADR4 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o,
      ADR1 => cortexm0_u_logic_Hq1wx4,
      ADR3 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o,
      O => N1345
    );
  cortexm0_u_logic_R5zvx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => X"FFFFFFFC55555554"
    )
    port map (
      ADR5 => cortexm0_u_logic_Nd3wx4,
      ADR1 => cortexm0_u_logic_Hq1wx4,
      ADR4 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o,
      ADR3 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o,
      ADR2 => cortexm0_u_logic_Mtqvx4,
      ADR0 => cortexm0_u_logic_K0qvx4,
      O => N1346
    );
  cortexm0_u_logic_K0qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => X"0101010101010101"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4687_o,
      ADR2 => cortexm0_u_logic_Zcn2z4_26360,
      ADR1 => cortexm0_u_logic_Cyq2z4_26483,
      ADR5 => '1',
      O => cortexm0_u_logic_K0qvx4
    );
  cortexm0_u_logic_Upyvx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => X"3F3F3F3F"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Zcn2z4_26360,
      ADR1 => cortexm0_u_logic_Cyq2z4_26483,
      O => N250
    );
  cortexm0_u_logic_Gci2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Jb3wx4_hready_i_AND_1382_o,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gci2z4_CLK,
      I => cortexm0_u_logic_Cb3wx4,
      O => cortexm0_u_logic_Gci2z4_26350,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Cb3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => X"00003010FFFF3FBF"
    )
    port map (
      ADR0 => cortexm0_u_logic_W6iwx4,
      ADR2 => N38,
      ADR5 => N665,
      ADR1 => N666,
      ADR3 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o,
      ADR4 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493,
      O => cortexm0_u_logic_Cb3wx4
    );
  cortexm0_u_logic_D603z4_cortexm0_u_logic_D603z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Meyvx4,
      O => cortexm0_u_logic_Meyvx4_0
    );
  cortexm0_u_logic_D603z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_D603z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_D603z4_IN,
      O => cortexm0_u_logic_D603z4_27995,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_D9uwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y103",
      INIT => X"AFAF00AF23230023"
    )
    port map (
      ADR0 => cortexm0_u_logic_U9h2z4_Erc2z4_OR_1421_o,
      ADR2 => cortexm0_u_logic_Ka83z4_26199,
      ADR5 => cortexm0_u_logic_Bah2z4_Erc2z4_OR_1422_o,
      ADR1 => cortexm0_u_logic_B5u2z4_26201,
      ADR4 => cortexm0_u_logic_D9uwx44_26202,
      ADR3 => N504,
      O => cortexm0_u_logic_D9uwx4
    );
  cortexm0_u_logic_D9uwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y103",
      INIT => X"0000000000FE000F"
    )
    port map (
      ADR1 => cortexm0_u_logic_Anq2z4_26196,
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR0 => cortexm0_u_logic_Wzy2z4_25662,
      ADR2 => cortexm0_u_logic_Fgm2z4_25658,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      ADR3 => cortexm0_u_logic_D9uwx43_26197,
      O => N504
    );
  cortexm0_u_logic_Hfyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y103",
      INIT => X"0500000005000000"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Ob2wx4_27679,
      ADR0 => cortexm0_u_logic_Xc2wx4_27678,
      ADR3 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1323_o_27672,
      ADR2 => cortexm0_u_logic_Vb2wx4_27680,
      ADR5 => '1',
      O => cortexm0_u_logic_Hfyvx4
    );
  cortexm0_u_logic_Meyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y103",
      INIT => X"00000500"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Ob2wx4_27679,
      ADR0 => cortexm0_u_logic_Xc2wx4_27678,
      ADR3 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1323_o_27672,
      ADR2 => cortexm0_u_logic_Vb2wx4_27680,
      O => cortexm0_u_logic_Meyvx4
    );
  cortexm0_u_logic_X213z4_cortexm0_u_logic_X213z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N476,
      O => N476_0
    );
  cortexm0_u_logic_E9zvx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y102"
    )
    port map (
      IA => N1329,
      IB => N1330,
      O => N476,
      SEL => cortexm0_u_logic_Z78wx4
    );
  cortexm0_u_logic_E9zvx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y102",
      INIT => X"AAAA0000AAFC0054"
    )
    port map (
      ADR4 => cortexm0_u_logic_O7zvx4,
      ADR0 => cortexm0_u_logic_K0qvx4,
      ADR5 => cortexm0_u_logic_Mtqvx4,
      ADR1 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o,
      ADR3 => cortexm0_u_logic_Hq1wx4,
      ADR2 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      O => N1329
    );
  cortexm0_u_logic_E9zvx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y102",
      INIT => X"FF0FFF0FFF0FEE0E"
    )
    port map (
      ADR3 => cortexm0_u_logic_O7zvx4,
      ADR0 => cortexm0_u_logic_Hq1wx4,
      ADR5 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o,
      ADR4 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      ADR1 => cortexm0_u_logic_Mtqvx4,
      ADR2 => cortexm0_u_logic_K0qvx4,
      O => N1330
    );
  cortexm0_u_logic_Mmux_Z78wx4162_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y102",
      INIT => X"FF55FC54AA00A800"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_K0qvx4,
      ADR2 => cortexm0_u_logic_Mtqvx4,
      ADR3 => cortexm0_u_logic_O7zvx4,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4126_27458,
      O => N1018
    );
  cortexm0_u_logic_X213z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_X213z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_X213z4_IN,
      O => cortexm0_u_logic_X213z4_28636,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_E9zvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y102",
      INIT => X"FFFFFFDF00200000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Y5zvx4,
      ADR5 => N1017_0,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx4155,
      ADR2 => N908,
      ADR4 => N1018,
      ADR1 => cortexm0_u_logic_Mmux_Z78wx4163,
      O => N475
    );
  cortexm0_u_logic_O3pvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y106",
      INIT => X"0A0AAAAA0A08AAAA"
    )
    port map (
      ADR2 => cortexm0_u_logic_U2ewx4,
      ADR4 => N464,
      ADR0 => cortexm0_u_logic_O3pvx43_25642,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_25633,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_25643,
      ADR1 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644,
      O => cortexm0_u_logic_O3pvx4
    );
  cortexm0_u_logic_Df83z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Df83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Df83z4_IN,
      O => cortexm0_u_logic_Df83z4_27031,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y106",
      INIT => X"00FF002000FFDFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o,
      ADR2 => cortexm0_u_logic_Qjuwx4,
      ADR3 => N1009,
      ADR5 => N1008,
      ADR4 => cortexm0_u_logic_Tuvwx4,
      ADR1 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_25633
    );
  cortexm0_u_logic_Wzpvx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y108",
      INIT => X"F0EEF0EEEEEEF0EE"
    )
    port map (
      ADR1 => cortexm0_u_logic_Jux2z4_27201,
      ADR5 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR0 => cortexm0_u_logic_G6pvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_29_0,
      ADR2 => N397,
      O => N618
    );
  cortexm0_u_logic_Jux2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y108",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jux2z4_CLK,
      I => cortexm0_u_logic_Thhvx4_16452,
      O => cortexm0_u_logic_Jux2z4_27201,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Thhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y108",
      INIT => X"FFF00F00FFF70800"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o,
      ADR3 => N619,
      ADR4 => N618,
      ADR1 => cortexm0_u_logic_Wzpvx43_26780,
      ADR5 => cortexm0_u_logic_Wzpvx42_26781,
      ADR2 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493,
      O => cortexm0_u_logic_Thhvx4_16452
    );
  cortexm0_u_logic_Wzpvx44_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y108",
      INIT => X"ECFFFCFF4C000C00"
    )
    port map (
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Qp3wx4,
      ADR2 => cortexm0_u_logic_Kvfwx4,
      ADR1 => N396,
      ADR3 => cortexm0_u_logic_Pri3z4_29_0,
      ADR5 => N397,
      O => N619
    );
  cortexm0_u_logic_Thhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y108",
      INIT => X"FFFFFFFF8080FF00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Jux2z4_27201,
      ADR1 => cortexm0_u_logic_Roh2z4_27_0,
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR0 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR4 => cortexm0_u_logic_G6pvx4,
      ADR5 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      O => N397
    );
  cortexm0_u_logic_Gehvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y110",
      INIT => X"FFFFA000FFFFCCCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Foe3z4_26448,
      ADR0 => cortexm0_u_logic_Roh2z4_20_0,
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR5 => cortexm0_u_logic_G6pvx4,
      ADR4 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      O => cortexm0_u_logic_Gehvx41_26447
    );
  cortexm0_u_logic_Xyk2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y110",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xyk2z4_CLK,
      I => cortexm0_u_logic_Duhvx4_16491,
      O => cortexm0_u_logic_Xyk2z4_26597,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Duhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y110",
      INIT => X"FF0AFF0EFF5FFF1F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR5 => N609_0,
      ADR2 => N610,
      ADR3 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      ADR1 => cortexm0_u_logic_O3pvx43_25642,
      ADR4 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493,
      O => cortexm0_u_logic_Duhvx4_16491
    );
  cortexm0_u_logic_Rd63z4_cortexm0_u_logic_Rd63z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N752,
      O => N752_0
    );
  cortexm0_u_logic_Rd63z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y111",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rd63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rd63z4_IN,
      O => cortexm0_u_logic_Rd63z4_27633,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_hprot_o_2_H362z4_AND_5881_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y111",
      INIT => X"DD55CC00DD55CC00"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_F872z4_M872z4_AND_6042_o,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR1 => cortexm0_u_logic_Pri3z4_32_0,
      ADR5 => '1',
      O => N751
    );
  cortexm0_u_logic_hprot_o_2_H362z4_AND_5881_o2_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y111",
      INIT => X"DDFFCCFF"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_F872z4_M872z4_AND_6042_o,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR1 => cortexm0_u_logic_Pri3z4_32_0,
      O => N752
    );
  cortexm0_u_logic_Ra1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y104",
      INIT => X"330F000F550F550F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Slr2z4_25745,
      ADR2 => cortexm0_u_logic_Dkr2z4_25969,
      ADR4 => cortexm0_u_logic_Ra1wx41_29266,
      ADR1 => N974,
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Ra1wx4
    );
  cortexm0_u_logic_Ra1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y104",
      INIT => X"0A020A02AA22AA22"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Vxf3z4_26163,
      ADR5 => cortexm0_u_logic_O2g3z4_26164,
      ADR3 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1346_o,
      ADR2 => cortexm0_u_logic_Ue9wx4,
      ADR0 => cortexm0_u_logic_Zkuwx4,
      O => cortexm0_u_logic_Ra1wx41_29266
    );
  cortexm0_u_logic_Zkuwx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y104",
      INIT => X"0530F530053FF53F"
    )
    port map (
      ADR5 => cortexm0_u_logic_Wnv2z4_28744,
      ADR1 => cortexm0_u_logic_Neu2z4_28717,
      ADR4 => cortexm0_u_logic_Lqr2z4_28730,
      ADR0 => cortexm0_u_logic_Wor2z4_28742,
      ADR2 => cortexm0_u_logic_Fgm2z4_1_25733,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => N964
    );
  cortexm0_u_logic_Neu2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Neu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Neu2z4_IN,
      O => cortexm0_u_logic_Neu2z4_28717,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Zkuwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y104",
      INIT => X"FFFFFFFFFCFC3030"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR1 => cortexm0_u_logic_Wzy2z4_25662,
      ADR2 => N963,
      ADR4 => N964,
      O => cortexm0_u_logic_Zkuwx4
    );
  cortexm0_u_logic_H2m2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y90",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_H2m2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_H2m2z4_IN,
      O => cortexm0_u_logic_H2m2z4_27070,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Pn1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y99",
      INIT => X"FFFFDCFFFFFFDDFF"
    )
    port map (
      ADR1 => N413,
      ADR2 => cortexm0_u_logic_Imnwx4_26140,
      ADR3 => cortexm0_u_logic_Do1wx431,
      ADR5 => cortexm0_u_logic_Wn1wx43_26784,
      ADR0 => cortexm0_u_logic_Wn1wx42_27943,
      ADR4 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o_26247,
      O => cortexm0_u_logic_Pn1wx4
    );
  cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o : X_LUT6
    generic map(
      LOC => "SLICE_X23Y99",
      INIT => X"33333333333305AF"
    )
    port map (
      ADR1 => N805_0,
      ADR2 => N803,
      ADR3 => N804,
      ADR0 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_25643,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644,
      O => cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o_26247
    );
  cortexm0_u_logic_C61wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y99",
      INIT => X"BBBB00BB0B0B000B"
    )
    port map (
      ADR1 => cortexm0_u_logic_Gq43z4_28678,
      ADR2 => cortexm0_u_logic_Xg33z4_28706,
      ADR3 => cortexm0_u_logic_Pz53z4_28712,
      ADR5 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR0 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      O => cortexm0_u_logic_C61wx42_29282
    );
  cortexm0_u_logic_Wd23z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wd23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wd23z4_IN,
      O => cortexm0_u_logic_Wd23z4_27123,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_C61wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y99",
      INIT => X"CF450000FF550000"
    )
    port map (
      ADR0 => cortexm0_u_logic_X213z4_28636,
      ADR1 => cortexm0_u_logic_Fgm2z4_25658,
      ADR5 => N837_0,
      ADR2 => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6778_o,
      ADR3 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o,
      ADR4 => cortexm0_u_logic_C61wx42_29282,
      O => cortexm0_u_logic_C61wx44_28736
    );
  cortexm0_u_logic_Ktbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y95",
      INIT => X"02020F000E0E0F00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Jw93z4_26924,
      ADR0 => cortexm0_u_logic_Xx93z4_26925,
      ADR4 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o4_26926,
      ADR1 => cortexm0_u_logic_Kuc2z4,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      O => cortexm0_u_logic_Ktbvx4
    );
  cortexm0_u_logic_Gpbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y95",
      INIT => X"0322332200000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Iwp2z4_26671,
      ADR4 => cortexm0_u_logic_Toc2z4_Apc2z4_AND_6760_o3_0,
      ADR2 => cortexm0_u_logic_Cawwx4_0,
      ADR5 => cortexm0_u_logic_Duc2z4,
      ADR3 => cortexm0_u_logic_Kuc2z4,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      O => cortexm0_u_logic_Gpbvx4
    );
  cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y95",
      INIT => X"FFFF500050005000"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Wqjwx4,
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o6_26555,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o7_28661,
      O => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o8_29278
    );
  cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y95",
      INIT => X"AF000F00AC000C00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pdi2z4_26172,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o3,
      ADR5 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o5_28663,
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o2_28604,
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o8_29278,
      O => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o
    );
  cortexm0_u_logic_Zu43z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y97",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zu43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zu43z4_IN,
      O => cortexm0_u_logic_Zu43z4_26594,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_F872z4_M872z4_AND_6042_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y116",
      INIT => X"FFFF00001F130000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pfz2z4_26506,
      ADR1 => cortexm0_u_logic_Sa13z4_26507,
      ADR5 => cortexm0_u_logic_C61wx4111,
      ADR3 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      ADR0 => cortexm0_u_logic_Ue9wx4,
      ADR4 => cortexm0_u_logic_N3ywx4,
      O => cortexm0_u_logic_F872z4_M872z4_AND_6042_o1_29275
    );
  cortexm0_u_logic_F872z4_M872z4_AND_6042_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y116",
      INIT => X"2A0000002A000000"
    )
    port map (
      ADR5 => '1',
      ADR1 => cortexm0_u_logic_X2j2z4_26516,
      ADR2 => cortexm0_u_logic_Bf9wx4,
      ADR4 => cortexm0_u_logic_F872z4_M872z4_AND_6042_o3_26511,
      ADR0 => cortexm0_u_logic_F872z4_M872z4_AND_6042_o2_26509,
      ADR3 => cortexm0_u_logic_F872z4_M872z4_AND_6042_o1_29275,
      O => cortexm0_u_logic_F872z4_M872z4_AND_6042_o4_26515
    );
  cortexm0_u_logic_Pfz2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y116",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pfz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pfz2z4_IN,
      O => cortexm0_u_logic_Pfz2z4_26506,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_F872z4_M872z4_AND_6042_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y116",
      INIT => X"F5350535F5350535"
    )
    port map (
      ADR5 => '1',
      ADR1 => cortexm0_u_logic_V1l2z4_26514,
      ADR0 => cortexm0_u_logic_Rhi2z4_25574,
      ADR4 => cortexm0_u_logic_F872z4_M872z4_AND_6042_o4_26515,
      ADR2 => cortexm0_u_logic_Duc2z4,
      ADR3 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_F872z4_M872z4_AND_6042_o
    );
  cortexm0_u_logic_Rbi3z4_cortexm0_u_logic_Rbi3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N992_pack_5,
      O => N992
    );
  cortexm0_u_logic_Rbi3z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rbi3z4_CLK,
      I => cortexm0_u_logic_Edhvx4,
      O => cortexm0_u_logic_Rbi3z4_27173,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Edhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => X"FF22DD00FF00FF00"
    )
    port map (
      ADR2 => '1',
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR0 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o,
      ADR3 => cortexm0_u_logic_Rbi3z4_27173,
      ADR5 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o,
      ADR4 => cortexm0_u_logic_hprot_o_2_H362z4_AND_5881_o,
      O => cortexm0_u_logic_Edhvx4
    );
  cortexm0_u_logic_hprot_o_2_H362z4_AND_5881_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => X"F0A030A0FFAA33AA"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pri3z4_30_0,
      ADR0 => N751,
      ADR4 => N752_0,
      ADR2 => HADDR(29),
      ADR3 => cortexm0_u_logic_hprot_o_2_H362z4_AND_5881_o1_27376,
      ADR5 => cortexm0_u_logic_Cb62z4_Jb62z4_AND_5908_o,
      O => cortexm0_u_logic_hprot_o_2_H362z4_AND_5881_o
    );
  ahbbridge_statemachine_curstate_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_ahbbridge_statemachine_curstate_FSM_FFd2_CLK,
      I => ahbbridge_statemachine_curstate_FSM_FFd2_In_16565,
      O => ahbbridge_statemachine_curstate_FSM_FFd2_27952,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  ahbbridge_statemachine_curstate_FSM_FFd2_In : X_LUT6
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => X"0707078F00000088"
    )
    port map (
      ADR4 => N992,
      ADR0 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o,
      ADR1 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o,
      ADR5 => cortexm0_u_logic_htrans_o_1_2,
      ADR2 => N993,
      ADR3 => cortexm0_u_logic_hprot_o_2_H362z4_AND_5881_o,
      O => ahbbridge_statemachine_curstate_FSM_FFd2_In_16565
    );
  ahbbridge_statemachine_curstate_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_ahbbridge_statemachine_curstate_FSM_FFd1_CLK,
      I => ahbbridge_statemachine_curstate_FSM_FFd1_In,
      O => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  ahbbridge_statemachine_curstate_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => X"EFFFCCCCEFFFCCCC"
    )
    port map (
      ADR3 => ahbmi_hready_IBUF_0,
      ADR0 => ahbmi_hresp_1_IBUF_0,
      ADR2 => ahbbridge_ahbmaster_r_active(0),
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd2_27952,
      ADR5 => '1',
      O => ahbbridge_statemachine_curstate_FSM_FFd1_In
    );
  ahbbridge_statemachine_curstate_FSM_FFd2_In_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => X"FFFFCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd2_27952,
      O => N992_pack_5
    );
  cortexm0_u_logic_Zwcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y113",
      INIT => X"000C0F0C0A0C0A0C"
    )
    port map (
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      ADR0 => cortexm0_u_logic_V1l2z4_26514,
      ADR4 => cortexm0_u_logic_F872z4_M872z4_AND_6042_o4_26515,
      ADR1 => cortexm0_u_logic_Rhi2z4_25574,
      O => cortexm0_u_logic_Zwcvx4
    );
  cortexm0_u_logic_Wzpvx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y113",
      INIT => X"CCCCCCCCCCCCCCCD"
    )
    port map (
      ADR3 => cortexm0_u_logic_Zcn2z4_26360,
      ADR5 => cortexm0_u_logic_Cyq2z4_26483,
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4687_o,
      ADR0 => cortexm0_u_logic_Izpvx4,
      ADR1 => cortexm0_u_logic_Rhnvx42_27082,
      O => N446
    );
  cortexm0_u_logic_Jr1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y93",
      INIT => X"153F3F3F3F3F3F3F"
    )
    port map (
      ADR5 => cortexm0_u_logic_Pdi2z4_26172,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_G6d3z4_26209,
      ADR0 => cortexm0_u_logic_Agbwx4_0,
      ADR2 => cortexm0_u_logic_Bpzvx4,
      ADR1 => cortexm0_u_logic_Nen2z4_26212,
      O => cortexm0_u_logic_Jr1wx41_26208
    );
  cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y93",
      INIT => X"FFFFFFFFAAAAFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o2_28604
    );
  cortexm0_u_logic_S2r2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_S2r2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_S2r2z4_IN,
      O => cortexm0_u_logic_S2r2z4_26635,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Rblwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y93",
      INIT => X"F0F5F0F0C055CCCC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Xly2z4_25996,
      ADR1 => cortexm0_u_logic_Pty2z4_26586,
      ADR3 => cortexm0_u_logic_Hyy2z4_25974,
      ADR5 => cortexm0_u_logic_H9i2z4_25943,
      ADR4 => cortexm0_u_logic_U2x2z4_25977,
      ADR0 => cortexm0_u_logic_Swy2z4_25978,
      O => cortexm0_u_logic_Rblwx43_26957
    );
  cortexm0_u_logic_Mxor_Ydcwx4_B19wx4_XOR_85_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y94",
      INIT => X"F40BFF0044BBFF00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Wzawx4,
      ADR5 => cortexm0_u_logic_Y29wx4,
      ADR2 => cortexm0_u_logic_Xly2z4_25996,
      ADR1 => cortexm0_u_logic_Uup2z4_26761,
      ADR0 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o,
      ADR4 => N318,
      O => cortexm0_u_logic_Ydcwx4_B19wx4_XOR_85_o
    );
  cortexm0_u_logic_Ydcwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y94",
      INIT => X"DDDDDFDF00DD00DF"
    )
    port map (
      ADR3 => cortexm0_u_logic_I6z2z4_26481,
      ADR0 => cortexm0_u_logic_Pdi2z4_26172,
      ADR2 => cortexm0_u_logic_W19wx45_27127,
      ADR4 => cortexm0_u_logic_W19wx43_27128,
      ADR5 => cortexm0_u_logic_Xwawx4,
      ADR1 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o,
      O => N318
    );
  cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y94",
      INIT => X"F500F5000000C400"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ec43z4_27357,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR1 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o4_27354,
      ADR2 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1198_o,
      ADR5 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o3_27358,
      ADR3 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o1_27349,
      O => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o5_29276
    );
  cortexm0_u_logic_Ec43z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ec43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ec43z4_IN,
      O => cortexm0_u_logic_Ec43z4_27357,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y94",
      INIT => X"CC4C000000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Mt13z4_27355,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_SF1101,
      ADR5 => cortexm0_u_logic_Gqwwx4,
      ADR1 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o6_27356,
      ADR4 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o5_29276,
      O => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o
    );
  cortexm0_u_logic_Kuc2z49 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y96",
      INIT => X"CC88CCCCCC88CCC8"
    )
    port map (
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Kuc2z41_26606,
      ADR0 => cortexm0_u_logic_Kuc2z42_26610,
      ADR5 => cortexm0_u_logic_Kuc2z48_26611,
      ADR2 => cortexm0_u_logic_Kuc2z46_29279,
      ADR3 => cortexm0_u_logic_Kuc2z44_26613,
      O => cortexm0_u_logic_Kuc2z4
    );
  cortexm0_u_logic_Qs0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y96",
      INIT => X"AA0F0000AA0FFFFF"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_H4p2z4_25593,
      ADR2 => cortexm0_u_logic_W5p2z4_25843,
      ADR0 => cortexm0_u_logic_Qs0wx46_26612,
      ADR4 => cortexm0_u_logic_Duc2z4,
      ADR3 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Qs0wx4
    );
  cortexm0_u_logic_Kuc2z45 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y96",
      INIT => X"CC0CCC0C4C0C4C0C"
    )
    port map (
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Ffj2z4_1_26554,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Kuc2z45_29280
    );
  cortexm0_u_logic_Okn2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y96",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Okn2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Okn2z4_IN,
      O => cortexm0_u_logic_Okn2z4_27110,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Kuc2z46 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y96",
      INIT => X"FFFFFFFFA8A8ECEC"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Kuc2z45_29280,
      O => cortexm0_u_logic_Kuc2z46_29279
    );
  cortexm0_u_logic_B613z4_cortexm0_u_logic_B613z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N739,
      O => N739_0
    );
  cortexm0_u_logic_Sk52z4_Bm52z4_OR_1197_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y98",
      INIT => X"FFFFFFFFFFF0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Yaz2z4_2_26093,
      ADR4 => cortexm0_u_logic_T1d3z4_2_26094,
      ADR2 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      O => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1197_o
    );
  cortexm0_u_logic_Pdbwx46 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y98",
      INIT => X"5555FFFF5555FFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_M1j2z4_25871,
      ADR0 => cortexm0_u_logic_Wnh3z4_27809,
      ADR5 => '1',
      O => cortexm0_u_logic_Pdbwx46_29281
    );
  cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y98",
      INIT => X"00CCF0CC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fvz2z4_27350,
      ADR2 => cortexm0_u_logic_Ilp2z4_27351,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      ADR4 => cortexm0_u_logic_M1j2z4_25871,
      ADR0 => '1',
      O => N739
    );
  cortexm0_u_logic_B613z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_B613z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_B613z4_IN,
      O => cortexm0_u_logic_B613z4_26579,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Pdbwx47 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y98",
      INIT => X"A0A30003AAA30A03"
    )
    port map (
      ADR0 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      ADR5 => cortexm0_u_logic_Vgq2z4_27807,
      ADR4 => cortexm0_u_logic_Pdbwx46_29281,
      ADR1 => cortexm0_u_logic_Gfq2z4_27808,
      O => cortexm0_u_logic_Pdbwx47_27806
    );
  cortexm0_u_logic_A272z4_H272z4_AND_6016_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y92",
      INIT => X"F0305010FF335511"
    )
    port map (
      ADR5 => cortexm0_u_logic_Sd43z4_28638,
      ADR0 => cortexm0_u_logic_Bn53z4_26887,
      ADR1 => cortexm0_u_logic_J433z4_26559,
      ADR3 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR2 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      O => cortexm0_u_logic_A272z4_H272z4_AND_6016_o3_28013
    );
  cortexm0_u_logic_Bn53z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bn53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Bn53z4_IN,
      O => cortexm0_u_logic_Bn53z4_26887,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y92",
      INIT => X"0000000015555155"
    )
    port map (
      ADR0 => cortexm0_u_logic_Av13z4_26889,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_Bn53z4_26887,
      ADR3 => cortexm0_u_logic_T1d3z4_25557,
      ADR1 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o7_27536
    );
  cortexm0_u_logic_E1r2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_E1r2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_E1r2z4_IN,
      O => cortexm0_u_logic_E1r2z4_26634,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_C61wx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y103",
      INIT => X"F0F0F0F050007070"
    )
    port map (
      ADR0 => cortexm0_u_logic_U5q2z4_26273,
      ADR4 => cortexm0_u_logic_O723z4_26274,
      ADR5 => cortexm0_u_logic_C61wx4111,
      ADR3 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      ADR1 => cortexm0_u_logic_Ue9wx4,
      ADR2 => cortexm0_u_logic_Hmqwx4,
      O => N1177
    );
  cortexm0_u_logic_Hc1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y103",
      INIT => X"D000D0D0DD00DDDD"
    )
    port map (
      ADR4 => cortexm0_u_logic_Kzf3z4_26178,
      ADR5 => cortexm0_u_logic_Lqr2z4_28730,
      ADR0 => cortexm0_u_logic_Neu2z4_28717,
      ADR1 => cortexm0_u_logic_Vp52z4_Zk52z4_OR_1201_o,
      ADR2 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1208_o,
      ADR3 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1199_o,
      O => cortexm0_u_logic_Hc1wx41_28808
    );
  cortexm0_u_logic_Zuzvx4_SW2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y103",
      INIT => X"FFFFFFFF00F000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Roh2z4_5_0,
      ADR3 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR5 => N366,
      O => N1104
    );
  cortexm0_u_logic_U5q2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_U5q2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_U5q2z4_IN,
      O => cortexm0_u_logic_U5q2z4_26273,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Glhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y103",
      INIT => X"FF00DF13FF00CF03"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nbx2z4_27014,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR2 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR5 => cortexm0_u_logic_Pri3z4_7_0,
      O => N366
    );
  cortexm0_u_logic_Mmux_Z78wx4134 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y105",
      INIT => X"A0FFA0A0A0FFA0A0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Dih2z4,
      ADR3 => cortexm0_u_logic_Mgawx4_B19wx4_XOR_75_o,
      ADR2 => cortexm0_u_logic_Q8zvx4,
      ADR4 => cortexm0_u_logic_C61wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4133_27450
    );
  cortexm0_u_logic_C61wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y105",
      INIT => X"C055C0550055FF55"
    )
    port map (
      ADR0 => cortexm0_u_logic_Slr2z4_25745,
      ADR4 => cortexm0_u_logic_J7q2z4_26205,
      ADR1 => N1177,
      ADR2 => cortexm0_u_logic_C61wx44_28736,
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_C61wx4
    );
  cortexm0_u_logic_Xmzvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y105",
      INIT => X"F4F4F5F5F8FDFDFD"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nozvx4,
      ADR5 => cortexm0_u_logic_J4awx4_O3awx4_AND_1955_o,
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR3 => cortexm0_u_logic_Muawx4,
      ADR4 => cortexm0_u_logic_Fuawx4_26410,
      ADR2 => cortexm0_u_logic_Bpzvx4,
      O => N349
    );
  cortexm0_u_logic_E163z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_E163z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_E163z4_IN,
      O => cortexm0_u_logic_E163z4_26186,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hc1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y105",
      INIT => X"A020F030AA22FF33"
    )
    port map (
      ADR5 => cortexm0_u_logic_Vxf3z4_26163,
      ADR1 => cortexm0_u_logic_Wnv2z4_28744,
      ADR4 => cortexm0_u_logic_Wor2z4_28742,
      ADR2 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o,
      ADR3 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1203_o,
      ADR0 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1202_o,
      O => cortexm0_u_logic_Hc1wx43_28810
    );
  cortexm0_u_logic_K22wx44_SW1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y101",
      INIT => X"FFFFECCCFFFFCCCC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Roh2z4_7_0,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR5 => cortexm0_u_logic_G6pvx4,
      ADR1 => N361,
      ADR4 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      O => N848
    );
  cortexm0_u_logic_Skhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y101",
      INIT => X"F0F0F0F0F077F055"
    )
    port map (
      ADR2 => cortexm0_u_logic_Jex2z4_26292,
      ADR5 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR1 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR0 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR4 => cortexm0_u_logic_Pri3z4_9_0,
      O => N360
    );
  cortexm0_u_logic_K22wx44_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y101",
      INIT => X"FFEAFFAAFFAAFFAA"
    )
    port map (
      ADR5 => cortexm0_u_logic_Roh2z4_7_0,
      ADR1 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR2 => cortexm0_u_logic_G6pvx4,
      ADR0 => N360,
      ADR3 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      O => N847
    );
  cortexm0_u_logic_Jex2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y101",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jex2z4_CLK,
      I => cortexm0_u_logic_Skhvx4_16874,
      O => cortexm0_u_logic_Jex2z4_26292,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Skhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y101",
      INIT => X"FDFC2030FDFD2020"
    )
    port map (
      ADR3 => cortexm0_u_logic_Imnwx4_26140,
      ADR2 => N848,
      ADR4 => N847,
      ADR5 => cortexm0_u_logic_K22wx43_28484,
      ADR0 => cortexm0_u_logic_K22wx42_28485,
      ADR1 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o_26247,
      O => cortexm0_u_logic_Skhvx4_16874
    );
  cortexm0_u_logic_Vssvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y107",
      INIT => X"0000000000110011"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Mjl2z4_25848,
      ADR5 => cortexm0_u_logic_Lz93z4_25850,
      ADR3 => cortexm0_u_logic_Kop2z4_25852,
      ADR1 => cortexm0_u_logic_J6i2z4_25617,
      O => cortexm0_u_logic_Vssvx4
    );
  cortexm0_u_logic_Mjl2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y107",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mjl2z4_CLK,
      I => cortexm0_u_logic_Nmnvx4,
      O => cortexm0_u_logic_Mjl2z4_25848,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Nmnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y107",
      INIT => X"FFFFCCCCFFFECCCC"
    )
    port map (
      ADR1 => N793_0,
      ADR2 => cortexm0_u_logic_Z6ovx4,
      ADR4 => cortexm0_u_logic_S6ovx4,
      ADR0 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o9_28458,
      ADR5 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o7_28459,
      ADR3 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o4_28460,
      O => cortexm0_u_logic_Nmnvx4
    );
  cortexm0_u_logic_S6ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y107",
      INIT => X"0020000000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_U5qvx4_0,
      ADR2 => cortexm0_u_logic_V2qvx4,
      ADR3 => cortexm0_u_logic_Cb62z4_Jb62z4_AND_5908_o,
      ADR4 => HADDR(29),
      ADR1 => cortexm0_u_logic_O362z4_K772z4_AND_6038_o,
      ADR5 => cortexm0_u_logic_htrans_o_1_2,
      O => cortexm0_u_logic_S6ovx4
    );
  cortexm0_u_logic_htrans_o_1_21 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y107",
      INIT => X"0000CC080000CE0A"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qr42z4_26060,
      ADR5 => cortexm0_u_logic_Oq42z4,
      ADR4 => N995_0,
      ADR1 => cortexm0_u_logic_V3wvx4,
      ADR3 => cortexm0_u_logic_Loyvx4_27336,
      ADR2 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o,
      O => cortexm0_u_logic_htrans_o_1_2
    );
  cortexm0_u_logic_Pz53z4_cortexm0_u_logic_Pz53z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1539_pack_5,
      O => N1539
    );
  cortexm0_u_logic_Y5zvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y102",
      INIT => X"FAFF32FF00000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Y5zvx42_27804,
      ADR1 => cortexm0_u_logic_Pdi2z4_26172,
      ADR0 => cortexm0_u_logic_Duc2z4,
      ADR2 => cortexm0_u_logic_I0d2z4_0,
      ADR4 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o2_26173,
      ADR3 => cortexm0_u_logic_Pri3z4_32_0,
      O => cortexm0_u_logic_Y5zvx4
    );
  cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y102",
      INIT => X"AF002F2FAF000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_W5yvx4_Mcgvx4_OR_678_o,
      ADR5 => N1539,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      O => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o2_26173
    );
  cortexm0_u_logic_Otyvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y102",
      INIT => X"AEAEAEAEAEAEAEAE"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_Otyvx43_29286,
      ADR5 => '1',
      O => cortexm0_u_logic_Otyvx44_27359
    );
  cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o2_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y102",
      INIT => X"F0FFF0CC"
    )
    port map (
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => '1',
      O => N1539_pack_5
    );
  cortexm0_u_logic_Pz53z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pz53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pz53z4_IN,
      O => cortexm0_u_logic_Pz53z4_28712,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Otyvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y102",
      INIT => X"57577723FFFF7723"
    )
    port map (
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR2 => cortexm0_u_logic_Jky2z4_26576,
      ADR5 => cortexm0_u_logic_Yzi2z4_26714,
      O => cortexm0_u_logic_Otyvx43_29286
    );
  cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y106",
      INIT => X"0015151500000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Xeo2z4_27415,
      ADR0 => cortexm0_u_logic_Z4wwx4,
      ADR3 => cortexm0_u_logic_Japwx4,
      ADR1 => cortexm0_u_logic_L5owx4,
      ADR5 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o1_28554,
      ADR2 => cortexm0_u_logic_U18wx4,
      O => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o2_28425
    );
  cortexm0_u_logic_Nkvwx4_Ukvwx4_AND_4187_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y106",
      INIT => X"FCFC0C0CFA0AFA0A"
    )
    port map (
      ADR0 => cortexm0_u_logic_Icxwx4,
      ADR4 => cortexm0_u_logic_Dmvwx4,
      ADR1 => cortexm0_u_logic_D9uwx4,
      ADR3 => cortexm0_u_logic_G4qwx4_0,
      ADR2 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Nkvwx4_Ukvwx4_AND_4187_o
    );
  cortexm0_u_logic_Xpvwx4_Eqvwx4_AND_4207_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y106",
      INIT => X"AAF0AAF0CCFFCC00"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nrvwx4,
      ADR1 => cortexm0_u_logic_Xcuwx4,
      ADR4 => cortexm0_u_logic_Bjxwx4,
      ADR2 => cortexm0_u_logic_H1qwx4,
      ADR5 => cortexm0_u_logic_Y5ywx4,
      ADR3 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Xpvwx4_Eqvwx4_AND_4207_o
    );
  cortexm0_u_logic_Mmux_U18wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y106",
      INIT => X"1023BF7330033FF3"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Tzxwx4,
      ADR0 => cortexm0_u_logic_M6ywx4,
      ADR5 => cortexm0_u_logic_Y5ywx4,
      ADR1 => cortexm0_u_logic_Nkvwx4_Ukvwx4_AND_4187_o,
      ADR4 => cortexm0_u_logic_Xpvwx4_Eqvwx4_AND_4207_o,
      O => cortexm0_u_logic_U18wx4
    );
  cortexm0_u_logic_Iwdwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y100",
      INIT => X"4CCCFFFFCCCCFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_Dw7wx4,
      ADR5 => cortexm0_u_logic_M6ywx4,
      ADR0 => cortexm0_u_logic_Tzxwx4,
      ADR4 => cortexm0_u_logic_Mq7wx4,
      O => cortexm0_u_logic_Iwdwx4
    );
  cortexm0_u_logic_Mq7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y100",
      INIT => X"00C400C400C400C4"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Ok7wx4,
      ADR1 => cortexm0_u_logic_Pkwwx4,
      ADR3 => cortexm0_u_logic_Vy7wx4,
      O => cortexm0_u_logic_Mq7wx4
    );
  cortexm0_u_logic_Mmux_Vy7wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y100",
      INIT => X"D55555552AAAAAAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Tzxwx4,
      ADR2 => cortexm0_u_logic_M6ywx4,
      ADR5 => cortexm0_u_logic_Svxwx4,
      ADR1 => cortexm0_u_logic_Wxxwx4,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      O => cortexm0_u_logic_Vy7wx4
    );
  cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4308_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y100",
      INIT => X"0000330000001100"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Dp7wx4,
      ADR5 => cortexm0_u_logic_Ok7wx4,
      ADR4 => cortexm0_u_logic_Pkwwx4,
      ADR1 => cortexm0_u_logic_Vy7wx4,
      O => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4308_o
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y104",
      INIT => X"AAAAFF00AAAABF80"
    )
    port map (
      ADR1 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o,
      ADR2 => cortexm0_u_logic_Qjuwx4,
      ADR3 => N878,
      ADR0 => N879,
      ADR4 => cortexm0_u_logic_Tuvwx4,
      ADR5 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_25643
    );
  cortexm0_u_logic_Ce0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y104",
      INIT => X"F5FFF5FF00000000"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Eqq2z4_28710,
      ADR0 => cortexm0_u_logic_Yaz2z4_25558,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      O => cortexm0_u_logic_Ce0wx44_28788
    );
  cortexm0_u_logic_Cq93z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cq93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cq93z4_IN,
      O => cortexm0_u_logic_Cq93z4_28673,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hc1wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y104",
      INIT => X"C040CC44F050FF55"
    )
    port map (
      ADR5 => cortexm0_u_logic_Wj83z4_28711,
      ADR0 => cortexm0_u_logic_E163z4_26186,
      ADR4 => cortexm0_u_logic_Mi33z4_26187,
      ADR2 => cortexm0_u_logic_Sk52z4_Zk52z4_OR_1193_o,
      ADR3 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1197_o,
      ADR1 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1200_o,
      O => cortexm0_u_logic_Hc1wx46_28813
    );
  cortexm0_u_logic_Lf0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y108",
      INIT => X"F5310000F531F531"
    )
    port map (
      ADR5 => cortexm0_u_logic_Sr53z4_25863,
      ADR1 => cortexm0_u_logic_A933z4_25864,
      ADR0 => cortexm0_u_logic_Ji43z4_25865,
      ADR3 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR2 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      O => cortexm0_u_logic_Lf0wx41_29288
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y108",
      INIT => X"F0F0CCCCF0F0E4CC"
    )
    port map (
      ADR0 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4565_o,
      ADR3 => cortexm0_u_logic_Qjuwx4,
      ADR2 => N882,
      ADR1 => N881,
      ADR4 => cortexm0_u_logic_Tuvwx4,
      ADR5 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644
    );
  cortexm0_u_logic_Edl2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Edl2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Edl2z4_IN,
      O => cortexm0_u_logic_Edl2z4_28644,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Lf0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y108",
      INIT => X"40000000C0000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ebh3z4_25880,
      ADR1 => cortexm0_u_logic_Lf0wx42_25869,
      ADR5 => cortexm0_u_logic_Bf9wx4,
      ADR2 => cortexm0_u_logic_Lf0wx43_25872,
      ADR4 => cortexm0_u_logic_Lf0wx41_29288,
      ADR3 => cortexm0_u_logic_D9uwx4,
      O => cortexm0_u_logic_Lf0wx44_25879
    );
  cortexm0_u_logic_An73z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y109",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_An73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_An73z4_IN,
      O => cortexm0_u_logic_An73z4_27130,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_F8wwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y109",
      INIT => X"0F3300550F33FF55"
    )
    port map (
      ADR0 => cortexm0_u_logic_Zkk2z4_27632,
      ADR2 => cortexm0_u_logic_Rd63z4_27633,
      ADR1 => cortexm0_u_logic_Kjk2z4_27132,
      ADR5 => cortexm0_u_logic_An73z4_27130,
      ADR3 => cortexm0_u_logic_Fgm2z4_1_25733,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1155
    );
  cortexm0_u_logic_R5zvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y109",
      INIT => X"FF00FA00CCCCC8C8"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fij2z4_25836,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_K0qvx4,
      ADR2 => cortexm0_u_logic_Mtqvx4,
      ADR3 => cortexm0_u_logic_Nd3wx4,
      ADR1 => cortexm0_u_logic_Gd3wx4,
      O => N665
    );
  cortexm0_u_logic_Q07wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y109",
      INIT => X"F222F777F2FFF7FF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Gci2z4_26350,
      ADR0 => cortexm0_u_logic_Pty2z4_26586,
      ADR4 => cortexm0_u_logic_Dvy2z4_25981,
      ADR1 => cortexm0_u_logic_Swy2z4_25978,
      ADR3 => cortexm0_u_logic_Qb3wx4,
      ADR5 => cortexm0_u_logic_Gd3wx4,
      O => cortexm0_u_logic_Q07wx4
    );
  cortexm0_u_logic_Mmux_Gd3wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y109",
      INIT => X"EF23CC00EF23CC00"
    )
    port map (
      ADR5 => '1',
      ADR1 => cortexm0_u_logic_Wai2z4_25774,
      ADR0 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR4 => cortexm0_u_logic_Y5zvx42_27804,
      ADR3 => cortexm0_u_logic_Fc7wx4,
      ADR2 => cortexm0_u_logic_Pri3z4_32_0,
      O => cortexm0_u_logic_Gd3wx4
    );
  cortexm0_u_logic_Velvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y110",
      INIT => X"C4444444C0000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Igi2z4_26998,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_Omk2z4_26112,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      O => N142
    );
  cortexm0_u_logic_Cb62z4_Jb62z4_AND_5908_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y110",
      INIT => X"005100F35151F3F3"
    )
    port map (
      ADR2 => cortexm0_u_logic_Q8zvx4,
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_n16534_28_0,
      ADR0 => cortexm0_u_logic_Pri3z4_31_0,
      O => cortexm0_u_logic_Cb62z4_Jb62z4_AND_5908_o
    );
  cortexm0_u_logic_Rhi2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y110",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rhi2z4_CLK,
      I => cortexm0_u_logic_Velvx4_17121,
      O => cortexm0_u_logic_Rhi2z4_25574,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Velvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y110",
      INIT => X"CFCFFFCFC0C0FFC0"
    )
    port map (
      ADR0 => '1',
      ADR1 => N142,
      ADR2 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Rhi2z4_25574,
      ADR3 => cortexm0_u_logic_H3wvx4_25594,
      ADR4 => cortexm0_u_logic_Cb62z4_Jb62z4_AND_5908_o,
      O => cortexm0_u_logic_Velvx4_17121
    );
  cortexm0_u_logic_Vhk2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y114",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vhk2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vhk2z4_IN,
      O => cortexm0_u_logic_Vhk2z4_27637,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Izpvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y114",
      INIT => X"55FF000055FF55FF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Rek2z4_27135,
      ADR5 => cortexm0_u_logic_Vhk2z4_27637,
      ADR3 => cortexm0_u_logic_C51xx4,
      ADR4 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1208_o,
      O => cortexm0_u_logic_Izpvx41
    );
  cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y92",
      INIT => X"0800000088000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_J5m2z4_28525,
      ADR0 => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o2_28522,
      ADR2 => cortexm0_u_logic_Bf9wx4,
      ADR1 => cortexm0_u_logic_Ebbwx4,
      ADR4 => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o1_29293,
      ADR3 => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o3_28523,
      O => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o4_26926
    );
  cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y92",
      INIT => X"F5F5333305053333"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Jw93z4_26924,
      ADR0 => cortexm0_u_logic_Xx93z4_26925,
      ADR5 => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o4_26926,
      ADR4 => cortexm0_u_logic_Duc2z41_27425,
      ADR2 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o
    );
  cortexm0_u_logic_Fzxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y92",
      INIT => X"5030503F5F305F3F"
    )
    port map (
      ADR4 => cortexm0_u_logic_H783z4_27063,
      ADR1 => cortexm0_u_logic_Y1u2z4_27064,
      ADR0 => cortexm0_u_logic_V3m2z4_27065,
      ADR5 => cortexm0_u_logic_Yx63z4_27066,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Fzxwx41_27062
    );
  cortexm0_u_logic_Y1u2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y1u2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Y1u2z4_IN,
      O => cortexm0_u_logic_Y1u2z4_27064,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y92",
      INIT => X"0F0F0B0FFFFFBBFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fgm2z4_25658,
      ADR3 => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6778_o,
      ADR0 => cortexm0_u_logic_Sjj2z4_25659,
      ADR1 => cortexm0_u_logic_Hyz2z4_28521,
      ADR5 => cortexm0_u_logic_X6m2z4_27730,
      ADR2 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o1_29293
    );
  cortexm0_u_logic_Y5zvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y112",
      INIT => X"0808CCC0C8C8CCC0"
    )
    port map (
      ADR5 => cortexm0_u_logic_X8zvx4,
      ADR1 => cortexm0_u_logic_Y5zvx41_26349,
      ADR2 => cortexm0_u_logic_F872z4_M872z4_AND_6042_o,
      ADR4 => cortexm0_u_logic_Phh2z4,
      ADR0 => cortexm0_u_logic_Tkzvx4,
      ADR3 => cortexm0_u_logic_Olzvx4,
      O => cortexm0_u_logic_Y5zvx42_27804
    );
  cortexm0_u_logic_Mmux_Phh2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y112",
      INIT => X"565A565A5555565A"
    )
    port map (
      ADR3 => cortexm0_u_logic_C3z2z4_26486,
      ADR2 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2233_o,
      ADR1 => cortexm0_u_logic_Y29wx4,
      ADR4 => cortexm0_u_logic_W19wx4,
      ADR0 => cortexm0_u_logic_Wzawx4,
      ADR5 => cortexm0_u_logic_Nd3wx4,
      O => cortexm0_u_logic_Phh2z4
    );
  cortexm0_u_logic_Vg53z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vg53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vg53z4_IN,
      O => cortexm0_u_logic_Vg53z4_27154,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_I463z4_cortexm0_u_logic_I463z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o7_17323,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o7_0
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5468_o7 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y94"
    )
    port map (
      IA => N1681,
      IB => N1682,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o7_17323,
      SEL => cortexm0_u_logic_Yaz2z4_25558
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5468_o7_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y94",
      INIT => X"FFCCFFFFFF47FF47"
    )
    port map (
      ADR1 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_Svk2z4_25556,
      ADR0 => cortexm0_u_logic_An83z4_27895,
      ADR2 => cortexm0_u_logic_Gt93z4_28394,
      ADR3 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_K7s2z4_27896,
      O => N1681
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5468_o7_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y94",
      INIT => X"FFFFFFFFFFFF3535"
    )
    port map (
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR1 => cortexm0_u_logic_H903z4_28393,
      ADR0 => cortexm0_u_logic_Arv2z4_27897,
      ADR4 => cortexm0_u_logic_H3d3z4_25555,
      O => N1682
    );
  cortexm0_u_logic_R40wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y94",
      INIT => X"80A0000000000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Gf43z4_27733,
      ADR2 => cortexm0_u_logic_R40wx44_27734,
      ADR4 => cortexm0_u_logic_R40wx43_27735,
      ADR1 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1198_o,
      ADR0 => cortexm0_u_logic_R40wx41_27736,
      ADR5 => cortexm0_u_logic_R40wx42_27729,
      O => cortexm0_u_logic_R40wx45_27727
    );
  cortexm0_u_logic_I463z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_I463z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_I463z4_IN,
      O => cortexm0_u_logic_I463z4_26593,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_R40wx421 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y94",
      INIT => X"3131F5F5003100F5"
    )
    port map (
      ADR1 => cortexm0_u_logic_X6m2z4_27730,
      ADR0 => cortexm0_u_logic_X533z4_27731,
      ADR5 => cortexm0_u_logic_SF1101,
      ADR3 => N858,
      ADR2 => cortexm0_u_logic_Sk52z4_Zk52z4_OR_1193_o,
      ADR4 => cortexm0_u_logic_Y21xx4,
      O => cortexm0_u_logic_R40wx42_27729
    );
  cortexm0_u_logic_An83z4_cortexm0_u_logic_An83z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o11_17359,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o11_0
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5468_o11 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y95"
    )
    port map (
      IA => N1687,
      IB => N1688,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o11_17359,
      SEL => cortexm0_u_logic_Svk2z4_25556
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5468_o11_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y95",
      INIT => X"FFFF3333FFFF1D1D"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_T1d3z4_25557,
      ADR0 => cortexm0_u_logic_Gt93z4_28394,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      ADR4 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_I463z4_26593,
      O => N1687
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5468_o11_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y95",
      INIT => X"FFFFFF0FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      ADR2 => cortexm0_u_logic_Zu43z4_26594,
      ADR3 => cortexm0_u_logic_H3d3z4_25555,
      O => N1688
    );
  cortexm0_u_logic_Ixxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y95",
      INIT => X"1105BB0511AFBBAF"
    )
    port map (
      ADR2 => cortexm0_u_logic_T583z4_26344,
      ADR1 => cortexm0_u_logic_K0u2z4_26632,
      ADR4 => cortexm0_u_logic_G4r2z4_26347,
      ADR5 => cortexm0_u_logic_Kw63z4_26342,
      ADR0 => cortexm0_u_logic_Svk2z4_25556,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Ixxwx41_27202
    );
  cortexm0_u_logic_An83z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y95",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_An83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_An83z4_IN,
      O => cortexm0_u_logic_An83z4_27895,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Pjqwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y95",
      INIT => X"335533550F000FFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Rd73z4_27992,
      ADR4 => cortexm0_u_logic_Gt93z4_28394,
      ADR2 => cortexm0_u_logic_K7s2z4_27896,
      ADR0 => cortexm0_u_logic_An83z4_27895,
      ADR5 => cortexm0_u_logic_Fgm2z4_25658,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1167
    );
  cortexm0_u_logic_V3m2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y89",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_V3m2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_V3m2z4_IN,
      O => cortexm0_u_logic_V3m2z4_27065,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Rhnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y113",
      INIT => X"AAAA0003AAAA3000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Idk2z4_27077,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => cortexm0_u_logic_Sxpvx4,
      ADR2 => cortexm0_u_logic_Phh2z4,
      ADR3 => cortexm0_u_logic_Zwcvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_32_0,
      O => cortexm0_u_logic_Rhnvx41_29292
    );
  cortexm0_u_logic_Idk2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y113",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Idk2z4_CLK,
      I => cortexm0_u_logic_Rhnvx4,
      O => cortexm0_u_logic_Idk2z4_27077,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Rhnvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y113",
      INIT => X"CCCCF0E4CCCCE4E4"
    )
    port map (
      ADR3 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o,
      ADR1 => N445,
      ADR2 => N446,
      ADR5 => cortexm0_u_logic_Wzpvx43_26780,
      ADR0 => cortexm0_u_logic_Wzpvx42_26781,
      ADR4 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493,
      O => cortexm0_u_logic_Rhnvx4
    );
  cortexm0_u_logic_Rhnvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y113",
      INIT => X"AEAE0C0CAEAA0C00"
    )
    port map (
      ADR0 => cortexm0_u_logic_Idk2z4_27077,
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => cortexm0_u_logic_Hq1wx4,
      ADR2 => cortexm0_u_logic_K0qvx4,
      ADR3 => cortexm0_u_logic_Mtqvx4,
      ADR1 => cortexm0_u_logic_Rhnvx41_29292,
      O => cortexm0_u_logic_Rhnvx42_27082
    );
  cortexm0_u_logic_Wzpvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y113",
      INIT => X"FFFF0044FFFF0545"
    )
    port map (
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_Mtqvx4,
      ADR5 => cortexm0_u_logic_Hq1wx4,
      ADR1 => cortexm0_u_logic_K0qvx4,
      ADR3 => cortexm0_u_logic_Izpvx4,
      ADR4 => cortexm0_u_logic_Rhnvx42_27082,
      O => N445
    );
  cortexm0_u_logic_X533z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y90",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_X533z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_X533z4_IN,
      O => cortexm0_u_logic_X533z4_27731,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y96",
      INIT => X"0000000077007700"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_V233z4_27353,
      ADR0 => cortexm0_u_logic_H3d3z4_1_25919,
      ADR5 => cortexm0_u_logic_Svk2z4_2_26095,
      ADR3 => cortexm0_u_logic_T1d3z4_2_26094,
      O => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o2_27352
    );
  cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y96",
      INIT => X"2300AF002323AFAF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fvz2z4_27350,
      ADR1 => cortexm0_u_logic_Ilp2z4_27351,
      ADR5 => cortexm0_u_logic_Efp2z4_26724,
      ADR3 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1194_o,
      ADR0 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o,
      ADR4 => cortexm0_u_logic_C51xx4,
      O => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o1_27349
    );
  cortexm0_u_logic_H3d3z4_1 : X_FF
    generic map(
      LOC => "SLICE_X24Y96",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_H3d3z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_H3d3z4_1_IN,
      O => cortexm0_u_logic_H3d3z4_1_25919,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Gl52z4_Cc52z4_OR_1194_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y96",
      INIT => X"5F5FFFFFFFFFFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Yaz2z4_2_26093,
      ADR0 => cortexm0_u_logic_H3d3z4_1_25919,
      ADR2 => cortexm0_u_logic_Svk2z4_2_26095,
      ADR5 => cortexm0_u_logic_T1d3z4_2_26094,
      O => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1194_o
    );
  cortexm0_u_logic_V4d3z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y97",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_V4d3z4_CLK,
      I => cortexm0_u_logic_Bfhvx4_17393,
      O => cortexm0_u_logic_V4d3z4_27722,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Bfhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y97",
      INIT => X"FFFFCFC0FFFFEFEA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Roh2z4_8_0,
      ADR5 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR1 => N378,
      ADR4 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      ADR3 => N592,
      ADR2 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o_26247,
      O => cortexm0_u_logic_Bfhvx4_17393
    );
  cortexm0_u_logic_Lkhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y98",
      INIT => X"A8A8ABA8A8A8ABA8"
    )
    port map (
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Ufx2z4_28219,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR3 => cortexm0_u_logic_Pri3z4_11_0,
      O => N364
    );
  cortexm0_u_logic_Wn1wx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y98",
      INIT => X"FFFFCFCC30330000"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Imnwx4_26140,
      ADR5 => N364,
      ADR4 => N363,
      ADR3 => cortexm0_u_logic_Wn1wx43_26784,
      ADR1 => cortexm0_u_logic_Wn1wx42_27943,
      O => N526
    );
  cortexm0_u_logic_Lkhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y98",
      INIT => X"C8CDCDCDC8CDC8CD"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ufx2z4_28219,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR0 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR5 => cortexm0_u_logic_Pri3z4_11_0,
      O => N363
    );
  cortexm0_u_logic_Ufx2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y98",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ufx2z4_CLK,
      I => cortexm0_u_logic_Lkhvx4_17412,
      O => cortexm0_u_logic_Ufx2z4_28219,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Lkhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y98",
      INIT => X"FFFFFFFFFFCE0ACE"
    )
    port map (
      ADR0 => cortexm0_u_logic_Roh2z4_9_0,
      ADR2 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR4 => N363,
      ADR5 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      ADR1 => N526,
      ADR3 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o_26247,
      O => cortexm0_u_logic_Lkhvx4_17412
    );
  cortexm0_u_logic_Izpvx47_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y111",
      INIT => X"C0C000000A0A0A0A"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Aez2z4_28691,
      ADR0 => cortexm0_u_logic_Kjk2z4_27132,
      ADR4 => cortexm0_u_logic_M1j2z4_25871,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => N1229
    );
  cortexm0_u_logic_Izpvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y111",
      INIT => X"8CAFAFAF00000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Zu33z4_27160,
      ADR1 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR3 => N1229,
      ADR5 => cortexm0_u_logic_Izpvx44,
      ADR0 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1198_o,
      O => cortexm0_u_logic_Izpvx410
    );
  cortexm0_u_logic_I453z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y111",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_I453z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_I453z4_IN,
      O => cortexm0_u_logic_I453z4_28608,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Izpvx441 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y111",
      INIT => X"FFDCFFFFFFDFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tiz2z4_28739,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR1 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_I453z4_28608,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Izpvx44
    );
  cortexm0_u_logic_H783z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_H783z4_CLK,
      I => cortexm0_u_logic_I30wx4_28611,
      O => cortexm0_u_logic_H783z4_27063,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_I30wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y91",
      INIT => X"FFF7FFFFFFF3FFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR1 => cortexm0_u_logic_O2bwx4,
      ADR5 => cortexm0_u_logic_Pri3z4_4_0,
      ADR2 => N641,
      ADR4 => N28,
      ADR3 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3225_o_27293,
      O => cortexm0_u_logic_I30wx4_28611
    );
  cortexm0_u_logic_Ebbwx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y91",
      INIT => X"335533550F000FFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Hbv2z4_27069,
      ADR0 => cortexm0_u_logic_Y1u2z4_27064,
      ADR1 => cortexm0_u_logic_V3m2z4_27065,
      ADR2 => cortexm0_u_logic_H2m2z4_27070,
      ADR5 => cortexm0_u_logic_Fgm2z4_25658,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1196
    );
  cortexm0_u_logic_Ebbwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y91",
      INIT => X"FFFFF5F5FAFAF0F0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR0 => cortexm0_u_logic_Wzy2z4_25662,
      ADR5 => N1195,
      ADR4 => N1196,
      O => cortexm0_u_logic_Ebbwx4
    );
  cortexm0_u_logic_V233z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_V233z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_V233z4_IN,
      O => cortexm0_u_logic_V233z4_27353,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y93",
      INIT => X"8ADF8ADF00008ADF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Av13z4_26889,
      ADR4 => cortexm0_u_logic_Ovc3z4_26723,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR1 => cortexm0_u_logic_SF1101,
      ADR5 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1194_o,
      ADR3 => N824,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o2_26888
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o2_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y93",
      INIT => X"0F0C0000000C0000"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Twz2z4_26886,
      ADR1 => cortexm0_u_logic_Bn53z4_26887,
      ADR2 => cortexm0_u_logic_Svk2z4_25556,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => N824
    );
  cortexm0_u_logic_Rix2z4_cortexm0_u_logic_Rix2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N609,
      O => N609_0
    );
  cortexm0_u_logic_Xjhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y103",
      INIT => X"0F0C0F0C0F0C0F0C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Rix2z4_28119,
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => '1',
      O => N600
    );
  cortexm0_u_logic_Duhvx4_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y103",
      INIT => X"55445544"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Xyk2z4_26597,
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      O => N609
    );
  cortexm0_u_logic_Xjhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y103",
      INIT => X"B010BB11B0B0BBBB"
    )
    port map (
      ADR0 => cortexm0_u_logic_G6pvx4,
      ADR3 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR5 => cortexm0_u_logic_Pri3z4_15_0,
      ADR1 => cortexm0_u_logic_Rix2z4_28119,
      ADR2 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR4 => cortexm0_u_logic_Roh2z4_13_0,
      O => N601
    );
  cortexm0_u_logic_Rix2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y103",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rix2z4_CLK,
      I => cortexm0_u_logic_Xjhvx4_17575,
      O => cortexm0_u_logic_Rix2z4_28119,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Xjhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y103",
      INIT => X"FFFF11BBFFFF01FB"
    )
    port map (
      ADR0 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR1 => N600,
      ADR3 => N601,
      ADR4 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      ADR2 => cortexm0_u_logic_X61wx43_28502,
      ADR5 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o_26247,
      O => cortexm0_u_logic_Xjhvx4_17575
    );
  cortexm0_u_logic_Kwo2z4_cortexm0_u_logic_Kwo2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xcuwx43_17606,
      O => cortexm0_u_logic_Xcuwx43_0
    );
  cortexm0_u_logic_Xcuwx43 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y105"
    )
    port map (
      IA => N1661,
      IB => N1662,
      O => cortexm0_u_logic_Xcuwx43_17606,
      SEL => cortexm0_u_logic_Sjj2z4_25659
    );
  cortexm0_u_logic_Xcuwx43_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y105",
      INIT => X"FFFFFFFF0005F005"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR2 => cortexm0_u_logic_Wzy2z4_1_26345,
      ADR3 => cortexm0_u_logic_Fgm2z4_2_25727,
      ADR4 => cortexm0_u_logic_U9u2z4_27038,
      ADR0 => cortexm0_u_logic_Uj93z4_27026,
      O => N1661
    );
  cortexm0_u_logic_Xcuwx43_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y105",
      INIT => X"FFFFFF05FFFFFFAF"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Fgm2z4_2_25727,
      ADR0 => cortexm0_u_logic_Wzy2z4_1_26345,
      ADR5 => cortexm0_u_logic_Zxo2z4_27035,
      ADR2 => cortexm0_u_logic_Kwo2z4_27025,
      ADR4 => cortexm0_u_logic_Rni2z4_25661,
      O => N1662
    );
  cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o3_SW6 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y105",
      INIT => X"4444CC4C0000CC0C"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR1 => cortexm0_u_logic_G6pvx4,
      ADR3 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR5 => cortexm0_u_logic_Pri3z4_20_0,
      ADR2 => cortexm0_u_logic_Bo0wx4_28664,
      O => N1061
    );
  cortexm0_u_logic_Kwo2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kwo2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kwo2z4_IN,
      O => cortexm0_u_logic_Kwo2z4_27025,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Jwf3z4_cortexm0_u_logic_Jwf3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N647_pack_9,
      O => N647
    );
  cortexm0_u_logic_U72wx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y100"
    )
    port map (
      IA => N1341,
      IB => N1342,
      O => N647_pack_9,
      SEL => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o
    );
  cortexm0_u_logic_U72wx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y100",
      INIT => X"FAEA0A2AAAAAAAAA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o,
      ADR1 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o,
      ADR2 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_25796,
      ADR5 => N24,
      ADR4 => N382,
      ADR0 => N381,
      O => N1341
    );
  cortexm0_u_logic_U72wx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y100",
      INIT => X"F3C0F3C0F3C0FF00"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4165_o,
      ADR4 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o,
      ADR1 => N24,
      ADR2 => N382,
      ADR3 => N381,
      O => N1342
    );
  cortexm0_u_logic_Sdhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y100",
      INIT => X"CCCCCC50CCCCCCFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Jwf3z4_27916,
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR5 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR2 => cortexm0_u_logic_Pri3z4_16_0,
      O => N381
    );
  cortexm0_u_logic_Jwf3z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y100",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jwf3z4_CLK,
      I => cortexm0_u_logic_Sdhvx4_17490,
      O => cortexm0_u_logic_Jwf3z4_27916,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Sdhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y100",
      INIT => X"FFF3FFBBFFF0FFAA"
    )
    port map (
      ADR5 => cortexm0_u_logic_Roh2z4_14_0,
      ADR1 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR2 => N381,
      ADR3 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      ADR0 => N647,
      ADR4 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o_26247,
      O => cortexm0_u_logic_Sdhvx4_17490
    );
  cortexm0_u_logic_Nlhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y104",
      INIT => X"C4F5C4F50405C4F5"
    )
    port map (
      ADR2 => cortexm0_u_logic_G6pvx4,
      ADR5 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR4 => cortexm0_u_logic_Pri3z4_6_0,
      ADR0 => cortexm0_u_logic_Cax2z4_27225,
      ADR1 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR3 => cortexm0_u_logic_Roh2z4_4_0,
      O => N604
    );
  cortexm0_u_logic_Hnr2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hnr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hnr2z4_IN,
      O => cortexm0_u_logic_Hnr2z4_28714,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Zkuwx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y104",
      INIT => X"0033CCFF47474747"
    )
    port map (
      ADR2 => cortexm0_u_logic_Cq93z4_28673,
      ADR3 => cortexm0_u_logic_Wj83z4_28711,
      ADR4 => cortexm0_u_logic_Na73z4_28677,
      ADR0 => cortexm0_u_logic_Hnr2z4_28714,
      ADR5 => cortexm0_u_logic_Fgm2z4_2_25727,
      ADR1 => cortexm0_u_logic_Sjj2z4_25659,
      O => N963
    );
  cortexm0_u_logic_Vff2z4_cortexm0_u_logic_Vff2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I0d2z4,
      O => cortexm0_u_logic_I0d2z4_0
    );
  cortexm0_u_logic_Mmux_I0d2z4_2_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y99"
    )
    port map (
      IA => cortexm0_u_logic_Mmux_I0d2z4_4_17445,
      IB => cortexm0_u_logic_Mmux_I0d2z4_3_17437,
      O => cortexm0_u_logic_I0d2z4,
      SEL => cortexm0_u_logic_Xy8wx4
    );
  cortexm0_u_logic_Mmux_I0d2z4_4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y99",
      INIT => X"BB88BB88FCFC3030"
    )
    port map (
      ADR5 => cortexm0_u_logic_Uup2z4_26761,
      ADR1 => cortexm0_u_logic_Zcn2z4_26360,
      ADR2 => cortexm0_u_logic_Aeg2z4,
      ADR3 => cortexm0_u_logic_Cgf2z4,
      ADR4 => cortexm0_u_logic_Tdg2z4,
      ADR0 => cortexm0_u_logic_Vff2z4,
      O => cortexm0_u_logic_Mmux_I0d2z4_4_17445
    );
  cortexm0_u_logic_Mmux_I0d2z4_3 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y99",
      INIT => X"FFF000F0CCAACCAA"
    )
    port map (
      ADR5 => cortexm0_u_logic_Uup2z4_26761,
      ADR3 => cortexm0_u_logic_Zcn2z4_26360,
      ADR1 => cortexm0_u_logic_Jhe2z4,
      ADR2 => cortexm0_u_logic_Ohd2z4,
      ADR4 => cortexm0_u_logic_Hhd2z4,
      ADR0 => cortexm0_u_logic_Qhe2z4,
      O => cortexm0_u_logic_Mmux_I0d2z4_3_17437
    );
  cortexm0_u_logic_Vff2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y99",
      INIT => X"F3EEF322C0EEC022"
    )
    port map (
      ADR3 => cortexm0_u_logic_Qzq2z4_25915,
      ADR1 => cortexm0_u_logic_Fzl2z4_26001,
      ADR5 => cortexm0_u_logic_Ebbwx4,
      ADR2 => cortexm0_u_logic_Duuwx4,
      ADR4 => cortexm0_u_logic_Ylbwx4,
      ADR0 => cortexm0_u_logic_Bdwwx4,
      O => cortexm0_u_logic_Vff2z4
    );
  cortexm0_u_logic_Qhe2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y99",
      INIT => X"FFE233E2CCE200E2"
    )
    port map (
      ADR3 => cortexm0_u_logic_Qzq2z4_25915,
      ADR1 => cortexm0_u_logic_Fzl2z4_26001,
      ADR5 => cortexm0_u_logic_N3ywx4,
      ADR2 => cortexm0_u_logic_Saqwx4,
      ADR4 => cortexm0_u_logic_Eruwx4,
      ADR0 => cortexm0_u_logic_Cawwx4_0,
      O => cortexm0_u_logic_Qhe2z4
    );
  cortexm0_u_logic_Ticvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y106",
      INIT => X"000F0A0A0C0C0C0C"
    )
    port map (
      ADR0 => cortexm0_u_logic_Llq2z4_25884,
      ADR1 => cortexm0_u_logic_Tzg3z4_25885,
      ADR3 => cortexm0_u_logic_Lf0wx44_25879,
      ADR5 => cortexm0_u_logic_Duc2z4,
      ADR4 => cortexm0_u_logic_Kuc2z4,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      O => cortexm0_u_logic_Ticvx4
    );
  cortexm0_u_logic_Lf0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y106",
      INIT => X"FF3300330F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Llq2z4_25884,
      ADR2 => cortexm0_u_logic_Tzg3z4_25885,
      ADR4 => cortexm0_u_logic_Lf0wx44_25879,
      ADR5 => cortexm0_u_logic_Duc2z4,
      ADR3 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Lf0wx4
    );
  cortexm0_u_logic_U573z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_U573z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_U573z4_IN,
      O => cortexm0_u_logic_U573z4_27036,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ithvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y106",
      INIT => X"FFFFC0AAFFFF00AA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Zjq2z4_26437,
      ADR5 => cortexm0_u_logic_Roh2z4_18_0,
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR3 => cortexm0_u_logic_G6pvx4,
      ADR4 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      O => cortexm0_u_logic_Ithvx41_26901
    );
  cortexm0_u_logic_Lrx2z4_cortexm0_u_logic_Lrx2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N761_pack_10,
      O => N761
    );
  cortexm0_u_logic_Yjzvx4_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y107"
    )
    port map (
      IA => N1353,
      IB => N1354,
      O => N761_pack_10,
      SEL => cortexm0_u_logic_Pri3z4_27_0
    );
  cortexm0_u_logic_Yjzvx4_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y107",
      INIT => X"FFFFFFFFFFCC5544"
    )
    port map (
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR1 => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o_0,
      ADR3 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3648_o,
      ADR4 => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o,
      ADR0 => cortexm0_u_logic_W6iwx4,
      O => N1353
    );
  cortexm0_u_logic_Yjzvx4_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y107",
      INIT => X"F0F0F050F0F0C040"
    )
    port map (
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR1 => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o_0,
      ADR0 => cortexm0_u_logic_W6iwx4,
      ADR3 => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o,
      ADR5 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3648_o,
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      O => N1354
    );
  cortexm0_u_logic_Hihvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y107",
      INIT => X"FFFFA000FFFFCCCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Lrx2z4_27021,
      ADR2 => cortexm0_u_logic_Roh2z4_25_0,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR5 => cortexm0_u_logic_G6pvx4,
      ADR4 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      O => N391
    );
  cortexm0_u_logic_Lrx2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y107",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lrx2z4_CLK,
      I => cortexm0_u_logic_Hihvx4_17667,
      O => cortexm0_u_logic_Lrx2z4_27021,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hihvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y107",
      INIT => X"FAFA5050FCFA3050"
    )
    port map (
      ADR2 => N390,
      ADR3 => N34_0,
      ADR0 => N760,
      ADR1 => N761,
      ADR4 => N391,
      ADR5 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493,
      O => cortexm0_u_logic_Hihvx4_17667
    );
  cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y101",
      INIT => X"FFAAFFFFFFFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Wzy2z4_25662,
      ADR0 => cortexm0_u_logic_Fgm2z4_25658,
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o
    );
  cortexm0_u_logic_Hlzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y101",
      INIT => X"FFF5FFFF33313333"
    )
    port map (
      ADR4 => cortexm0_u_logic_Nqz2z4_26681,
      ADR1 => cortexm0_u_logic_X543z4_27760,
      ADR2 => cortexm0_u_logic_Fgm2z4_25658,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      ADR0 => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6778_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      O => cortexm0_u_logic_Hlzvx41_26881
    );
  cortexm0_u_logic_Wzy2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_CLK,
      I => cortexm0_u_logic_Herwx4_28709,
      O => cortexm0_u_logic_Wzy2z4_25662,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Herwx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y101",
      INIT => X"FFFFECFFFFFFA0FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fbfwx4_28494,
      ADR4 => N92,
      ADR5 => cortexm0_u_logic_Lny2z4_25997,
      ADR1 => cortexm0_u_logic_Q3iwx4,
      ADR2 => cortexm0_u_logic_Viy2z4_26357,
      ADR0 => cortexm0_u_logic_Rblwx41_28094,
      O => cortexm0_u_logic_Herwx4_28709
    );
  cortexm0_u_logic_Fgm2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_IN,
      O => cortexm0_u_logic_Fgm2z4_25658,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Fbfwx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y101",
      INIT => X"00000808000A000A"
    )
    port map (
      ADR0 => cortexm0_u_logic_Frrwx4,
      ADR2 => N96,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Jky2z4_26576,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      O => cortexm0_u_logic_Fbfwx4_28494
    );
  cortexm0_u_logic_Nd3wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y108",
      INIT => X"BBBB00BB0B0B000B"
    )
    port map (
      ADR3 => cortexm0_u_logic_Cc63z4_26022,
      ADR2 => cortexm0_u_logic_Glj2z4_26023,
      ADR1 => cortexm0_u_logic_Lpu2z4_26024,
      ADR4 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1206_o,
      ADR0 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1203_o,
      ADR5 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1202_o,
      O => cortexm0_u_logic_Nd3wx47_26021
    );
  cortexm0_u_logic_M743z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_M743z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_M743z4_IN,
      O => cortexm0_u_logic_M743z4_27145,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Nozvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y108",
      INIT => X"8808CC0CAA0AFF0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Uo13z4_27242,
      ADR4 => cortexm0_u_logic_Vg53z4_27154,
      ADR1 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      ADR5 => cortexm0_u_logic_M743z4_27145,
      ADR0 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      O => cortexm0_u_logic_Nozvx43_27241
    );
  cortexm0_u_logic_U11wx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y102",
      INIT => X"30003300F000FF00"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_O403z4_28606,
      ADR5 => cortexm0_u_logic_Rbo2z4_28607,
      ADR2 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1346_o,
      ADR1 => cortexm0_u_logic_Ue9wx4,
      ADR3 => cortexm0_u_logic_Nrvwx4,
      O => N957
    );
  cortexm0_u_logic_Nrvwx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y102",
      INIT => X"101A151FB0BAB5BF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Jl93z4_25654,
      ADR3 => cortexm0_u_logic_Sg83z4_25655,
      ADR5 => cortexm0_u_logic_J773z4_25656,
      ADR1 => cortexm0_u_logic_J5o2z4_25657,
      ADR0 => cortexm0_u_logic_Fgm2z4_25658,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1204
    );
  cortexm0_u_logic_Nrvwx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y102",
      INIT => X"11DD030311DDCFCF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Skv2z4_25663,
      ADR5 => cortexm0_u_logic_Jbu2z4_25664,
      ADR3 => cortexm0_u_logic_N8o2z4_25665,
      ADR0 => cortexm0_u_logic_Y6o2z4_25666,
      ADR1 => cortexm0_u_logic_Fgm2z4_25658,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1205
    );
  cortexm0_u_logic_Jl93z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jl93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Jl93z4_IN,
      O => cortexm0_u_logic_Jl93z4_25654,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Nrvwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y102",
      INIT => X"FEFEF2F2FEFEF2F2"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR1 => cortexm0_u_logic_Wzy2z4_25662,
      ADR0 => N1204,
      ADR4 => N1205,
      O => cortexm0_u_logic_Nrvwx4
    );
  cortexm0_u_logic_C193z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y109",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_C193z4_CLK,
      I => cortexm0_u_logic_Xmzvx4_28585,
      O => cortexm0_u_logic_C193z4_28172,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Xmzvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y109",
      INIT => X"EEFEFFFFFFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR1 => N349,
      ADR4 => N40,
      ADR2 => cortexm0_u_logic_Pri3z4_26_0,
      ADR5 => N588,
      ADR0 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493,
      O => cortexm0_u_logic_Xmzvx4_28585
    );
  cortexm0_u_logic_Zkk2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y109",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zkk2z4_CLK,
      I => cortexm0_u_logic_C3qvx4,
      O => cortexm0_u_logic_Zkk2z4_27632,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_C3qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y109",
      INIT => X"FFFFFFFFAFBFBFBF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bpzvx4,
      ADR4 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o,
      ADR2 => cortexm0_u_logic_K5zvx46,
      ADR3 => cortexm0_u_logic_Wzpvx43_26780,
      ADR1 => cortexm0_u_logic_Wzpvx42_26781,
      ADR5 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493,
      O => cortexm0_u_logic_C3qvx4
    );
  cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o : X_LUT6
    generic map(
      LOC => "SLICE_X24Y109",
      INIT => X"FFFF0000FFCA00CA"
    )
    port map (
      ADR4 => N797_0,
      ADR0 => N795,
      ADR1 => N796,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o101,
      ADR2 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644,
      O => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493
    );
  cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y97",
      INIT => X"FFFFFFFFCFFFCFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Yaz2z4_2_26093,
      ADR1 => cortexm0_u_logic_H3d3z4_1_25919,
      ADR2 => cortexm0_u_logic_T1d3z4_2_26094,
      ADR5 => cortexm0_u_logic_Svk2z4_2_26095,
      O => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o
    );
  cortexm0_u_logic_Lrc2z4_Bah2z4_OR_1424_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y97",
      INIT => X"FFFFFFF0FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Wzy2z4_1_26345,
      ADR4 => cortexm0_u_logic_Fgm2z4_1_25733,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Lrc2z4_Bah2z4_OR_1424_o
    );
  cortexm0_u_logic_H903z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y97",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_H903z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_H903z4_IN,
      O => cortexm0_u_logic_H903z4_28393,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y97",
      INIT => X"FFAFBFFFFFFFBFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Zu43z4_26594,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR0 => cortexm0_u_logic_Fgm2z4_25658,
      ADR5 => cortexm0_u_logic_H903z4_28393,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o1_28599
    );
  cortexm0_u_logic_J5m2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y90",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_J5m2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_J5m2z4_IN,
      O => cortexm0_u_logic_J5m2z4_28525,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Bdwwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y95",
      INIT => X"3700050037000500"
    )
    port map (
      ADR5 => '1',
      ADR1 => cortexm0_u_logic_G4r2z4_26347,
      ADR0 => cortexm0_u_logic_T9v2z4_0,
      ADR3 => cortexm0_u_logic_Wzy2z4_25662,
      ADR2 => cortexm0_u_logic_Fgm2z4_25658,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Bdwwx44_26346
    );
  cortexm0_u_logic_R40wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y95",
      INIT => X"F300500000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Po53z4_28524,
      ADR0 => cortexm0_u_logic_Gf43z4_27733,
      ADR3 => cortexm0_u_logic_R40wx43_27735,
      ADR2 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1197_o,
      ADR4 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1198_o,
      ADR5 => cortexm0_u_logic_R40wx42_27729,
      O => cortexm0_u_logic_R40wx46
    );
  cortexm0_u_logic_R40wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y95",
      INIT => X"A0A0A8A8A0A0A8A0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o,
      ADR4 => cortexm0_u_logic_C51xx4,
      ADR0 => cortexm0_u_logic_Fzxwx4,
      ADR3 => cortexm0_u_logic_R40wx46,
      ADR2 => cortexm0_u_logic_R40wx45_27727,
      ADR5 => cortexm0_u_logic_R40wx412,
      O => cortexm0_u_logic_R40wx4
    );
  cortexm0_u_logic_K7s2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y95",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_K7s2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_K7s2z4_IN,
      O => cortexm0_u_logic_K7s2z4_27896,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Q3bwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y95",
      INIT => X"DDDD000DDDDDDDDD"
    )
    port map (
      ADR0 => cortexm0_u_logic_Uup2z4_26761,
      ADR5 => cortexm0_u_logic_Pdi2z4_26172,
      ADR2 => cortexm0_u_logic_W19wx45_27127,
      ADR3 => cortexm0_u_logic_W19wx43_27128,
      ADR1 => cortexm0_u_logic_Xwawx4,
      ADR4 => cortexm0_u_logic_R40wx4,
      O => N320
    );
  cortexm0_u_logic_E9zvx4_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y111",
      INIT => X"FFFFACACFFFFFFAC"
    )
    port map (
      ADR3 => cortexm0_u_logic_Roh2z4_29_0,
      ADR1 => N1210,
      ADR0 => N1211_0,
      ADR5 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR2 => cortexm0_u_logic_Pri3z4_31_0,
      ADR4 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      O => N769
    );
  cortexm0_u_logic_Omk2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y111",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Omk2z4_CLK,
      I => cortexm0_u_logic_Tvhvx4_17754,
      O => cortexm0_u_logic_Omk2z4_26112,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Tvhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y111",
      INIT => X"FFFFF4FF0B000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_W6iwx4,
      ADR3 => N36,
      ADR5 => N769,
      ADR4 => N770,
      ADR0 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o,
      ADR2 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493,
      O => cortexm0_u_logic_Tvhvx4_17754
    );
  cortexm0_u_logic_E9zvx4_SW5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y111",
      INIT => X"00FF03FF00000303"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR2 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR4 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      ADR1 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o,
      ADR5 => cortexm0_u_logic_Pri3z4_31_0,
      O => N968
    );
  cortexm0_u_logic_E9zvx4_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y111",
      INIT => X"FFFFAEAEFFAEFFAE"
    )
    port map (
      ADR3 => cortexm0_u_logic_Omk2z4_26112,
      ADR1 => cortexm0_u_logic_Roh2z4_29_0,
      ADR5 => cortexm0_u_logic_G6pvx4,
      ADR2 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR0 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      ADR4 => N968,
      O => N770
    );
  cortexm0_u_logic_R40wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y94",
      INIT => X"FFFFFFFFFFFFFF3F"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Po53z4_28524,
      ADR4 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_R40wx44_27734
    );
  cortexm0_u_logic_Sk52z4_Gl52z4_OR_1196_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y94",
      INIT => X"F0F0F0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Ow13z4_27738,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      O => N858
    );
  cortexm0_u_logic_Fzxwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y94",
      INIT => X"FFFFFFFFEE22EE22"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR1 => cortexm0_u_logic_H3d3z4_25555,
      ADR0 => cortexm0_u_logic_Fzxwx42_27067,
      ADR3 => cortexm0_u_logic_Fzxwx41_27062,
      O => cortexm0_u_logic_Fzxwx4
    );
  cortexm0_u_logic_Ow13z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ow13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ow13z4_IN,
      O => cortexm0_u_logic_Ow13z4_27738,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wxxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y94",
      INIT => X"FFFFFFF37F7F7F73"
    )
    port map (
      ADR0 => cortexm0_u_logic_Uup2z4_26761,
      ADR1 => cortexm0_u_logic_Wai2z4_25774,
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Fzxwx4,
      O => cortexm0_u_logic_Wxxwx4
    );
  cortexm0_u_logic_Tdg2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y98",
      INIT => X"DD88DD88F5F5A0A0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qzq2z4_25915,
      ADR5 => cortexm0_u_logic_Fzl2z4_26001,
      ADR4 => cortexm0_u_logic_H2wwx4,
      ADR1 => cortexm0_u_logic_Pybwx4,
      ADR3 => cortexm0_u_logic_Pjqwx4,
      ADR2 => cortexm0_u_logic_Ai9wx4,
      O => cortexm0_u_logic_Tdg2z4
    );
  cortexm0_u_logic_Ql33z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ql33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ql33z4_IN,
      O => cortexm0_u_logic_Ql33z4_26581,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y98",
      INIT => X"FFCFFFEFFFDFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fgm2z4_25658,
      ADR5 => cortexm0_u_logic_I463z4_26593,
      ADR1 => cortexm0_u_logic_Sjj2z4_25659,
      ADR4 => cortexm0_u_logic_Ql33z4_26581,
      ADR3 => cortexm0_u_logic_Wzy2z4_25662,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      O => cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o2_28600
    );
  cortexm0_u_logic_Zk52z4_Cc52z4_OR_1199_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y98",
      INIT => X"FF0FFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR4 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      O => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1199_o
    );
  cortexm0_u_logic_St0wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y98",
      INIT => X"C0F04050CCFF4455"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ey03z4_27282,
      ADR3 => cortexm0_u_logic_F8u2z4_27283,
      ADR5 => cortexm0_u_logic_Arn2z4_27284,
      ADR1 => cortexm0_u_logic_Vp52z4_Zk52z4_OR_1201_o,
      ADR2 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1204_o,
      ADR4 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1199_o,
      O => cortexm0_u_logic_St0wx49_27281
    );
  cortexm0_u_logic_Re72z4_Ye72z4_AND_6068_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y112",
      INIT => X"50DCFFFF50DC50DC"
    )
    port map (
      ADR2 => cortexm0_u_logic_I453z4_28608,
      ADR5 => cortexm0_u_logic_Hc13z4_28665,
      ADR1 => cortexm0_u_logic_Zu33z4_27160,
      ADR0 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      O => N1302
    );
  cortexm0_u_logic_Zu33z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zu33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zu33z4_IN,
      O => cortexm0_u_logic_Zu33z4_27160,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Re72z4_Ye72z4_AND_6068_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y112",
      INIT => X"00003F1500003F15"
    )
    port map (
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1346_o,
      ADR0 => cortexm0_u_logic_Tiz2z4_28739,
      ADR2 => cortexm0_u_logic_Rek2z4_27135,
      ADR1 => cortexm0_u_logic_Bf9wx4,
      ADR4 => N1302,
      O => cortexm0_u_logic_Re72z4_Ye72z4_AND_6068_o2_28786
    );
  cortexm0_u_logic_Tiz2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y115",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tiz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tiz2z4_IN,
      O => cortexm0_u_logic_Tiz2z4_28739,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Rht2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y113",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rht2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rht2z4_IN,
      O => cortexm0_u_logic_Rht2z4_27635,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mhhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y110",
      INIT => X"F0FF333350551111"
    )
    port map (
      ADR1 => cortexm0_u_logic_Vvx2z4_26896,
      ADR0 => cortexm0_u_logic_Roh2z4_28_0,
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR4 => cortexm0_u_logic_G6pvx4,
      ADR5 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR3 => cortexm0_u_logic_Pri3z4_30_0,
      O => N613
    );
  cortexm0_u_logic_Wo03z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y110",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wo03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wo03z4_IN,
      O => cortexm0_u_logic_Wo03z4_27240,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Yx63z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y89",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yx63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yx63z4_IN,
      O => cortexm0_u_logic_Yx63z4_27066,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y93",
      INIT => X"FF5F3FFFFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Bv03z4_27739,
      ADR0 => cortexm0_u_logic_Ow13z4_27738,
      ADR3 => cortexm0_u_logic_Wzy2z4_25662,
      ADR2 => cortexm0_u_logic_Fgm2z4_25658,
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o2_28522
    );
  cortexm0_u_logic_Nt03z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nt03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nt03z4_IN,
      O => cortexm0_u_logic_Nt03z4_27539,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Bv03z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bv03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Bv03z4_IN,
      O => cortexm0_u_logic_Bv03z4_27739,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ixxwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y93",
      INIT => X"330033FF550F550F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ka93z4_26343,
      ADR0 => cortexm0_u_logic_T9v2z4_0,
      ADR1 => cortexm0_u_logic_S2r2z4_26635,
      ADR4 => cortexm0_u_logic_E1r2z4_26634,
      ADR5 => cortexm0_u_logic_Svk2z4_25556,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Ixxwx42_27205
    );
  cortexm0_u_logic_Gf43z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gf43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gf43z4_IN,
      O => cortexm0_u_logic_Gf43z4_27733,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y91",
      INIT => X"B000B0B0BB00BBBB"
    )
    port map (
      ADR1 => cortexm0_u_logic_X533z4_27731,
      ADR4 => cortexm0_u_logic_Po53z4_28524,
      ADR0 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      ADR5 => cortexm0_u_logic_Gf43z4_27733,
      ADR3 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR2 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      O => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o3_28523
    );
  cortexm0_u_logic_Hyz2z4_cortexm0_u_logic_Hyz2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1543_pack_7,
      O => N1543
    );
  cortexm0_u_logic_K1wvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y92",
      INIT => X"CCC0CC88CCC0CC88"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => '1',
      O => cortexm0_u_logic_K1wvx42_29313
    );
  cortexm0_u_logic_Ro1wx4_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y92",
      INIT => X"FFFFFFF5"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Sgj2z4_25754,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      O => N1543_pack_7
    );
  cortexm0_u_logic_K1wvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y92",
      INIT => X"CCCCCFCFFDDDFFDF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Fij2z4_25836,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_K1wvx42_29313,
      O => cortexm0_u_logic_K1wvx43_27913
    );
  cortexm0_u_logic_Hyz2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hyz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hyz2z4_IN,
      O => cortexm0_u_logic_Hyz2z4_28521,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ro1wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y92",
      INIT => X"0000010500000005"
    )
    port map (
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_Fij2z4_25836,
      ADR3 => cortexm0_u_logic_Jrnvx4,
      ADR1 => N1543,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      O => cortexm0_u_logic_Ro1wx4_27912
    );
  cortexm0_u_logic_D6yvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y96",
      INIT => X"F0F00000F0F000E0"
    )
    port map (
      ADR2 => cortexm0_u_logic_C9yvx4,
      ADR5 => cortexm0_u_logic_I2t2z4_26252,
      ADR3 => cortexm0_u_logic_Auk2z4_26485,
      ADR0 => cortexm0_u_logic_C3z2z4_26486,
      ADR1 => cortexm0_u_logic_K1z2z4_26482,
      ADR4 => cortexm0_u_logic_X0lwx4_Cwawx4_AND_6831_o,
      O => cortexm0_u_logic_D6yvx41_29315
    );
  cortexm0_u_logic_Rhu2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y96",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rhu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rhu2z4_IN,
      O => cortexm0_u_logic_Rhu2z4_26580,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_D6yvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y96",
      INIT => X"FFFFEAAAFFFFEEAA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_D6yvx43_28101,
      ADR4 => cortexm0_u_logic_D6yvx41_29315,
      O => cortexm0_u_logic_D6yvx4
    );
  cortexm0_u_logic_Ithvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y106",
      INIT => X"0088000000CC0000"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_Pri3z4_20_0,
      O => cortexm0_u_logic_Ithvx42_29318
    );
  cortexm0_u_logic_Zjq2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y106",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zjq2z4_CLK,
      I => cortexm0_u_logic_Ithvx4,
      O => cortexm0_u_logic_Zjq2z4_26437,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ithvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y106",
      INIT => X"FFFFCCCCFFFFCCD8"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ithvx41_26901,
      ADR2 => N1061,
      ADR1 => N1062,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_25633,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_25643,
      ADR0 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644,
      O => cortexm0_u_logic_Ithvx4
    );
  cortexm0_u_logic_Bo0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y106",
      INIT => X"FC00FC00A800A800"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4263_o,
      ADR5 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4236_o,
      ADR2 => cortexm0_u_logic_Uttwx4_Butwx4_AND_3980_o,
      ADR0 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o,
      ADR3 => N14,
      O => cortexm0_u_logic_Bo0wx4_28664
    );
  cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o3_SW7 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y106",
      INIT => X"C4C0C4C4C0C0C4C4"
    )
    port map (
      ADR0 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR5 => cortexm0_u_logic_U2ewx4,
      ADR1 => cortexm0_u_logic_G6pvx4,
      ADR3 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR2 => cortexm0_u_logic_Ithvx42_29318,
      ADR4 => cortexm0_u_logic_Bo0wx4_28664,
      O => N1062
    );
  cortexm0_u_logic_S6ovx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y108",
      INIT => X"FFFFFFFFFFFFEFFF"
    )
    port map (
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5848_o,
      ADR2 => cortexm0_u_logic_V2qvx4,
      ADR4 => cortexm0_u_logic_Cb62z4_Jb62z4_AND_5908_o,
      ADR3 => HADDR(29),
      ADR1 => cortexm0_u_logic_O362z4_K772z4_AND_6038_o,
      O => N1030
    );
  cortexm0_u_logic_K3l2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y108",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_K3l2z4_CLK,
      I => cortexm0_u_logic_F4nvx4,
      O => cortexm0_u_logic_K3l2z4_25851,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Mmux_F4nvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y108",
      INIT => X"00CC0000505C5050"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ffs2z4_25849,
      ADR1 => cortexm0_u_logic_Vssvx4,
      ADR0 => cortexm0_u_logic_L0mwx4_S0mwx4_AND_3074_o,
      ADR4 => cortexm0_u_logic_K3l2z4_25851,
      ADR2 => cortexm0_u_logic_htrans_o_1_2,
      ADR5 => N1030,
      O => cortexm0_u_logic_F4nvx4
    );
  cortexm0_u_logic_O362z4_K772z4_AND_6038_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y108",
      INIT => X"1155010533FF030F"
    )
    port map (
      ADR4 => cortexm0_u_logic_F872z4_M872z4_AND_6042_o,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR2 => cortexm0_u_logic_Gzvvx4,
      ADR1 => cortexm0_u_logic_K1wvx4,
      ADR0 => cortexm0_u_logic_n16534_29_0,
      ADR3 => cortexm0_u_logic_Pri3z4_32_0,
      O => cortexm0_u_logic_O362z4_K772z4_AND_6038_o
    );
  ahbbridge_statemachine_curstate_FSM_FFd2_In_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y108",
      INIT => X"FFFFFFFFCCCCCCEC"
    )
    port map (
      ADR5 => ahbbridge_statemachine_curstate_FSM_FFd2_27952,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_V2qvx4,
      ADR3 => cortexm0_u_logic_Cb62z4_Jb62z4_AND_5908_o,
      ADR0 => HADDR(29),
      ADR4 => cortexm0_u_logic_O362z4_K772z4_AND_6038_o,
      O => N993
    );
  cortexm0_u_logic_Yhnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y109",
      INIT => X"8A0A0A0A88000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Zei2z4_26928,
      ADR1 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_Vvx2z4_26896,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      O => N136
    );
  cortexm0_u_logic_haddr_o_29_1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y109",
      INIT => X"FFF2F2F2FF222222"
    )
    port map (
      ADR1 => cortexm0_u_logic_L562z4_S562z4_AND_5885_o,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR2 => cortexm0_u_logic_n16534_27_0,
      ADR3 => cortexm0_u_logic_Pri3z4_30_0,
      O => HADDR(29)
    );
  cortexm0_u_logic_Cqo2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y109",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cqo2z4_CLK,
      I => cortexm0_u_logic_Yhnvx4_18281,
      O => cortexm0_u_logic_Cqo2z4_26663,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Yhnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y109",
      INIT => X"EFEFCFCFEAEAC0C0"
    )
    port map (
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Df3wx4,
      ADR1 => N136,
      ADR5 => cortexm0_u_logic_Cqo2z4_26663,
      ADR0 => cortexm0_u_logic_H3wvx4_25594,
      ADR4 => HADDR(29),
      O => cortexm0_u_logic_Yhnvx4_18281
    );
  cortexm0_u_logic_Mmux_Z78wx4146_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y99",
      INIT => X"A0000000A0000000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Hc1wx4,
      ADR4 => cortexm0_u_logic_Yw0wx4,
      ADR3 => cortexm0_u_logic_Kqzvx4,
      ADR0 => cortexm0_u_logic_R40wx4,
      O => N532
    );
  cortexm0_u_logic_A2iwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y99",
      INIT => X"00000C0200000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_Bsy2z4_25709,
      ADR3 => cortexm0_u_logic_H9i2z4_25943,
      ADR1 => cortexm0_u_logic_U2x2z4_25977,
      ADR0 => cortexm0_u_logic_Qem2z4_25973,
      O => N94
    );
  cortexm0_u_logic_K22wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y99",
      INIT => X"5500FFFF55005500"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Xd8wx4,
      ADR0 => cortexm0_u_logic_P12wx4,
      ADR5 => cortexm0_u_logic_Pri3z4_9_0,
      ADR4 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      O => N576
    );
  cortexm0_u_logic_Hc1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y104",
      INIT => X"D0DD0000D0DDD0DD"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hnr2z4_28714,
      ADR5 => cortexm0_u_logic_Cq93z4_28673,
      ADR3 => cortexm0_u_logic_Slr2z4_25745,
      ADR4 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1205_o,
      ADR2 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1194_o,
      ADR1 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1204_o,
      O => cortexm0_u_logic_Hc1wx42_28809
    );
  cortexm0_u_logic_Owhvx432 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y104",
      INIT => X"0C0C00004CFC4444"
    )
    port map (
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_R13wx4,
      ADR0 => cortexm0_u_logic_Msyvx4,
      O => cortexm0_u_logic_Owhvx432_28762
    );
  cortexm0_u_logic_X07wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y104",
      INIT => X"00005F1B00004E5F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Idk2z4_27077,
      ADR4 => N110_0,
      ADR0 => cortexm0_u_logic_Sxpvx4,
      ADR1 => cortexm0_u_logic_Phh2z4,
      ADR5 => cortexm0_u_logic_Zwcvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_32_0,
      O => cortexm0_u_logic_X07wx4_26996
    );
  cortexm0_u_logic_Jbu2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jbu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Jbu2z4_IN,
      O => cortexm0_u_logic_Jbu2z4_25664,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_W21wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y104",
      INIT => X"000C000C888CCCCC"
    )
    port map (
      ADR2 => cortexm0_u_logic_O403z4_28606,
      ADR3 => cortexm0_u_logic_H3d3z4_25555,
      ADR0 => cortexm0_u_logic_Svk2z4_25556,
      ADR4 => cortexm0_u_logic_Jbu2z4_25664,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR1 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_W21wx42_27928
    );
  cortexm0_u_logic_Jb3wx4_hready_i_AND_1382_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y102",
      INIT => X"5555005555550155"
    )
    port map (
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_Mtqvx4,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_K0qvx4,
      ADR3 => cortexm0_u_logic_Qb3wx4,
      O => cortexm0_u_logic_Jb3wx4_hready_i_AND_1382_o
    );
  cortexm0_u_logic_Igi2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Jb3wx4_hready_i_AND_1382_o,
      CLK => NlwBufferSignal_cortexm0_u_logic_Igi2z4_CLK,
      I => cortexm0_u_logic_S9zvx4,
      O => cortexm0_u_logic_Igi2z4_26998,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_S9zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y102",
      INIT => X"0000080CF7F3FFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_W6iwx4,
      ADR1 => N36,
      ADR4 => N476_0,
      ADR5 => N475,
      ADR0 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o,
      ADR2 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493,
      O => cortexm0_u_logic_S9zvx4
    );
  cortexm0_u_logic_Mmux_Z78wx4162 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y102",
      INIT => X"FFFFFFFF00EF00FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Wai2z4_25774,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4126_27458,
      ADR2 => cortexm0_u_logic_Y5zvx4,
      ADR1 => cortexm0_u_logic_Mmux_Z78wx4155,
      ADR4 => N908,
      ADR0 => cortexm0_u_logic_Mmux_Z78wx4163,
      O => cortexm0_u_logic_Z78wx4
    );
  cortexm0_u_logic_Mmux_Z78wx4161 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y102",
      INIT => X"55FF55FF55FD55FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR0 => cortexm0_u_logic_Mdzvx42_26929,
      ADR2 => cortexm0_u_logic_Pri3z4_31_0,
      ADR1 => cortexm0_u_logic_Mmux_Z78wx4159_27483,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4162_27484,
      ADR4 => N1144,
      O => cortexm0_u_logic_Mmux_Z78wx4163
    );
  cortexm0_u_logic_Mxor_Ciawx4_B19wx4_XOR_76_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y103",
      INIT => X"C9C9C3C3CCC9CCC3"
    )
    port map (
      ADR0 => cortexm0_u_logic_Zcn2z4_26360,
      ADR2 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2233_o,
      ADR4 => cortexm0_u_logic_Y29wx4,
      ADR5 => cortexm0_u_logic_Hc1wx4,
      ADR3 => cortexm0_u_logic_W19wx4,
      ADR1 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Ciawx4_B19wx4_XOR_76_o
    );
  cortexm0_u_logic_Na73z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Na73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Na73z4_IN,
      O => cortexm0_u_logic_Na73z4_28677,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hc1wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y103",
      INIT => X"8000000000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Hc1wx45_28812,
      ADR3 => cortexm0_u_logic_Hc1wx44_28811,
      ADR0 => cortexm0_u_logic_Hc1wx46_28813,
      ADR5 => cortexm0_u_logic_Hc1wx42_28809,
      ADR2 => cortexm0_u_logic_Hc1wx41_28808,
      ADR4 => cortexm0_u_logic_Hc1wx43_28810,
      O => cortexm0_u_logic_Hc1wx4
    );
  cortexm0_u_logic_Tme3z4_cortexm0_u_logic_Tme3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N606_pack_2,
      O => N606
    );
  cortexm0_u_logic_Nlhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y101",
      INIT => X"00FF00F000FF00F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Cax2z4_27225,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => '1',
      O => N603
    );
  cortexm0_u_logic_Nehvx4_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y101",
      INIT => X"55555050"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Tme3z4_25744,
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      O => N606_pack_2
    );
  cortexm0_u_logic_Tme3z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y101",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tme3z4_CLK,
      I => cortexm0_u_logic_Nehvx4_18049,
      O => cortexm0_u_logic_Tme3z4_25744,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Nehvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y101",
      INIT => X"CCCFCCCDFFCFFFEF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR2 => N606,
      ADR1 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      ADR5 => N607,
      ADR0 => cortexm0_u_logic_Mb1wx43_25795,
      ADR4 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o_26247,
      O => cortexm0_u_logic_Nehvx4_18049
    );
  cortexm0_u_logic_Op52z4_Vb52z4_OR_1204_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y100",
      INIT => X"FFFFFFFFFAFAFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR0 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      O => cortexm0_u_logic_Op52z4_Vb52z4_OR_1204_o
    );
  cortexm0_u_logic_Kqzvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y100",
      INIT => X"5F135F1300005F13"
    )
    port map (
      ADR1 => cortexm0_u_logic_Vg53z4_27154,
      ADR4 => cortexm0_u_logic_Pbl2z4_27148,
      ADR0 => cortexm0_u_logic_Xhl2z4_27155,
      ADR3 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1197_o,
      ADR2 => cortexm0_u_logic_Y21xx4,
      ADR5 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1204_o,
      O => cortexm0_u_logic_Kqzvx42
    );
  cortexm0_u_logic_Skhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y100",
      INIT => X"AAAAAAAA8888BB88"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Jex2z4_26292,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR3 => cortexm0_u_logic_Pri3z4_9_0,
      O => N361
    );
  cortexm0_u_logic_S71wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y100",
      INIT => X"33FF33FF55FF0FFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_U5q2z4_26273,
      ADR2 => cortexm0_u_logic_F4q2z4_27994,
      ADR1 => cortexm0_u_logic_J7q2z4_26205,
      ADR4 => cortexm0_u_logic_M1j2z4_25871,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_T1d3z4_25557,
      O => cortexm0_u_logic_S71wx43_28777
    );
  cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y105",
      INIT => X"C0CCF0FF40445055"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fre3z4_28570,
      ADR0 => cortexm0_u_logic_Rpe3z4_26394,
      ADR4 => cortexm0_u_logic_Duv2z4_26329,
      ADR5 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o,
      ADR1 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1203_o,
      ADR2 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1199_o,
      O => cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o8_28569
    );
  cortexm0_u_logic_Izpvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y105",
      INIT => X"CCFF0C0F44440404"
    )
    port map (
      ADR3 => cortexm0_u_logic_An73z4_27130,
      ADR0 => cortexm0_u_logic_Aru2z4_27131,
      ADR2 => cortexm0_u_logic_Kjk2z4_27132,
      ADR5 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1203_o,
      ADR1 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1200_o,
      ADR4 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1204_o,
      O => cortexm0_u_logic_Izpvx46
    );
  cortexm0_u_logic_S71wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y105",
      INIT => X"CCFF44550C0F0405"
    )
    port map (
      ADR2 => cortexm0_u_logic_Hmv2z4_25729,
      ADR3 => cortexm0_u_logic_Xg33z4_28706,
      ADR0 => cortexm0_u_logic_Pz53z4_28712,
      ADR1 => cortexm0_u_logic_Sk52z4_Zk52z4_OR_1193_o,
      ADR4 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1197_o,
      ADR5 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1203_o,
      O => cortexm0_u_logic_S71wx47_28779
    );
  cortexm0_u_logic_Kjk2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kjk2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kjk2z4_IN,
      O => cortexm0_u_logic_Kjk2z4_27132,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Vp52z4_Bm52z4_OR_1203_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y105",
      INIT => X"FFFFFFF0FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR4 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1203_o
    );
  cortexm0_u_logic_B9g3z4_cortexm0_u_logic_B9g3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ldhvx42_pack_6,
      O => cortexm0_u_logic_Ldhvx42_29320
    );
  cortexm0_u_logic_Kvfwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y107",
      INIT => X"F3F3FFFFF3F3FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => '1',
      O => cortexm0_u_logic_Kvfwx4
    );
  cortexm0_u_logic_Ldhvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y107",
      INIT => X"0D000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pri3z4_21_0,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Nsk2z4_25835,
      O => cortexm0_u_logic_Ldhvx42_pack_6
    );
  cortexm0_u_logic_Ldhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y107",
      INIT => X"FFFFCA0AFFFF0A0A"
    )
    port map (
      ADR0 => cortexm0_u_logic_B9g3z4_26494,
      ADR3 => cortexm0_u_logic_Roh2z4_19_0,
      ADR1 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR5 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR2 => cortexm0_u_logic_G6pvx4,
      ADR4 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      O => cortexm0_u_logic_Ldhvx41_29321
    );
  cortexm0_u_logic_B9g3z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y107",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_B9g3z4_CLK,
      I => cortexm0_u_logic_Ldhvx4,
      O => cortexm0_u_logic_B9g3z4_26494,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ldhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y107",
      INIT => X"FFFFA2A2FFFFA0A2"
    )
    port map (
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR0 => cortexm0_u_logic_G6pvx4,
      ADR2 => cortexm0_u_logic_Ldhvx42_29320,
      ADR4 => cortexm0_u_logic_Ldhvx41_29321,
      ADR3 => cortexm0_u_logic_Tj0wx4_28567,
      ADR5 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o,
      O => cortexm0_u_logic_Ldhvx4
    );
  cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y107",
      INIT => X"CCCCCCCC0000000C"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_U2ewx4,
      ADR1 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR2 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_25633,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_25643,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644,
      O => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o
    );
  cortexm0_u_logic_Tyx2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y89",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tyx2z4_CLK,
      I => cortexm0_u_logic_Yghvx4,
      O => cortexm0_u_logic_Tyx2z4_26388,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Yghvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y89",
      INIT => X"FFFFFF8800F00080"
    )
    port map (
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_Hxx2z4_26796,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR5 => cortexm0_u_logic_Tyx2z4_26388,
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      O => cortexm0_u_logic_Yghvx4
    );
  cortexm0_u_logic_Scpvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y92",
      INIT => X"FFFF00FFFFFF005F"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Vaw2z4_26315,
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6700_o,
      ADR2 => cortexm0_u_logic_Hlsvx4,
      O => N78
    );
  cortexm0_u_logic_Hxx2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y92",
      INIT => '1'
    )
    port map (
      CE => HREADY,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hxx2z4_CLK,
      I => cortexm0_u_logic_Ibrwx4,
      O => cortexm0_u_logic_Hxx2z4_26796,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ibrwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y92",
      INIT => X"EEEEEEEE0404EEEE"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR5 => cortexm0_u_logic_Tyx2z4_26388,
      ADR4 => cortexm0_u_logic_Hxx2z4_26796,
      ADR0 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      O => cortexm0_u_logic_Ibrwx4
    );
  cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y92",
      INIT => X"30B000A03FBF00A0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fcj2z4_26798,
      ADR3 => cortexm0_u_logic_Vaw2z4_26315,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o1_26770,
      ADR1 => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6700_o,
      ADR5 => cortexm0_u_logic_Hlsvx4,
      O => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o2_26797
    );
  cortexm0_u_logic_Hlsvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y92",
      INIT => X"FF00FF00FF007300"
    )
    port map (
      ADR3 => cortexm0_u_logic_Hxx2z4_26796,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      O => cortexm0_u_logic_Hlsvx4
    );
  cortexm0_u_logic_T0m2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y90",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_T0m2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_T0m2z4_IN,
      O => cortexm0_u_logic_T0m2z4_27071,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Jr1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y94",
      INIT => X"00A2A2A200A2A2A2"
    )
    port map (
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Zz8wx4,
      ADR4 => cortexm0_u_logic_Uaj2z4_26214,
      ADR0 => cortexm0_u_logic_Jr1wx41_26208,
      ADR2 => cortexm0_u_logic_Wa32z4_Db32z4_AND_5503_o,
      ADR1 => cortexm0_u_logic_Xd8wx4,
      O => cortexm0_u_logic_Jr1wx42_26218
    );
  cortexm0_u_logic_Kw63z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kw63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kw63z4_IN,
      O => cortexm0_u_logic_Kw63z4_26342,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y94",
      INIT => X"CF45CF4500000000"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Zr03z4_27360,
      ADR2 => cortexm0_u_logic_Nl53z4_27361,
      ADR5 => cortexm0_u_logic_Ok7wx41_26961,
      ADR1 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1197_o,
      ADR3 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1199_o,
      O => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5192_o6_27356
    );
  cortexm0_u_logic_Eq63z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y113",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Eq63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Eq63z4_IN,
      O => cortexm0_u_logic_Eq63z4_28643,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_N8i3z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y114",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_N8i3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_N8i3z4_IN,
      O => cortexm0_u_logic_N8i3z4_25923,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ql23z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ql23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ql23z4_IN,
      O => cortexm0_u_logic_Ql23z4_28696,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Re72z4_Ye72z4_AND_6068_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y112",
      INIT => X"CF00CF00CFCFCFCF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Nf03z4_28680,
      ADR5 => cortexm0_u_logic_Ql23z4_28696,
      ADR1 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      O => cortexm0_u_logic_Re72z4_Ye72z4_AND_6068_o3_28757
    );
  cortexm0_u_logic_Pbl2z4_cortexm0_u_logic_Pbl2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1211,
      O => N1211_0
    );
  cortexm0_u_logic_Pbl2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y111",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pbl2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pbl2z4_IN,
      O => cortexm0_u_logic_Pbl2z4_27148,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_E9zvx4_SW4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y111",
      INIT => X"CC8DCC8DCC8DCC8D"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Omk2z4_26112,
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR2 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR5 => '1',
      O => N1210
    );
  cortexm0_u_logic_E9zvx4_SW4_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y111",
      INIT => X"CC8DCCDD"
    )
    port map (
      ADR4 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR1 => cortexm0_u_logic_Omk2z4_26112,
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR2 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      O => N1211
    );
  cortexm0_u_logic_Mmux_Z78wx4159 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y97",
      INIT => X"FAFAFAFAFAFAFAFA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Pri3z4_1_0,
      ADR0 => cortexm0_u_logic_Pri3z4_4_0,
      O => cortexm0_u_logic_Mmux_Z78wx4161_29326
    );
  cortexm0_u_logic_Mmux_Z78wx4160 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y97",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pri3z4_7_0,
      ADR3 => cortexm0_u_logic_Pri3z4_9_0,
      ADR4 => cortexm0_u_logic_Pri3z4_12_0,
      ADR5 => cortexm0_u_logic_Pri3z4_14_0,
      ADR0 => cortexm0_u_logic_Pri3z4_13_0,
      ADR2 => cortexm0_u_logic_Mmux_Z78wx4161_29326,
      O => cortexm0_u_logic_Mmux_Z78wx4162_27484
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y95",
      INIT => X"CE00FF000A000A00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Sd43z4_28638,
      ADR5 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o11_27538,
      ADR3 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o10_27537,
      ADR0 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o3_26560,
      ADR1 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1198_o,
      ADR2 => cortexm0_u_logic_Y21xx4,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o12
    );
  cortexm0_u_logic_Bdwwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y95",
      INIT => X"0003333311031103"
    )
    port map (
      ADR4 => cortexm0_u_logic_Kw63z4_26342,
      ADR2 => cortexm0_u_logic_Ka93z4_26343,
      ADR0 => cortexm0_u_logic_T583z4_26344,
      ADR1 => cortexm0_u_logic_Wzy2z4_1_26345,
      ADR3 => cortexm0_u_logic_Fgm2z4_3_26307,
      ADR5 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Bdwwx43_26341
    );
  cortexm0_u_logic_Hc23z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y95",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hc23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hc23z4_IN,
      O => cortexm0_u_logic_Hc23z4_26588,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Op52z4_Bm52z4_OR_1205_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y95",
      INIT => X"FFFFFFFFFFFCFFFC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_H3d3z4_1_25919,
      ADR3 => cortexm0_u_logic_Yaz2z4_2_26093,
      ADR1 => cortexm0_u_logic_T1d3z4_2_26094,
      ADR5 => cortexm0_u_logic_Svk2z4_2_26095,
      O => cortexm0_u_logic_Op52z4_Bm52z4_OR_1205_o
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5468_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y96",
      INIT => X"57F75F5F57F7FFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_B613z4_26579,
      ADR5 => cortexm0_u_logic_Rhu2z4_26580,
      ADR1 => cortexm0_u_logic_Ql33z4_26581,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o1_26578
    );
  cortexm0_u_logic_Asbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y96",
      INIT => X"0000000000FF00DD"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Pdi2z4_26172,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Jrnvx4,
      ADR5 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR3 => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o,
      O => cortexm0_u_logic_Asbvx4
    );
  cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y96",
      INIT => X"A2A2F7F702025757"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_U4z2z4_27337,
      ADR1 => cortexm0_u_logic_Jw93z4_26924,
      ADR0 => cortexm0_u_logic_Duc2z41_27425,
      ADR2 => cortexm0_u_logic_Kuc2z4,
      ADR5 => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o5_29325,
      O => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o
    );
  cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y96",
      INIT => X"020A0000020A020A"
    )
    port map (
      ADR3 => cortexm0_u_logic_Okn2z4_27110,
      ADR5 => cortexm0_u_logic_Wa03z4_27109,
      ADR4 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1346_o,
      ADR1 => cortexm0_u_logic_Bf9wx4,
      ADR0 => cortexm0_u_logic_Ylbwx4,
      ADR2 => N1187,
      O => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o5_29325
    );
  cortexm0_u_logic_Izpvx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y98",
      INIT => X"FF50FFDC5050DCDC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Zu33z4_27160,
      ADR1 => cortexm0_u_logic_Vhk2z4_27637,
      ADR5 => cortexm0_u_logic_Aez2z4_28691,
      ADR0 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1198_o,
      ADR3 => cortexm0_u_logic_Y21xx4,
      ADR4 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1208_o,
      O => N1231
    );
  cortexm0_u_logic_W21wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y98",
      INIT => X"FFFF005533770F5F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ay53z4_28675,
      ADR2 => cortexm0_u_logic_Sg83z4_25655,
      ADR1 => cortexm0_u_logic_J773z4_25656,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR3 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      O => cortexm0_u_logic_W21wx43_29327
    );
  cortexm0_u_logic_Sk52z4_Vb52z4_OR_1198_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y98",
      INIT => X"FFFFFFFFDDDDFFFF"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_T1d3z4_2_26094,
      ADR5 => cortexm0_u_logic_H3d3z4_1_25919,
      ADR0 => cortexm0_u_logic_Svk2z4_25556,
      ADR1 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1198_o
    );
  cortexm0_u_logic_Sg83z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sg83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sg83z4_IN,
      O => cortexm0_u_logic_Sg83z4_25655,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_W21wx49_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y98",
      INIT => X"0F3F00330F1F0011"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ro43z4_27926,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      ADR0 => cortexm0_u_logic_W21wx43_29327,
      ADR1 => cortexm0_u_logic_W21wx41_27927,
      ADR3 => cortexm0_u_logic_W21wx42_27928,
      ADR2 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1198_o,
      O => N1189
    );
  cortexm0_u_logic_Yb93z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yb93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yb93z4_IN,
      O => cortexm0_u_logic_Yb93z4_27068,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ebbwx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y91",
      INIT => X"505003F35F5F03F3"
    )
    port map (
      ADR1 => cortexm0_u_logic_Yb93z4_27068,
      ADR5 => cortexm0_u_logic_H783z4_27063,
      ADR0 => cortexm0_u_logic_Yx63z4_27066,
      ADR3 => cortexm0_u_logic_T0m2z4_27071,
      ADR4 => cortexm0_u_logic_Fgm2z4_25658,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1195
    );
  cortexm0_u_logic_Fzxwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y93",
      INIT => X"0305F30503F5F3F5"
    )
    port map (
      ADR0 => cortexm0_u_logic_Yb93z4_27068,
      ADR5 => cortexm0_u_logic_Hbv2z4_27069,
      ADR4 => cortexm0_u_logic_H2m2z4_27070,
      ADR1 => cortexm0_u_logic_T0m2z4_27071,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Fzxwx42_27067
    );
  cortexm0_u_logic_Ka93z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ka93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ka93z4_IN,
      O => cortexm0_u_logic_Ka93z4_26343,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_A272z4_H272z4_AND_6016_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y93",
      INIT => X"F57FFFFFFF7FFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Nt03z4_27539,
      ADR1 => cortexm0_u_logic_Av13z4_26889,
      ADR0 => cortexm0_u_logic_Rni2z4_25661,
      ADR3 => cortexm0_u_logic_Wzy2z4_25662,
      ADR4 => cortexm0_u_logic_Fgm2z4_25658,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_A272z4_H272z4_AND_6016_o2_28012
    );
  cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y99",
      INIT => X"00F5F5F500F5F5F5"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Cmn2z4_28545,
      ADR0 => cortexm0_u_logic_Wd23z4_27123,
      ADR2 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      ADR4 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o1_29328
    );
  cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y99",
      INIT => X"33F3FFFFBBFBFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_X563z4_28544,
      ADR0 => cortexm0_u_logic_Ow43z4_28552,
      ADR1 => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o3_28749,
      ADR3 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      ADR4 => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o1_29328,
      O => N1187
    );
  cortexm0_u_logic_Wo0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y99",
      INIT => X"FF00FFFF33003333"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Pa33z4_26303,
      ADR1 => cortexm0_u_logic_G123z4_25910,
      ADR3 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      O => cortexm0_u_logic_Wo0wx41_26791
    );
  cortexm0_u_logic_G123z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_G123z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_G123z4_IN,
      O => cortexm0_u_logic_G123z4_25910,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y99",
      INIT => X"FF0FFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Wzy2z4_2_26306,
      ADR4 => cortexm0_u_logic_Fgm2z4_3_26307,
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o
    );
  cortexm0_u_logic_Re72z4_Ye72z4_AND_6068_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y110",
      INIT => X"CF0FFFFFCF0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Aez2z4_28691,
      ADR1 => cortexm0_u_logic_Ue9wx4,
      ADR2 => cortexm0_u_logic_F8wwx4,
      ADR4 => cortexm0_u_logic_Re72z4_Ye72z4_AND_6068_o3_28757,
      O => N1225
    );
  cortexm0_u_logic_Re72z4_Ye72z4_AND_6068_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y110",
      INIT => X"000F505FC0CF505F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Hak2z4_26752,
      ADR0 => cortexm0_u_logic_Ohh3z4_25888,
      ADR1 => cortexm0_u_logic_Re72z4_Ye72z4_AND_6068_o2_28786,
      ADR5 => N1225,
      ADR2 => cortexm0_u_logic_Duc2z4,
      ADR4 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Re72z4_Ye72z4_AND_6068_o
    );
  cortexm0_u_logic_F8wwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y110",
      INIT => X"0033CCFF47474747"
    )
    port map (
      ADR3 => cortexm0_u_logic_Rht2z4_27635,
      ADR0 => cortexm0_u_logic_Ggk2z4_27636,
      ADR2 => cortexm0_u_logic_Aru2z4_27131,
      ADR4 => cortexm0_u_logic_Vhk2z4_27637,
      ADR5 => cortexm0_u_logic_Fgm2z4_25658,
      ADR1 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1156
    );
  cortexm0_u_logic_Aru2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y110",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Aru2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Aru2z4_IN,
      O => cortexm0_u_logic_Aru2z4_27131,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_F8wwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y110",
      INIT => X"FFFFFFFFFF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR2 => N1155,
      ADR3 => N1156,
      O => cortexm0_u_logic_F8wwx4
    );
  cortexm0_u_logic_Rni2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rni2z4_CLK,
      I => cortexm0_u_logic_Rafwx4,
      O => cortexm0_u_logic_Rni2z4_25661,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Rafwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y100",
      INIT => X"E0C0FFFFA000FFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nqy2z4_25999,
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Dvy2z4_25981,
      ADR0 => cortexm0_u_logic_Asrwx4_Hsrwx4_AND_3710_o,
      ADR4 => cortexm0_u_logic_Fbfwx4_28494,
      O => cortexm0_u_logic_Rafwx4
    );
  cortexm0_u_logic_Sjj2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sjj2z4_CLK,
      I => cortexm0_u_logic_A2iwx4_18571,
      O => cortexm0_u_logic_Sjj2z4_25659,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_A2iwx4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y100",
      INIT => X"FFFFFFD5FFFFD5D5"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fbfwx4_28494,
      ADR4 => N94,
      ADR1 => cortexm0_u_logic_Jky2z4_26576,
      ADR2 => cortexm0_u_logic_Q3iwx4,
      ADR5 => cortexm0_u_logic_Yzi2z4_26714,
      ADR3 => cortexm0_u_logic_Rblwx41_28094,
      O => cortexm0_u_logic_A2iwx4_18571
    );
  cortexm0_u_logic_Wzy2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X26Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_2_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_2_IN,
      O => cortexm0_u_logic_Wzy2z4_2_26306,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hlzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y100",
      INIT => X"00003F3F3F3F3F3F"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_D7k2z4_26608,
      ADR2 => cortexm0_u_logic_O5k2z4_26609,
      ADR1 => cortexm0_u_logic_Bf9wx4,
      ADR5 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_Hlzvx42_26607
    );
  cortexm0_u_logic_Wzy2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X26Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_1_IN,
      O => cortexm0_u_logic_Wzy2z4_1_26345,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ue9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y100",
      INIT => X"0800000008000000"
    )
    port map (
      ADR5 => '1',
      ADR1 => cortexm0_u_logic_Wzy2z4_2_26306,
      ADR2 => cortexm0_u_logic_Fgm2z4_3_26307,
      ADR4 => cortexm0_u_logic_M1j2z4_25871,
      ADR0 => cortexm0_u_logic_Rni2z4_25661,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Ue9wx4
    );
  cortexm0_u_logic_Ia0wx41_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y103",
      INIT => X"EFFFEEFFAFFFAAFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR5 => cortexm0_u_logic_U2ewx4,
      ADR0 => cortexm0_u_logic_Bpzvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_17_0,
      ADR2 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR3 => N843_0,
      O => N1045
    );
  cortexm0_u_logic_Ia0wx41_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y103",
      INIT => X"FFFFFFFFFFFF5F0F"
    )
    port map (
      ADR1 => '1',
      ADR2 => N843_0,
      ADR5 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR0 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR3 => cortexm0_u_logic_Pri3z4_17_0,
      ADR4 => cortexm0_u_logic_Bpzvx4,
      O => N1044
    );
  cortexm0_u_logic_I21wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y103",
      INIT => X"FC00FC00FC000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4236_o,
      ADR5 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4178_o,
      ADR3 => N8,
      ADR1 => cortexm0_u_logic_P7owx4_W7owx4_AND_3335_o,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3320_o,
      O => cortexm0_u_logic_I21wx4_28482
    );
  cortexm0_u_logic_J5o2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_J5o2z4_CLK,
      I => cortexm0_u_logic_Qz0wx4_28596,
      O => cortexm0_u_logic_J5o2z4_25657,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qz0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y103",
      INIT => X"F0F0FFFFF0E2FFFF"
    )
    port map (
      ADR0 => N1044,
      ADR2 => N1045,
      ADR1 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_25643,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_25633,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644,
      ADR4 => cortexm0_u_logic_I21wx4_28482,
      O => cortexm0_u_logic_Qz0wx4_28596
    );
  cortexm0_u_logic_W21wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y102",
      INIT => X"CF00CFCF45004545"
    )
    port map (
      ADR4 => cortexm0_u_logic_N8o2z4_25665,
      ADR0 => cortexm0_u_logic_Skv2z4_25663,
      ADR2 => cortexm0_u_logic_Y6o2z4_25666,
      ADR5 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1203_o,
      ADR1 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1202_o,
      ADR3 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1208_o,
      O => cortexm0_u_logic_W21wx45_29332
    );
  cortexm0_u_logic_W21wx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y102",
      INIT => X"CC00EEAACC00CC00"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Rbo2z4_28607,
      ADR0 => cortexm0_u_logic_Z523z4_28652,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_SF1101,
      ADR3 => cortexm0_u_logic_Y21xx4,
      O => N1296
    );
  cortexm0_u_logic_Mxor_Kfawx4_B19wx4_XOR_74_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y102",
      INIT => X"E1E1A5A5F0E1F0A5"
    )
    port map (
      ADR4 => cortexm0_u_logic_I6z2z4_26481,
      ADR0 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2233_o,
      ADR1 => cortexm0_u_logic_Y29wx4,
      ADR5 => cortexm0_u_logic_W21wx4,
      ADR3 => cortexm0_u_logic_W19wx4,
      ADR2 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Kfawx4_B19wx4_XOR_74_o
    );
  cortexm0_u_logic_Skv2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Skv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Skv2z4_IN,
      O => cortexm0_u_logic_Skv2z4_25663,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_W21wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y102",
      INIT => X"0010005000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Cao2z4_28686,
      ADR4 => cortexm0_u_logic_C51xx4,
      ADR3 => N1189,
      ADR0 => N1296,
      ADR5 => cortexm0_u_logic_W21wx47_28781,
      ADR2 => cortexm0_u_logic_W21wx45_29332,
      O => cortexm0_u_logic_W21wx4
    );
  cortexm0_u_logic_If33z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_If33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_If33z4_IN,
      O => cortexm0_u_logic_If33z4_28671,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_K5zvx463_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y104",
      INIT => X"FFECFFFFFFECFFFF"
    )
    port map (
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Whh2z4,
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR2 => cortexm0_u_logic_Idk2z4_27077,
      ADR0 => cortexm0_u_logic_Ymawx4,
      ADR4 => cortexm0_u_logic_Fuawx4_26410,
      O => N486
    );
  cortexm0_u_logic_Dkx2z4_cortexm0_u_logic_Dkx2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1058_pack_2,
      O => N1058
    );
  cortexm0_u_logic_Dkx2z4_cortexm0_u_logic_Dkx2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qjhvx42_pack_1,
      O => cortexm0_u_logic_Qjhvx42_27012
    );
  cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o3_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y105"
    )
    port map (
      IA => N1391,
      IB => '1',
      O => N1058_pack_2,
      SEL => cortexm0_u_logic_Qjhvx41_27007
    );
  cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o3_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y105",
      INIT => X"DCCCDDCC00000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR2 => cortexm0_u_logic_U2ewx4,
      ADR5 => cortexm0_u_logic_G6pvx4,
      ADR3 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR1 => cortexm0_u_logic_Qjhvx42_27012,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_25633,
      O => N1391
    );
  ahbmo_hprot_1_OBUF_1_32_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X26Y105",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_32_C6LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Z2dwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y105",
      INIT => X"FAFAFAFAFAFAFAFA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => '1',
      O => cortexm0_u_logic_Z2dwx4
    );
  cortexm0_u_logic_Qjhvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y105",
      INIT => X"22000200"
    )
    port map (
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_Pri3z4_17_0,
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      O => cortexm0_u_logic_Qjhvx42_pack_1
    );
  cortexm0_u_logic_Dkx2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y105",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dkx2z4_CLK,
      I => cortexm0_u_logic_Qjhvx4,
      O => cortexm0_u_logic_Dkx2z4_27008,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qjhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y105",
      INIT => X"AAAAAACCF0F0F0F0"
    )
    port map (
      ADR2 => N1057,
      ADR0 => N1059,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_25643,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644,
      ADR5 => cortexm0_u_logic_I21wx4_28482,
      ADR1 => N1058,
      O => cortexm0_u_logic_Qjhvx4
    );
  cortexm0_u_logic_Dy23z4_cortexm0_u_logic_Dy23z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_SF2821,
      O => cortexm0_u_logic_SF2821_0
    );
  cortexm0_u_logic_Dy23z4_cortexm0_u_logic_Dy23z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Td33z4_18782,
      O => cortexm0_u_logic_Td33z4_0
    );
  cortexm0_u_logic_SF28213 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y108"
    )
    port map (
      IA => N1431,
      IB => N1432,
      O => cortexm0_u_logic_SF2821,
      SEL => cortexm0_u_logic_T1d3z4_25557
    );
  cortexm0_u_logic_SF28213_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"FF4FFFFFFFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      ADR5 => cortexm0_u_logic_Eut2z4_28364,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR1 => cortexm0_u_logic_T1d3z4_25557,
      ADR0 => cortexm0_u_logic_Wo03z4_27240,
      O => N1431
    );
  cortexm0_u_logic_SF28213_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"5F557F75FFF57F75"
    )
    port map (
      ADR1 => cortexm0_u_logic_Uo13z4_27242,
      ADR5 => cortexm0_u_logic_Lgi3z4_26864,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_Svk2z4_25556,
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      ADR3 => cortexm0_u_logic_SF28211_29338,
      O => N1432
    );
  cortexm0_u_logic_SF28211 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"0000AAAA33333333"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Dy23z4_29337,
      ADR4 => cortexm0_u_logic_Wo03z4_27240,
      ADR0 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_SF28211_29338
    );
  cortexm0_u_logic_Dy23z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dy23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Dy23z4_IN,
      O => cortexm0_u_logic_Dy23z4_29337,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Nozvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"AAFF0A0FAAFF0A0F"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Wo03z4_27240,
      ADR4 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o,
      ADR3 => cortexm0_u_logic_Dy23z4_29337,
      ADR0 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      ADR5 => '1',
      O => cortexm0_u_logic_Nozvx41_27239
    );
  cortexm0_u_logic_Iv0wx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Iv0wx4_28610,
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_Iv0wx4_rt_18783
    );
  cortexm0_u_logic_Td33z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Td33z4_CLK,
      I => cortexm0_u_logic_Iv0wx4_rt_18783,
      O => cortexm0_u_logic_Td33z4_18782,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_S6ovx41_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y106",
      INIT => X"EFFFFFFFFFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_U5qvx4_0,
      ADR3 => cortexm0_u_logic_V2qvx4,
      ADR0 => cortexm0_u_logic_Cb62z4_Jb62z4_AND_5908_o,
      ADR5 => HADDR(29),
      ADR1 => cortexm0_u_logic_O362z4_K772z4_AND_6038_o,
      ADR4 => cortexm0_u_logic_htrans_o_1_2,
      O => N1032
    );
  cortexm0_u_logic_Kop2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y106",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kop2z4_CLK,
      I => cortexm0_u_logic_Xknvx4,
      O => cortexm0_u_logic_Kop2z4_25852,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Xknvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y106",
      INIT => X"CCCCCCCCFFFFFFFA"
    )
    port map (
      ADR1 => N782,
      ADR3 => N783_0,
      ADR2 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o9_28458,
      ADR5 => N1032,
      ADR4 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o7_28459,
      ADR0 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o4_28460,
      O => cortexm0_u_logic_Xknvx4
    );
  cortexm0_u_logic_Ffs2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y106",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ffs2z4_CLK,
      I => cortexm0_u_logic_Qknvx4,
      O => cortexm0_u_logic_Ffs2z4_25849,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Qknvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y106",
      INIT => X"FFFFFFFE55555554"
    )
    port map (
      ADR5 => N788,
      ADR2 => N789,
      ADR1 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o9_28458,
      ADR0 => N1032,
      ADR3 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o7_28459,
      ADR4 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o4_28460,
      O => cortexm0_u_logic_Qknvx4
    );
  cortexm0_u_logic_J6i2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y106",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_J6i2z4_CLK,
      I => cortexm0_u_logic_Elnvx4,
      O => cortexm0_u_logic_J6i2z4_25617,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Elnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y106",
      INIT => X"FF0FFF0FFF0FFE0E"
    )
    port map (
      ADR3 => N785,
      ADR0 => N786_0,
      ADR5 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o9_28458,
      ADR2 => N1032,
      ADR4 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o7_28459,
      ADR1 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o4_28460,
      O => cortexm0_u_logic_Elnvx4
    );
  cortexm0_u_logic_U9u2z4_cortexm0_u_logic_U9u2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N653,
      O => N653_0
    );
  cortexm0_u_logic_U9u2z4_cortexm0_u_logic_U9u2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Nd3wx44_18772,
      O => cortexm0_u_logic_Nd3wx44_0
    );
  cortexm0_u_logic_Zdhvx4_SW0_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y107"
    )
    port map (
      IA => N1343,
      IB => N1344,
      O => N653,
      SEL => cortexm0_u_logic_Pri3z4_24_0
    );
  cortexm0_u_logic_Zdhvx4_SW0_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y107",
      INIT => X"FFDC5050FFFF5073"
    )
    port map (
      ADR4 => cortexm0_u_logic_Kaf3z4_26942,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR0 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR2 => cortexm0_u_logic_Roh2z4_22_0,
      O => N1343
    );
  cortexm0_u_logic_Zdhvx4_SW0_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y107",
      INIT => X"22EEEEEEF2FEFEFE"
    )
    port map (
      ADR1 => cortexm0_u_logic_G6pvx4,
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR4 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR0 => cortexm0_u_logic_Kaf3z4_26942,
      ADR5 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR2 => cortexm0_u_logic_Roh2z4_22_0,
      O => N1344
    );
  cortexm0_u_logic_U9u2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_U9u2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_U9u2z4_IN,
      O => cortexm0_u_logic_U9u2z4_27038,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Gm1wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y107",
      INIT => X"3300330033003300"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Aud3z4_26426,
      ADR3 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => '1',
      O => cortexm0_u_logic_Gm1wx49_28123
    );
  cortexm0_u_logic_Nd3wx44 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y107",
      INIT => X"0000550F"
    )
    port map (
      ADR0 => cortexm0_u_logic_T253z4_26510,
      ADR2 => cortexm0_u_logic_Xti2z4_28124,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_T1d3z4_25557,
      O => cortexm0_u_logic_Nd3wx44_18772
    );
  cortexm0_u_logic_Mmux_Z78wx4145 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y101",
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Uvzvx4,
      ADR2 => cortexm0_u_logic_Zhyvx4,
      ADR0 => cortexm0_u_logic_Wa0wx4,
      ADR4 => cortexm0_u_logic_W21wx4,
      ADR5 => cortexm0_u_logic_Djzvx4,
      ADR3 => cortexm0_u_logic_St0wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4146
    );
  cortexm0_u_logic_Mmux_Z78wx4147 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y101",
      INIT => X"FBFFFFFFFFFFFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hk0wx4,
      ADR3 => cortexm0_u_logic_Gm1wx4,
      ADR1 => cortexm0_u_logic_Ce0wx4,
      ADR0 => cortexm0_u_logic_Mmux_Z78wx4146,
      ADR2 => cortexm0_u_logic_Mmux_Z78wx4145_27475,
      ADR4 => N532,
      O => cortexm0_u_logic_Mmux_Z78wx4149_29329
    );
  cortexm0_u_logic_J773z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_J773z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_J773z4_IN,
      O => cortexm0_u_logic_J773z4_25656,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx4148_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y101",
      INIT => X"FFFFF7FFFFFF00FF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Xd8wx4,
      ADR2 => cortexm0_u_logic_Mmux_Z78wx4149_29329,
      ADR0 => cortexm0_u_logic_Pdbwx4,
      ADR1 => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4144_27497,
      ADR3 => cortexm0_u_logic_Exawx4_Lxawx4_AND_2036_o_26405,
      O => N860
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y95",
      INIT => X"7000000070005000"
    )
    port map (
      ADR0 => cortexm0_u_logic_U5r2z4_26558,
      ADR5 => cortexm0_u_logic_J433z4_26559,
      ADR1 => cortexm0_u_logic_C51xx4,
      ADR2 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o8_29349,
      ADR3 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o3_26560,
      ADR4 => cortexm0_u_logic_Sk52z4_Zk52z4_OR_1193_o,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o9_26557
    );
  cortexm0_u_logic_Sk52z4_Zk52z4_OR_1193_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y95",
      INIT => X"EFFFEFFFEFFFEFFF"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_T1d3z4_2_26094,
      ADR1 => cortexm0_u_logic_Svk2z4_2_26095,
      ADR3 => cortexm0_u_logic_H3d3z4_25555,
      ADR0 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Sk52z4_Zk52z4_OR_1193_o
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y95",
      INIT => X"5515555555555555"
    )
    port map (
      ADR1 => cortexm0_u_logic_Nt03z4_27539,
      ADR0 => cortexm0_u_logic_I7r2z4_27533,
      ADR4 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o11_27538
    );
  cortexm0_u_logic_I7r2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y95",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_I7r2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_I7r2z4_IN,
      O => cortexm0_u_logic_I7r2z4_27533,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y95",
      INIT => X"BFFFFFFFFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_M1j2z4_25871,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_I7r2z4_27533,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o8_29349
    );
  cortexm0_u_logic_Hbv2z4_cortexm0_u_logic_Hbv2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_T9v2z4_18953,
      O => cortexm0_u_logic_T9v2z4_0
    );
  cortexm0_u_logic_Hbv2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y90",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hbv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hbv2z4_IN,
      O => cortexm0_u_logic_Hbv2z4_27069,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_C00wx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X27Y90",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_C00wx4,
      O => cortexm0_u_logic_C00wx4_rt_18948
    );
  cortexm0_u_logic_T9v2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y90",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_T9v2z4_CLK,
      I => cortexm0_u_logic_C00wx4_rt_18948,
      O => cortexm0_u_logic_T9v2z4_18953,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_F6zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y111",
      INIT => X"FBFBBBBBFAFAAAAA"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Bpzvx4,
      ADR2 => cortexm0_u_logic_Igi2z4_26998,
      ADR4 => cortexm0_u_logic_Ymawx4,
      ADR5 => cortexm0_u_logic_Xd8wx4,
      ADR1 => cortexm0_u_logic_O7zvx4,
      O => cortexm0_u_logic_F6zvx41_29343
    );
  cortexm0_u_logic_Eut2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y111",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Eut2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Eut2z4_IN,
      O => cortexm0_u_logic_Eut2z4_28364,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_F6zvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y111",
      INIT => X"FCFCF5FFF0F0FDFD"
    )
    port map (
      ADR4 => cortexm0_u_logic_Q8zvx4,
      ADR5 => cortexm0_u_logic_Dih2z4,
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR0 => cortexm0_u_logic_Fuawx4_26410,
      ADR3 => cortexm0_u_logic_Muawx4,
      ADR2 => cortexm0_u_logic_F6zvx41_29343,
      O => cortexm0_u_logic_F6zvx42_27893
    );
  cortexm0_u_logic_X6m2z4_cortexm0_u_logic_X6m2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1511,
      O => N1511_0
    );
  cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y92",
      INIT => X"FFFFFF5F33333313"
    )
    port map (
      ADR5 => cortexm0_u_logic_Tv2wx4,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o
    );
  cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y92",
      INIT => X"FFFFAF8CFFFF0000"
    )
    port map (
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o4_26771,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o12_26772,
      ADR0 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o27_26773,
      ADR2 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o8_26774,
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      O => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o1_26770
    );
  cortexm0_u_logic_Tv2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y92",
      INIT => X"DDDDDDDDDDDDDDDD"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => '1',
      O => cortexm0_u_logic_Tv2wx4
    );
  cortexm0_u_logic_Yu52z4_Fv52z4_OR_1212_o_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X27Y92",
      INIT => X"FFFFFFEF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      O => N1511
    );
  cortexm0_u_logic_X6m2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_X6m2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_X6m2z4_IN,
      O => cortexm0_u_logic_X6m2z4_27730,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ushvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y92",
      INIT => X"0000101000111011"
    )
    port map (
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR4 => cortexm0_u_logic_Tv2wx4,
      O => cortexm0_u_logic_Ushvx45_27418
    );
  cortexm0_u_logic_R40wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y93",
      INIT => X"00C400C400D500D5"
    )
    port map (
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Bv03z4_27739,
      ADR3 => cortexm0_u_logic_Ow13z4_27738,
      ADR0 => cortexm0_u_logic_Xx93z4_26925,
      ADR2 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1194_o,
      ADR1 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1199_o,
      O => cortexm0_u_logic_R40wx411_29347
    );
  cortexm0_u_logic_R40wx410 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y93",
      INIT => X"F0F000F0C0C000F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Sk52z4_Zk52z4_OR_1193_o,
      ADR3 => N497,
      ADR1 => N498,
      ADR2 => cortexm0_u_logic_R40wx47,
      ADR5 => cortexm0_u_logic_R40wx411_29347,
      O => cortexm0_u_logic_R40wx412
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y93",
      INIT => X"80A2A2A2AAAAAAAA"
    )
    port map (
      ADR4 => cortexm0_u_logic_J433z4_26559,
      ADR1 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o5_27532,
      ADR3 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1206_o1,
      ADR0 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o3_26560,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o6_28640
    );
  cortexm0_u_logic_Av13z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Av13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Av13z4_IN,
      O => cortexm0_u_logic_Av13z4_26889,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o31 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y93",
      INIT => X"FF5FF3FFFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sd43z4_28638,
      ADR0 => cortexm0_u_logic_Nt03z4_27539,
      ADR4 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o3_26560
    );
  cortexm0_u_logic_Khnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y110",
      INIT => X"F444444400000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Idk2z4_27077,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR1 => cortexm0_u_logic_Jux2z4_27201,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      O => N124
    );
  cortexm0_u_logic_V2qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y110",
      INIT => X"020A030F22AA33FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Re72z4_Ye72z4_AND_6068_o,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR1 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_n16534_26_0,
      ADR3 => cortexm0_u_logic_Pri3z4_29_0,
      O => cortexm0_u_logic_V2qvx4
    );
  cortexm0_u_logic_Ohh3z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y110",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ohh3z4_CLK,
      I => cortexm0_u_logic_Khnvx4_18851,
      O => cortexm0_u_logic_Ohh3z4_25888,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Khnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y110",
      INIT => X"AFAFFFAFA0A0FFA0"
    )
    port map (
      ADR1 => '1',
      ADR0 => N124,
      ADR2 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Ohh3z4_25888,
      ADR3 => cortexm0_u_logic_H3wvx4_25594,
      ADR4 => cortexm0_u_logic_V2qvx4,
      O => cortexm0_u_logic_Khnvx4_18851
    );
  cortexm0_u_logic_U5r2z4_cortexm0_u_logic_U5r2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N837,
      O => N837_0
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y94",
      INIT => X"FFFFFFFF0FFF3F3F"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_U5r2z4_26558,
      ADR3 => cortexm0_u_logic_I7r2z4_27533,
      ADR4 => cortexm0_u_logic_M1j2z4_25871,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o5_27532
    );
  cortexm0_u_logic_Op52z4_Gl52z4_OR_1206_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y94",
      INIT => X"00AA00AA00AA00AA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      O => cortexm0_u_logic_Op52z4_Gl52z4_OR_1206_o1
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5468_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y94",
      INIT => X"F5F5F5F5F5F5F5F5"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Dcs2z4_27996,
      ADR2 => cortexm0_u_logic_M1j2z4_25871,
      ADR5 => '1',
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o2_29348
    );
  cortexm0_u_logic_C61wx44_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X27Y94",
      INIT => X"0CFF0C00"
    )
    port map (
      ADR1 => cortexm0_u_logic_F4q2z4_27994,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      ADR4 => cortexm0_u_logic_D603z4_27995,
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_M1j2z4_25871,
      O => N837
    );
  cortexm0_u_logic_U5r2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_U5r2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_U5r2z4_IN,
      O => cortexm0_u_logic_U5r2z4_26558,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5468_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y94",
      INIT => X"0F000F0F03035F5F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Rd73z4_27992,
      ADR1 => cortexm0_u_logic_Z8s2z4_27993,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      ADR3 => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o2_29348,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o3_26591
    );
  cortexm0_u_logic_Zdhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y109",
      INIT => X"F0FF505530333033"
    )
    port map (
      ADR5 => cortexm0_u_logic_G6pvx4,
      ADR4 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR0 => cortexm0_u_logic_Pri3z4_24_0,
      ADR1 => cortexm0_u_logic_Kaf3z4_26942,
      ADR2 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR3 => cortexm0_u_logic_Roh2z4_22_0,
      O => N654
    );
  cortexm0_u_logic_Oa3wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y109",
      INIT => X"A8A8A800A8A8A800"
    )
    port map (
      ADR5 => '1',
      ADR1 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4236_o,
      ADR3 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4178_o,
      ADR0 => N18,
      ADR4 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o,
      ADR2 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o,
      O => cortexm0_u_logic_Oa3wx44_29340
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y109",
      INIT => X"0F0F0F0F0F0C0F0C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_U2ewx4,
      ADR1 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_25633,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_25643,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644,
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o
    );
  cortexm0_u_logic_Kaf3z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y109",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kaf3z4_CLK,
      I => cortexm0_u_logic_Zdhvx4_18824,
      O => cortexm0_u_logic_Kaf3z4_26942,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Zdhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y109",
      INIT => X"DCFEFCFCDCFEDCFE"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR2 => N653_0,
      ADR3 => N654,
      ADR1 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      ADR0 => cortexm0_u_logic_Oa3wx44_29340,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o,
      O => cortexm0_u_logic_Zdhvx4_18824
    );
  cortexm0_u_logic_Bspvx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y113",
      INIT => X"FFFF0000EAEF0000"
    )
    port map (
      ADR2 => cortexm0_u_logic_W6iwx4,
      ADR4 => cortexm0_u_logic_Mdzvx42_26929,
      ADR5 => cortexm0_u_logic_Bspvx461,
      ADR1 => N428,
      ADR3 => N427,
      ADR0 => cortexm0_u_logic_Bspvx41_25821,
      O => N927
    );
  cortexm0_u_logic_Bk13z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y113",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bk13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Bk13z4_IN,
      O => cortexm0_u_logic_Bk13z4_26697,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_L562z4_S562z4_AND_5885_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y113",
      INIT => X"AAFF2233AAFF2233"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Sl03z4_26698,
      ADR1 => cortexm0_u_logic_Bk13z4_26697,
      ADR0 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      O => cortexm0_u_logic_L562z4_S562z4_AND_5885_o2_26696
    );
  cortexm0_u_logic_Po53z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Po53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Po53z4_IN,
      O => cortexm0_u_logic_Po53z4_28524,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_L763z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_L763z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_L763z4_IN,
      O => cortexm0_u_logic_L763z4_27855,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Sl03z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sl03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sl03z4_IN,
      O => cortexm0_u_logic_Sl03z4_26698,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Rtpvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y112",
      INIT => X"FFFFAAFFFFFF5D5D"
    )
    port map (
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR0 => cortexm0_u_logic_Svk2z4_25556,
      ADR3 => cortexm0_u_logic_Kt23z4_26700,
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      ADR1 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_Ll63z4_26824,
      O => cortexm0_u_logic_Rtpvx44_27391
    );
  cortexm0_u_logic_R5zvx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y115",
      INIT => X"FFFFF0CCFFFFFAEE"
    )
    port map (
      ADR0 => cortexm0_u_logic_Roh2z4_30_0,
      ADR1 => N1207,
      ADR2 => N1208_0,
      ADR5 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR3 => cortexm0_u_logic_Pri3z4_32_0,
      ADR4 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      O => N766
    );
  cortexm0_u_logic_J0l2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_J0l2z4_CLK,
      I => cortexm0_u_logic_Wthvx4_18927,
      O => cortexm0_u_logic_J0l2z4_26148,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wthvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y115",
      INIT => X"EE22FF00FE02FF00"
    )
    port map (
      ADR2 => cortexm0_u_logic_W6iwx4,
      ADR4 => N38,
      ADR3 => N766,
      ADR5 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o,
      ADR0 => N767,
      ADR1 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493,
      O => cortexm0_u_logic_Wthvx4_18927
    );
  cortexm0_u_logic_R5zvx4_SW4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y115",
      INIT => X"5555000055770033"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR5 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o,
      ADR3 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o,
      ADR4 => cortexm0_u_logic_Pri3z4_32_0,
      O => N966
    );
  cortexm0_u_logic_R5zvx4_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y115",
      INIT => X"FFFFDDFDEEFECCFC"
    )
    port map (
      ADR5 => cortexm0_u_logic_J0l2z4_26148,
      ADR2 => cortexm0_u_logic_Roh2z4_30_0,
      ADR0 => cortexm0_u_logic_G6pvx4,
      ADR3 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR1 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      ADR4 => N966,
      O => N767
    );
  cortexm0_u_logic_Kt23z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y114",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kt23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kt23z4_IN,
      O => cortexm0_u_logic_Kt23z4_26700,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_M1j2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vtyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_M1j2z4_CLK,
      I => cortexm0_u_logic_Otyvx4,
      O => cortexm0_u_logic_M1j2z4_25871,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Otyvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y98",
      INIT => X"FEFECCCCFCFCCCCC"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Otyvx44_27359,
      ADR5 => cortexm0_u_logic_J4x2z4_26389,
      ADR0 => cortexm0_u_logic_Msyvx4,
      ADR2 => cortexm0_u_logic_Nen2z4_26212,
      ADR1 => cortexm0_u_logic_Otyvx42_0,
      O => cortexm0_u_logic_Otyvx4
    );
  cortexm0_u_logic_W21wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y98",
      INIT => X"73C373C33303F3C3"
    )
    port map (
      ADR4 => cortexm0_u_logic_If33z4_28671,
      ADR0 => cortexm0_u_logic_Ym93z4_28492,
      ADR1 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_W21wx41_27927
    );
  cortexm0_u_logic_Kuc2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y98",
      INIT => X"0FFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR5 => cortexm0_u_logic_Fgm2z4_25658,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Kuc2z41_26606
    );
  cortexm0_u_logic_Nozvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y108",
      INIT => X"F0550055FF550F55"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Q7j2z4_26050,
      ADR5 => cortexm0_u_logic_Lgi3z4_26864,
      ADR4 => cortexm0_u_logic_Nozvx44_26865,
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR2 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Nozvx4
    );
  cortexm0_u_logic_Nozvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y108",
      INIT => X"0000008000008080"
    )
    port map (
      ADR3 => cortexm0_u_logic_Igl2z4_27243,
      ADR5 => cortexm0_u_logic_Bf9wx4,
      ADR1 => cortexm0_u_logic_U7uwx4,
      ADR2 => cortexm0_u_logic_Nozvx41_27239,
      ADR4 => N1241,
      ADR0 => cortexm0_u_logic_Nozvx43_27241,
      O => cortexm0_u_logic_Nozvx44_26865
    );
  cortexm0_u_logic_U7uwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y108",
      INIT => X"000F3355FF0F3355"
    )
    port map (
      ADR1 => cortexm0_u_logic_Eut2z4_28364,
      ADR2 => cortexm0_u_logic_Edl2z4_28644,
      ADR5 => cortexm0_u_logic_Tel2z4_27147,
      ADR0 => cortexm0_u_logic_N3v2z4_27146,
      ADR3 => cortexm0_u_logic_Fgm2z4_1_25733,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1134
    );
  cortexm0_u_logic_N3v2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_N3v2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_N3v2z4_IN,
      O => cortexm0_u_logic_N3v2z4_27146,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_U7uwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y108",
      INIT => X"FFFFF5F5FAFAF0F0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR0 => cortexm0_u_logic_Wzy2z4_25662,
      ADR5 => N1133,
      ADR4 => N1134,
      O => cortexm0_u_logic_U7uwx4
    );
  cortexm0_u_logic_Qb3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y103",
      INIT => X"9DBFDDFFBFBFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Qb3wx41_26166
    );
  cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y103",
      INIT => X"FFFFFFFFFFFFAFAF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Wzy2z4_1_26345,
      ADR4 => cortexm0_u_logic_Fgm2z4_1_25733,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR5 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o
    );
  cortexm0_u_logic_Rbo2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rbo2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rbo2z4_IN,
      O => cortexm0_u_logic_Rbo2z4_28607,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hlzvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y103",
      INIT => X"F5310000F531F531"
    )
    port map (
      ADR5 => cortexm0_u_logic_Gf53z4_26679,
      ADR1 => cortexm0_u_logic_Ow23z4_26680,
      ADR0 => cortexm0_u_logic_Hn03z4_26673,
      ADR2 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      O => cortexm0_u_logic_Hlzvx43_26882
    );
  cortexm0_u_logic_J00wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y96",
      INIT => X"0333011103330111"
    )
    port map (
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_K55xx4_R55xx4_AND_5296_o,
      ADR0 => cortexm0_u_logic_Xd8wx4,
      ADR2 => cortexm0_u_logic_Trq2z4_26216,
      ADR3 => cortexm0_u_logic_Zz8wx4,
      ADR1 => cortexm0_u_logic_Bpzvx4,
      O => cortexm0_u_logic_J00wx41_29350
    );
  cortexm0_u_logic_Y29wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y96",
      INIT => X"4000000040000000"
    )
    port map (
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Pdi2z4_26172,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Y29wx4
    );
  cortexm0_u_logic_J00wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y96",
      INIT => X"88CC40C888880088"
    )
    port map (
      ADR2 => cortexm0_u_logic_Muawx4,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR1 => cortexm0_u_logic_J00wx41_29350,
      ADR0 => cortexm0_u_logic_A272z4_H272z4_AND_6016_o,
      ADR4 => cortexm0_u_logic_Xucwx4_B19wx4_XOR_86_o,
      ADR5 => cortexm0_u_logic_Fuawx4_26410,
      O => cortexm0_u_logic_J00wx42_27478
    );
  cortexm0_u_logic_Z8s2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y96",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z8s2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Z8s2z4_IN,
      O => cortexm0_u_logic_Z8s2z4_27993,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mxor_Xucwx4_B19wx4_XOR_86_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y96",
      INIT => X"8F8FFF8F70700070"
    )
    port map (
      ADR5 => cortexm0_u_logic_Wzawx4,
      ADR0 => cortexm0_u_logic_Y29wx4,
      ADR1 => cortexm0_u_logic_Jky2z4_26576,
      ADR3 => cortexm0_u_logic_Zcn2z4_26360,
      ADR4 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o,
      ADR2 => N322,
      O => cortexm0_u_logic_Xucwx4_B19wx4_XOR_86_o
    );
  cortexm0_u_logic_G6pvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y105",
      INIT => X"00000C5D0000FFFF"
    )
    port map (
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR1 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o27_26773,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o4_26771,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o8_26774,
      ADR0 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o12_26772,
      O => cortexm0_u_logic_G6pvx4
    );
  cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o3_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y105",
      INIT => X"CCCCCCCCCCDFCCCF"
    )
    port map (
      ADR5 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR4 => cortexm0_u_logic_Pri3z4_17_0,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR2 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR1 => cortexm0_u_logic_Qjhvx41_27007,
      O => N1057
    );
  cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o3_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y105",
      INIT => X"FFFFFFFFC0C0C8C0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR0 => cortexm0_u_logic_U2ewx4,
      ADR1 => cortexm0_u_logic_G6pvx4,
      ADR3 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR2 => cortexm0_u_logic_Qjhvx42_27012,
      ADR5 => cortexm0_u_logic_Qjhvx41_27007,
      O => N1059
    );
  cortexm0_u_logic_O403z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_O403z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_O403z4_IN,
      O => cortexm0_u_logic_O403z4_28606,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qjhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y105",
      INIT => X"FFFFFFFF8F0F8000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Dkx2z4_27008,
      ADR3 => cortexm0_u_logic_Roh2z4_15_0,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR2 => cortexm0_u_logic_G6pvx4,
      ADR5 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      O => cortexm0_u_logic_Qjhvx41_27007
    );
  cortexm0_u_logic_Olzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y100",
      INIT => X"1101550500005505"
    )
    port map (
      ADR4 => cortexm0_u_logic_Pdi2z4_26172,
      ADR5 => cortexm0_u_logic_Jucwx4,
      ADR0 => cortexm0_u_logic_X8zvx4,
      ADR1 => N166,
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR2 => cortexm0_u_logic_I0d2z4_0,
      O => cortexm0_u_logic_Olzvx4
    );
  cortexm0_u_logic_Duc2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y100",
      INIT => X"FFFFFFDD0F0F0F0D"
    )
    port map (
      ADR1 => cortexm0_u_logic_Npk2z4_25928,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_Us2wx4_B1ovx4_OR_1438_o,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => cortexm0_u_logic_L8t2z4_25926,
      ADR2 => cortexm0_u_logic_V6swx4_Pcyvx4_AND_6855_o,
      O => cortexm0_u_logic_Duc2z4
    );
  cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y100",
      INIT => X"AAFFAAFFAAFF0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Pdi2z4_26172,
      ADR0 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o2_26173,
      ADR4 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_I0d2z4_0,
      O => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o
    );
  cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y97",
      INIT => X"C040F050CC44FF55"
    )
    port map (
      ADR0 => cortexm0_u_logic_V233z4_27353,
      ADR4 => cortexm0_u_logic_Nl53z4_27361,
      ADR5 => cortexm0_u_logic_Ec43z4_27357,
      ADR3 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      ADR1 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR2 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      O => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o2_29351
    );
  cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y97",
      INIT => X"CFCF45CF00000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Zr03z4_27360,
      ADR4 => cortexm0_u_logic_Fgm2z4_25658,
      ADR0 => N739_0,
      ADR3 => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6778_o,
      ADR1 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o,
      ADR5 => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o2_29351,
      O => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o4_28539
    );
  cortexm0_u_logic_C51xx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y97",
      INIT => X"0000440000000000"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_H3d3z4_1_25919,
      ADR3 => cortexm0_u_logic_Yaz2z4_2_26093,
      ADR5 => cortexm0_u_logic_T1d3z4_2_26094,
      ADR1 => cortexm0_u_logic_Svk2z4_2_26095,
      ADR4 => cortexm0_u_logic_M1j2z4_25871,
      O => cortexm0_u_logic_C51xx4
    );
  cortexm0_u_logic_R40wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y97",
      INIT => X"303030303333FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_J5m2z4_28525,
      ADR5 => cortexm0_u_logic_Hyz2z4_28521,
      ADR2 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o,
      ADR4 => cortexm0_u_logic_C51xx4,
      O => cortexm0_u_logic_R40wx41_27736
    );
  cortexm0_u_logic_Bah2z4_Erc2z4_OR_1422_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y99",
      INIT => X"FFFFFFFFF0FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Wzy2z4_2_26306,
      ADR4 => cortexm0_u_logic_Fgm2z4_3_26307,
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Bah2z4_Erc2z4_OR_1422_o
    );
  cortexm0_u_logic_Ylbwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y99",
      INIT => X"F0FF505500000000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Po83z4_28699,
      ADR3 => cortexm0_u_logic_Gju2z4_28700,
      ADR4 => cortexm0_u_logic_U9h2z4_Erc2z4_OR_1421_o,
      ADR2 => cortexm0_u_logic_Bah2z4_Erc2z4_OR_1422_o,
      ADR5 => cortexm0_u_logic_Ylbwx43_0,
      O => cortexm0_u_logic_Ylbwx4
    );
  cortexm0_u_logic_Vb9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y101",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Vb9wx4
    );
  cortexm0_u_logic_Sdhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y101",
      INIT => X"AA8BAA88AA8BAA88"
    )
    port map (
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Jwf3z4_27916,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR4 => cortexm0_u_logic_Pri3z4_16_0,
      O => N382
    );
  cortexm0_u_logic_S71wx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y101",
      INIT => X"000000000A0AF000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Gq43z4_28678,
      ADR3 => cortexm0_u_logic_B1q2z4_25732,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => N1260
    );
  cortexm0_u_logic_Ay53z4_cortexm0_u_logic_Ay53z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Feyvx4,
      O => cortexm0_u_logic_Feyvx4_0
    );
  cortexm0_u_logic_Ay53z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ay53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ay53z4_IN,
      O => cortexm0_u_logic_Ay53z4_28675,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ofyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y104",
      INIT => X"0200020002000200"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Ob2wx4_27679,
      ADR1 => cortexm0_u_logic_Vb2wx4_27680,
      ADR0 => cortexm0_u_logic_Xc2wx4_27678,
      ADR2 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1323_o_27672,
      ADR5 => '1',
      O => cortexm0_u_logic_Ofyvx4
    );
  cortexm0_u_logic_Feyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X27Y104",
      INIT => X"00040004"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Ob2wx4_27679,
      ADR1 => cortexm0_u_logic_Vb2wx4_27680,
      ADR0 => cortexm0_u_logic_Xc2wx4_27678,
      ADR2 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1323_o_27672,
      O => cortexm0_u_logic_Feyvx4
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y106",
      INIT => X"FFDFFFDDFFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Z6ovx4,
      ADR0 => cortexm0_u_logic_Nhzvx4,
      ADR5 => cortexm0_u_logic_Vezvx4,
      ADR4 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o1_27300,
      ADR1 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o3_26288,
      ADR3 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o2_27430,
      O => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o4_28460
    );
  cortexm0_u_logic_Lz93z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y106",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lz93z4_CLK,
      I => cortexm0_u_logic_Jknvx4,
      O => cortexm0_u_logic_Lz93z4_25850,
      RST => cortexm0_u_logic_hreset_n_inv,
      SET => GND
    );
  cortexm0_u_logic_Jknvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y106",
      INIT => X"FAFAFAFAFAFAFAF8"
    )
    port map (
      ADR2 => N791_0,
      ADR1 => cortexm0_u_logic_Yuovx4,
      ADR0 => cortexm0_u_logic_S6ovx4,
      ADR4 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o9_28458,
      ADR3 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o7_28459,
      ADR5 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o4_28460,
      O => cortexm0_u_logic_Jknvx4
    );
  cortexm0_u_logic_O7zvx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y107",
      INIT => X"FF000000FFCACACA"
    )
    port map (
      ADR4 => cortexm0_u_logic_N8i3z4_25923,
      ADR0 => cortexm0_u_logic_E143z4_25921,
      ADR1 => cortexm0_u_logic_Mi13z4_25925,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_SF1101,
      ADR3 => cortexm0_u_logic_C51xx4,
      O => N544
    );
  cortexm0_u_logic_Wzpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y107",
      INIT => X"FBFBF300AAAA0000"
    )
    port map (
      ADR1 => cortexm0_u_logic_W6iwx4,
      ADR3 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3648_o,
      ADR0 => cortexm0_u_logic_Qfzvx441,
      ADR4 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o,
      ADR5 => cortexm0_u_logic_Wzpvx41_0,
      ADR2 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o,
      O => cortexm0_u_logic_Wzpvx42_26781
    );
  cortexm0_u_logic_O7zvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y107",
      INIT => X"DD0DDD0D0000DD0D"
    )
    port map (
      ADR2 => cortexm0_u_logic_Rro2z4_25572,
      ADR4 => cortexm0_u_logic_J5i3z4_25573,
      ADR0 => cortexm0_u_logic_Rhi2z4_25574,
      ADR1 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1194_o,
      ADR5 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o,
      ADR3 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1204_o,
      O => cortexm0_u_logic_O7zvx46_29354
    );
  cortexm0_u_logic_Ggk2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ggk2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ggk2z4_IN,
      O => cortexm0_u_logic_Ggk2z4_27636,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_O7zvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y107",
      INIT => X"00020000000A0000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Cai3z4_25569,
      ADR0 => cortexm0_u_logic_O7zvx44_25565,
      ADR1 => cortexm0_u_logic_Y21xx4,
      ADR3 => N544,
      ADR2 => N1247,
      ADR4 => cortexm0_u_logic_O7zvx46_29354,
      O => cortexm0_u_logic_O7zvx4
    );
  cortexm0_u_logic_Hy0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y102",
      INIT => X"FFF3FFF5FFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Lw53z4_26286,
      ADR1 => cortexm0_u_logic_Cn43z4_26287,
      ADR3 => cortexm0_u_logic_Wzy2z4_25662,
      ADR2 => cortexm0_u_logic_Fgm2z4_25658,
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Hy0wx43_29352
    );
  cortexm0_u_logic_Hy0wx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y102",
      INIT => X"8888F8F8FFFFFFFF"
    )
    port map (
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_K423z4_28578,
      ADR0 => cortexm0_u_logic_D1p2z4_27029,
      ADR5 => cortexm0_u_logic_Hy0wx43_29352,
      ADR1 => cortexm0_u_logic_Bf9wx4,
      ADR4 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      O => N546
    );
  cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y102",
      INIT => X"51000000F3000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_B613z4_26579,
      ADR0 => cortexm0_u_logic_Dcs2z4_27996,
      ADR4 => cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o1_28599,
      ADR3 => cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o2_28600,
      ADR2 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o,
      ADR5 => cortexm0_u_logic_Bf9wx4,
      O => cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o3_28601
    );
  cortexm0_u_logic_Lw53z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lw53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Lw53z4_IN,
      O => cortexm0_u_logic_Lw53z4_26286,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Bf9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y102",
      INIT => X"0000000050000000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_M1j2z4_25871,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR5 => cortexm0_u_logic_Fgm2z4_25658,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Bf9wx4
    );
  cortexm0_u_logic_E9zvx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y111",
      INIT => X"AFAFAFAFBFBFBFBF"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => N36,
      ADR5 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o,
      ADR1 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      ADR0 => cortexm0_u_logic_F6zvx42_27893,
      O => N478
    );
  cortexm0_u_logic_Hc13z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y111",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hc13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hc13z4_IN,
      O => cortexm0_u_logic_Hc13z4_28665,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mdzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y111",
      INIT => X"0404444405055555"
    )
    port map (
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Zei2z4_26928,
      ADR0 => cortexm0_u_logic_Bpzvx4,
      ADR5 => cortexm0_u_logic_Xd8wx4,
      ADR4 => cortexm0_u_logic_Ymawx4,
      ADR1 => cortexm0_u_logic_Rtpvx4,
      O => cortexm0_u_logic_Mdzvx41_26927
    );
  cortexm0_u_logic_Xhl2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y109",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xhl2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Xhl2z4_IN,
      O => cortexm0_u_logic_Xhl2z4_27155,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Nozvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y109",
      INIT => X"FFFF002000200020"
    )
    port map (
      ADR0 => cortexm0_u_logic_Csz2z4_28357,
      ADR1 => cortexm0_u_logic_Fgm2z4_25658,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      ADR5 => cortexm0_u_logic_Xhl2z4_27155,
      ADR2 => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6778_o,
      ADR4 => cortexm0_u_logic_Ue9wx4,
      O => N1241
    );
  cortexm0_u_logic_Q8zvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y110",
      INIT => X"FFF7FFFFFFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fgm2z4_25658,
      ADR3 => cortexm0_u_logic_M1j2z4_25871,
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR1 => cortexm0_u_logic_Wzy2z4_25662,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      ADR0 => cortexm0_u_logic_N8i3z4_25923,
      O => cortexm0_u_logic_Q8zvx42_25922
    );
  cortexm0_u_logic_Kqzvx4511 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y110",
      INIT => X"0000000000550055"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_N3v2z4_27146,
      ADR3 => cortexm0_u_logic_M743z4_27145,
      ADR0 => cortexm0_u_logic_Nz73z4_27144,
      O => cortexm0_u_logic_Kqzvx451
    );
  cortexm0_u_logic_Nz73z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y110",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nz73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nz73z4_IN,
      O => cortexm0_u_logic_Nz73z4_27144,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_U7uwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y110",
      INIT => X"11DD11DD0C0C3F3F"
    )
    port map (
      ADR4 => cortexm0_u_logic_C193z4_28172,
      ADR3 => cortexm0_u_logic_Eq63z4_28643,
      ADR2 => cortexm0_u_logic_Pbl2z4_27148,
      ADR0 => cortexm0_u_logic_Nz73z4_27144,
      ADR5 => cortexm0_u_logic_Fgm2z4_2_25727,
      ADR1 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1133
    );
  cortexm0_u_logic_Mmux_Kih2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y111",
      INIT => X"3339333C39393C3C"
    )
    port map (
      ADR3 => cortexm0_u_logic_C3z2z4_26486,
      ADR2 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2233_o,
      ADR5 => cortexm0_u_logic_Y29wx4,
      ADR4 => cortexm0_u_logic_W19wx4,
      ADR1 => cortexm0_u_logic_Wzawx4,
      ADR0 => cortexm0_u_logic_Rtpvx4,
      O => cortexm0_u_logic_Kih2z4
    );
  cortexm0_u_logic_Jlo2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y111",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jlo2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Jlo2z4_IN,
      O => cortexm0_u_logic_Jlo2z4_26832,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Eruwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y111",
      INIT => X"0000CC000C0CCC0C"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Uyu2z4_26833,
      ADR1 => cortexm0_u_logic_Wzy2z4_25662,
      ADR4 => cortexm0_u_logic_Jlo2z4_26832,
      ADR5 => cortexm0_u_logic_Fgm2z4_25658,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Eruwx44_26374
    );
  cortexm0_u_logic_Zpx2z4_cortexm0_u_logic_Zpx2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N764_pack_10,
      O => N764
    );
  cortexm0_u_logic_Ppzvx4_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y108"
    )
    port map (
      IA => N1355,
      IB => N1356,
      O => N764_pack_10,
      SEL => cortexm0_u_logic_Pri3z4_26_0
    );
  cortexm0_u_logic_Ppzvx4_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"FCFCFFFFFCF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR3 => cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3919_o_25736,
      ADR5 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      ADR1 => cortexm0_u_logic_S0twx4_Z0twx4_AND_3871_o,
      ADR4 => cortexm0_u_logic_W6iwx4,
      O => N1355
    );
  cortexm0_u_logic_Ppzvx4_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"FAEAFFEE00000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR3 => cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3919_o_25736,
      ADR4 => cortexm0_u_logic_W6iwx4,
      ADR2 => cortexm0_u_logic_S0twx4_Z0twx4_AND_3871_o,
      ADR1 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      ADR0 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      O => N1356
    );
  cortexm0_u_logic_Oihvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"FFFFAC0CFFFF0C0C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Zpx2z4_27248,
      ADR0 => cortexm0_u_logic_Roh2z4_24_0,
      ADR3 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR5 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR2 => cortexm0_u_logic_G6pvx4,
      ADR4 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      O => N400
    );
  cortexm0_u_logic_Zpx2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zpx2z4_CLK,
      I => cortexm0_u_logic_Oihvx4_19858,
      O => cortexm0_u_logic_Zpx2z4_27248,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Oihvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"FFFF04BFFB400000"
    )
    port map (
      ADR5 => N399,
      ADR1 => N40,
      ADR2 => N764,
      ADR3 => N763,
      ADR4 => N400,
      ADR0 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493,
      O => cortexm0_u_logic_Oihvx4_19858
    );
  cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o3_SW8 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"000F0003000F0001"
    )
    port map (
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR5 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR0 => cortexm0_u_logic_Et0wx4_28666,
      ADR4 => cortexm0_u_logic_Cjhvx42_29357,
      O => N1064
    );
  cortexm0_u_logic_Cjhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"4400040044000400"
    )
    port map (
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_Pri3z4_19_0,
      O => cortexm0_u_logic_Cjhvx42_29357
    );
  cortexm0_u_logic_Et0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"8C8C8C8C8C8C0000"
    )
    port map (
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4236_o,
      ADR2 => cortexm0_u_logic_W6iwx4,
      ADR0 => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o_0,
      ADR4 => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o,
      ADR1 => N12,
      O => cortexm0_u_logic_Et0wx4_28666
    );
  cortexm0_u_logic_Y6o2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y6o2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Y6o2z4_IN,
      O => cortexm0_u_logic_Y6o2z4_25666,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o3_SW9 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"BAAABBBB00000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_G6pvx4,
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR3 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR2 => cortexm0_u_logic_U2ewx4,
      ADR4 => cortexm0_u_logic_Et0wx4_28666,
      ADR0 => cortexm0_u_logic_Cjhvx42_29357,
      O => N1065
    );
  cortexm0_u_logic_Rtpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y112",
      INIT => X"AA22FF330A020F03"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sl03z4_26698,
      ADR4 => cortexm0_u_logic_Jlo2z4_26832,
      ADR2 => cortexm0_u_logic_Jw83z4_26825,
      ADR5 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1205_o,
      ADR0 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1208_o,
      ADR3 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1199_o,
      O => cortexm0_u_logic_Rtpvx41_29364
    );
  cortexm0_u_logic_Cc53z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cc53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cc53z4_IN,
      O => cortexm0_u_logic_Cc53z4_26702,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Rtpvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y112",
      INIT => X"8800800088008000"
    )
    port map (
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Rtpvx45_0,
      ADR2 => cortexm0_u_logic_Rtpvx44_27391,
      ADR3 => cortexm0_u_logic_Rtpvx42_27394,
      ADR1 => cortexm0_u_logic_Rtpvx43_27390,
      ADR0 => cortexm0_u_logic_Rtpvx41_29364,
      O => cortexm0_u_logic_Rtpvx46_29363
    );
  cortexm0_u_logic_Ki53z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ki53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ki53z4_IN,
      O => cortexm0_u_logic_Ki53z4_27522,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Rtpvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y112",
      INIT => X"A0AA000020220000"
    )
    port map (
      ADR3 => cortexm0_u_logic_T243z4_26701,
      ADR1 => cortexm0_u_logic_Bk13z4_26697,
      ADR5 => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1196_o,
      ADR2 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1198_o,
      ADR0 => cortexm0_u_logic_Rtpvx47_27392,
      ADR4 => cortexm0_u_logic_Rtpvx46_29363,
      O => cortexm0_u_logic_Rtpvx4
    );
  cortexm0_u_logic_Bnx2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bnx2z4_CLK,
      I => cortexm0_u_logic_Cjhvx4,
      O => cortexm0_u_logic_Bnx2z4_25842,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Cjhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => X"FFFFFFFFF0F1F0E0"
    )
    port map (
      ADR5 => cortexm0_u_logic_Cjhvx41_26352,
      ADR4 => N1064,
      ADR2 => N1065,
      ADR0 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_25633,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_25643,
      ADR1 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644,
      O => cortexm0_u_logic_Cjhvx4
    );
  cortexm0_u_logic_Csz2z4_cortexm0_u_logic_Csz2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kqzvx411_19865,
      O => cortexm0_u_logic_Kqzvx411_0
    );
  cortexm0_u_logic_Kqzvx410 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y109"
    )
    port map (
      IA => N1595,
      IB => N1596,
      O => cortexm0_u_logic_Kqzvx411_19865,
      SEL => cortexm0_u_logic_Yaz2z4_25558
    );
  cortexm0_u_logic_Kqzvx410_F : X_LUT6
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => X"F7CCF7CCF7FCF7FC"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR1 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR0 => cortexm0_u_logic_M743z4_27145,
      ADR5 => cortexm0_u_logic_Nz73z4_27144,
      O => N1595
    );
  cortexm0_u_logic_Kqzvx410_G : X_LUT6
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => X"FFFF7777CFCFCCFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_Csz2z4_28357,
      ADR1 => cortexm0_u_logic_Svk2z4_25556,
      ADR0 => cortexm0_u_logic_Tel2z4_27147,
      ADR3 => cortexm0_u_logic_N3v2z4_27146,
      O => N1596
    );
  cortexm0_u_logic_hprot_o_2_H362z4_AND_5881_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => X"00000000CCDFDFDF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR5 => N758,
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_n16534_27_0,
      ADR1 => cortexm0_u_logic_n16534_29_0,
      ADR2 => cortexm0_u_logic_Pri3z4_30_0,
      O => cortexm0_u_logic_hprot_o_2_H362z4_AND_5881_o1_27376
    );
  cortexm0_u_logic_Csz2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Csz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Csz2z4_IN,
      O => cortexm0_u_logic_Csz2z4_28357,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_haddr_o_29_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => X"000000BB000000AA"
    )
    port map (
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_L562z4_S562z4_AND_5885_o,
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR5 => cortexm0_u_logic_I0d2z4_0,
      ADR1 => cortexm0_u_logic_Duc2z4,
      ADR0 => cortexm0_u_logic_Gzvvx43_27083,
      O => N758
    );
  N760_N760_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N597,
      O => N597_0
    );
  cortexm0_u_logic_Yjzvx4_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => X"F5FDFFFF00000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Pri3z4_27_0,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      O => N760
    );
  cortexm0_u_logic_Oihvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => X"FFFF0033FFFF0033"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR4 => cortexm0_u_logic_Zpx2z4_27248,
      ADR5 => '1',
      O => N399
    );
  cortexm0_u_logic_Zkhvx4_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => X"55445544"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Ycx2z4_28109,
      ADR3 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR4 => '1',
      O => N597
    );
  cortexm0_u_logic_Q8zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => X"AA22FF330A020F03"
    )
    port map (
      ADR4 => cortexm0_u_logic_E143z4_25921,
      ADR2 => cortexm0_u_logic_Vr23z4_25554,
      ADR1 => cortexm0_u_logic_Na53z4_25563,
      ADR5 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR0 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      O => cortexm0_u_logic_Q8zvx41_29362
    );
  cortexm0_u_logic_Q8zvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => X"FFFF5FFF5FFF5FFF"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Saqwx4,
      ADR0 => cortexm0_u_logic_Q8zvx42_25922,
      ADR4 => cortexm0_u_logic_Cai3z4_25569,
      ADR5 => cortexm0_u_logic_Ue9wx4,
      ADR3 => cortexm0_u_logic_Q8zvx41_29362,
      O => N1286
    );
  cortexm0_u_logic_Vr23z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vr23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vr23z4_IN,
      O => cortexm0_u_logic_Vr23z4_25554,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Q8zvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => X"00AA0F0F33330F0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Cqo2z4_26663,
      ADR1 => cortexm0_u_logic_Rhi2z4_25574,
      ADR0 => cortexm0_u_logic_Q8zvx43_25924,
      ADR3 => N1286,
      ADR4 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Q8zvx4
    );
  cortexm0_u_logic_Cao2z4_cortexm0_u_logic_Cao2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G4qwx4,
      O => cortexm0_u_logic_G4qwx4_0
    );
  cortexm0_u_logic_G4qwx45 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y104"
    )
    port map (
      IA => N1693,
      IB => N1694,
      O => cortexm0_u_logic_G4qwx4,
      SEL => N510_0
    );
  cortexm0_u_logic_G4qwx45_F : X_LUT6
    generic map(
      LOC => "SLICE_X28Y104",
      INIT => X"FFFFFFFFFF53FFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Wzy2z4_2_26306,
      ADR0 => cortexm0_u_logic_M3u2z4_0,
      ADR1 => cortexm0_u_logic_V883z4_26466,
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      ADR4 => cortexm0_u_logic_Fgm2z4_3_26307,
      O => N1693
    );
  cortexm0_u_logic_G4qwx45_G : X_LUT6
    generic map(
      LOC => "SLICE_X28Y104",
      INIT => X"FFFFFFFF02070000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fgm2z4_3_26307,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      ADR3 => cortexm0_u_logic_V883z4_26466,
      ADR0 => cortexm0_u_logic_Wzy2z4_2_26306,
      ADR1 => cortexm0_u_logic_M3u2z4_0,
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      O => N1694
    );
  cortexm0_u_logic_X5uwx4_E6uwx4_AND_4020_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y104",
      INIT => X"FFF000F0AACCAACC"
    )
    port map (
      ADR4 => cortexm0_u_logic_U7uwx4,
      ADR0 => cortexm0_u_logic_Fexwx4,
      ADR1 => cortexm0_u_logic_F8wwx4,
      ADR2 => cortexm0_u_logic_Feqwx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_X5uwx4_E6uwx4_AND_4020_o
    );
  cortexm0_u_logic_Cao2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cao2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cao2z4_IN,
      O => cortexm0_u_logic_Cao2z4_28686,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx417 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y104",
      INIT => X"77FFFFFF77FFFFFF"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Bcqwx4_Icqwx4_AND_3544_o,
      ADR0 => cortexm0_u_logic_Dfowx4,
      ADR3 => cortexm0_u_logic_Zaxwx4,
      ADR4 => cortexm0_u_logic_X5uwx4_E6uwx4_AND_4020_o,
      O => cortexm0_u_logic_Mmux_Z78wx418_27773
    );
  cortexm0_u_logic_K5zvx463 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y103",
      INIT => X"BBBB00BB0B0B000B"
    )
    port map (
      ADR3 => cortexm0_u_logic_Xd8wx4,
      ADR4 => cortexm0_u_logic_Izpvx4,
      ADR0 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR5 => cortexm0_u_logic_K5zvx461_28038,
      ADR2 => N486,
      ADR1 => cortexm0_u_logic_Pri3z4_29_0,
      O => cortexm0_u_logic_K5zvx46
    );
  cortexm0_u_logic_Mmux_Z78wx4155_SW0_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y103",
      INIT => X"0080000000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Do1wx431,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx4156,
      ADR0 => cortexm0_u_logic_Va3wx4_26154,
      ADR2 => cortexm0_u_logic_Yqzvx4_26155,
      ADR4 => cortexm0_u_logic_Xfzvx42_26156,
      ADR5 => cortexm0_u_logic_K5zvx46,
      O => N908
    );
  cortexm0_u_logic_Xfzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y103",
      INIT => X"00FC0054FFFC5554"
    )
    port map (
      ADR2 => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o,
      ADR3 => cortexm0_u_logic_Yih2z4,
      ADR1 => cortexm0_u_logic_Olzvx4,
      ADR4 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR5 => N148,
      ADR0 => cortexm0_u_logic_Pri3z4_28_0,
      O => cortexm0_u_logic_Xfzvx42_26156
    );
  cortexm0_u_logic_N8o2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_N8o2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_N8o2z4_IN,
      O => cortexm0_u_logic_N8o2z4_25665,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Xfzvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y103",
      INIT => X"C5C5CFCFC5C5CFCF"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Muawx4,
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR2 => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o,
      ADR4 => cortexm0_u_logic_Fuawx4_26410,
      O => N148
    );
  cortexm0_u_logic_Fgm2z4_1_cortexm0_u_logic_Fgm2z4_1_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(28),
      O => cortexm0_u_logic_n16585_28_0
    );
  cortexm0_u_logic_Fgm2z4_1_cortexm0_u_logic_Fgm2z4_1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(27),
      O => cortexm0_u_logic_n16585_27_0
    );
  cortexm0_u_logic_Fgm2z4_1_cortexm0_u_logic_Fgm2z4_1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(26),
      O => cortexm0_u_logic_n16585_26_0
    );
  cortexm0_u_logic_Fgm2z4_1_cortexm0_u_logic_Fgm2z4_1_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(25),
      O => cortexm0_u_logic_n16585_25_0
    );
  cortexm0_u_logic_Fgm2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X28Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_1_CLK,
      I => cortexm0_u_logic_Rblwx4_rt_19687,
      O => cortexm0_u_logic_Fgm2z4_1_25733,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Madd_n16585_lut_28_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y101",
      INIT => X"FF00F00FFF00F00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Yih2z4,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR4 => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16585_lut(28)
    );
  cortexm0_u_logic_Rblwx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X28Y101",
      INIT => X"AAAAAAAA"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Rblwx4,
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_Rblwx4_rt_19687
    );
  cortexm0_u_logic_Madd_n16585_cy_28_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y101"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16585_cy_24_Q_28265,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16585_cy_28_Q_28267,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16585_cy_28_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16585_cy_28_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16585_cy_28_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_3_Q,
      DI(2) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_2_Q,
      DI(1) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_1_Q,
      DI(0) => cortexm0_u_logic_Ancvx4,
      O(3) => cortexm0_u_logic_n16585(28),
      O(2) => cortexm0_u_logic_n16585(27),
      O(1) => cortexm0_u_logic_n16585(26),
      O(0) => cortexm0_u_logic_n16585(25),
      S(3) => cortexm0_u_logic_Madd_n16585_lut(28),
      S(2) => cortexm0_u_logic_Madd_n16585_lut(27),
      S(1) => cortexm0_u_logic_Madd_n16585_lut(26),
      S(0) => cortexm0_u_logic_Madd_n16585_lut(25)
    );
  cortexm0_u_logic_Madd_n16585_lut_27_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y101",
      INIT => X"00FF00FF0FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR3 => cortexm0_u_logic_H3awx4_O3awx4_AND_1953_o,
      ADR5 => cortexm0_u_logic_Hlzvx4,
      O => cortexm0_u_logic_Madd_n16585_lut(27)
    );
  cortexm0_u_logic_Madd_n16585_lut_26_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y101",
      INIT => X"00FF00FF55AA55AA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR0 => cortexm0_u_logic_Nozvx4,
      ADR3 => cortexm0_u_logic_J4awx4_O3awx4_AND_1955_o,
      O => cortexm0_u_logic_Madd_n16585_lut(26)
    );
  cortexm0_u_logic_Madd_n16585_lut_25_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y101",
      INIT => X"EE11EE11EE11EE11"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR3 => cortexm0_u_logic_Rih2z4,
      ADR1 => cortexm0_u_logic_N482z4_U482z4_AND_6172_o_0,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16585_lut(25)
    );
  cortexm0_u_logic_Ancvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y101",
      INIT => X"11111111"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_N482z4_U482z4_AND_6172_o_0,
      O => cortexm0_u_logic_Ancvx4
    );
  cortexm0_u_logic_Rds2z4_cortexm0_u_logic_Rds2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rblwx44_pack_1,
      O => cortexm0_u_logic_Rblwx44_29370
    );
  cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y96",
      INIT => X"B1BB111B111B111B"
    )
    port map (
      ADR1 => cortexm0_u_logic_G1s2z4_27641,
      ADR3 => cortexm0_u_logic_Rkd3z4_26432,
      ADR4 => cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o3_28601,
      ADR5 => N1175,
      ADR0 => cortexm0_u_logic_Duc2z4,
      ADR2 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o10_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y96",
      INIT => X"AAFFFFAA00FFFF00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Ffs2z4_25849,
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR3 => cortexm0_u_logic_Ekovx4,
      ADR4 => cortexm0_u_logic_Jxovx4,
      O => N789
    );
  cortexm0_u_logic_Bswvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y96",
      INIT => X"AFAFAFAFAFAFAFAF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_L8t2z4_25926,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => '1',
      O => cortexm0_u_logic_Bswvx4
    );
  cortexm0_u_logic_Rblwx43 : X_LUT5
    generic map(
      LOC => "SLICE_X29Y96",
      INIT => X"05040500"
    )
    port map (
      ADR3 => cortexm0_u_logic_Rblwx42_26956,
      ADR1 => cortexm0_u_logic_Qem2z4_25973,
      ADR4 => cortexm0_u_logic_Rblwx43_26957,
      ADR2 => cortexm0_u_logic_L8t2z4_25926,
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Rblwx44_pack_1
    );
  cortexm0_u_logic_Rds2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y96",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rds2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rds2z4_IN,
      O => cortexm0_u_logic_Rds2z4_26590,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Rblwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y96",
      INIT => X"FFFBFFFFFBFBFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Rblwx44_29370,
      ADR1 => cortexm0_u_logic_Jmrwx4_Epxvx4_OR_880_o,
      ADR0 => cortexm0_u_logic_Rblwx45_26958,
      ADR4 => cortexm0_u_logic_Frrwx4,
      ADR3 => cortexm0_u_logic_Rblwx41_28094,
      ADR5 => cortexm0_u_logic_Rxl2z4_26959,
      O => cortexm0_u_logic_Rblwx4
    );
  cortexm0_u_logic_Cgyvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y98",
      INIT => X"FFFFFF000F0F8888"
    )
    port map (
      ADR1 => cortexm0_u_logic_Muawx4,
      ADR2 => cortexm0_u_logic_X8zvx4,
      ADR4 => cortexm0_u_logic_C192z4_J192z4_AND_6303_o,
      ADR5 => cortexm0_u_logic_U09wx4_B19wx4_XOR_63_o,
      ADR3 => cortexm0_u_logic_Olzvx4,
      ADR0 => cortexm0_u_logic_Fuawx4_26410,
      O => cortexm0_u_logic_Cgyvx43_26522
    );
  cortexm0_u_logic_Bdwwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y98",
      INIT => X"C400C4C4F500F5F5"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ptc2z4_U9h2z4_OR_1425_o,
      ADR0 => cortexm0_u_logic_E1r2z4_26634,
      ADR3 => cortexm0_u_logic_Ptc2z4_Bah2z4_OR_1423_o,
      ADR4 => cortexm0_u_logic_S2r2z4_26635,
      ADR1 => cortexm0_u_logic_Bdwwx44_26346,
      ADR5 => N512,
      O => cortexm0_u_logic_Bdwwx4
    );
  cortexm0_u_logic_H3d3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_H3d3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_H3d3z4_IN,
      O => cortexm0_u_logic_H3d3z4_25555,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Bdwwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y98",
      INIT => X"0000000054550505"
    )
    port map (
      ADR1 => cortexm0_u_logic_K0u2z4_26632,
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR3 => cortexm0_u_logic_Wzy2z4_25662,
      ADR4 => cortexm0_u_logic_Fgm2z4_25658,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      ADR0 => cortexm0_u_logic_Bdwwx43_26341,
      O => N512
    );
  cortexm0_u_logic_Fgm2z4_3 : X_FF
    generic map(
      LOC => "SLICE_X29Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_3_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_3_IN,
      O => cortexm0_u_logic_Fgm2z4_3_26307,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Exawx4_Lxawx4_AND_2036_o : X_LUT6
    generic map(
      LOC => "SLICE_X29Y99",
      INIT => X"00005CF5000050F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Muawx4,
      ADR0 => cortexm0_u_logic_X8zvx4,
      ADR4 => N182,
      ADR2 => cortexm0_u_logic_Toc2z4_Apc2z4_AND_6760_o,
      ADR3 => cortexm0_u_logic_E1bvx4,
      ADR5 => cortexm0_u_logic_Fuawx4_26410,
      O => cortexm0_u_logic_Exawx4_Lxawx4_AND_2036_o_26405
    );
  cortexm0_u_logic_Nn0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y99",
      INIT => X"FF55FF5533113311"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Zb83z4_26551,
      ADR0 => cortexm0_u_logic_Ht53z4_26793,
      ADR3 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1197_o,
      ADR5 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1200_o,
      O => cortexm0_u_logic_Nn0wx47_25908
    );
  cortexm0_u_logic_Op52z4_Zk52z4_OR_1200_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y99",
      INIT => X"FFFFFFF0FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      O => cortexm0_u_logic_Op52z4_Zk52z4_OR_1200_o
    );
  cortexm0_u_logic_To33z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y90",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_To33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_To33z4_IN,
      O => cortexm0_u_logic_To33z4_28571,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Cgyvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y91",
      INIT => X"FFC0FFC0FFC0FFC0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Cgyvx42_26519,
      ADR1 => cortexm0_u_logic_Cgyvx43_26522,
      ADR2 => cortexm0_u_logic_Cgyvx45_26524,
      O => cortexm0_u_logic_Cgyvx4
    );
  cortexm0_u_logic_Cgyvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y91",
      INIT => X"9888FECC00000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Muawx4,
      ADR4 => cortexm0_u_logic_X8zvx4,
      ADR1 => cortexm0_u_logic_C192z4_J192z4_AND_6303_o,
      ADR0 => cortexm0_u_logic_U09wx4_B19wx4_XOR_63_o,
      ADR5 => cortexm0_u_logic_Cgyvx41_29366,
      ADR3 => cortexm0_u_logic_Fuawx4_26410,
      O => cortexm0_u_logic_Cgyvx42_26519
    );
  cortexm0_u_logic_Fre3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fre3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fre3z4_IN,
      O => cortexm0_u_logic_Fre3z4_28570,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Cgyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y91",
      INIT => X"A200A200A2000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pdi2z4_26172,
      ADR2 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o2_26173,
      ADR3 => cortexm0_u_logic_Cgyvx411,
      ADR0 => cortexm0_u_logic_N142z4_U142z4_AND_5607_o,
      ADR4 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_I0d2z4_0,
      O => cortexm0_u_logic_Cgyvx41_29366
    );
  cortexm0_u_logic_Cgyvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y95",
      INIT => X"45CF000045CFCFCF"
    )
    port map (
      ADR1 => cortexm0_u_logic_N142z4_U142z4_AND_5607_o,
      ADR2 => cortexm0_u_logic_Xd8wx4,
      ADR4 => cortexm0_u_logic_Cyq2z4_26483,
      ADR3 => cortexm0_u_logic_Nen2z4_26212,
      ADR0 => cortexm0_u_logic_Zcn2z4_26360,
      ADR5 => cortexm0_u_logic_G0w2z4_25739,
      O => cortexm0_u_logic_Cgyvx44_29369
    );
  cortexm0_u_logic_Cgyvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y95",
      INIT => X"FF002200FFFFA2A2"
    )
    port map (
      ADR1 => cortexm0_u_logic_Xd8wx4,
      ADR0 => cortexm0_u_logic_Cgyvx411,
      ADR2 => cortexm0_u_logic_N142z4_U142z4_AND_5607_o,
      ADR4 => cortexm0_u_logic_Cgyvx44_29369,
      ADR3 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR5 => cortexm0_u_logic_Pri3z4_2_0,
      O => cortexm0_u_logic_Cgyvx45_26524
    );
  cortexm0_u_logic_T243z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y113",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_T243z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_T243z4_IN,
      O => cortexm0_u_logic_T243z4_26701,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ducvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y113",
      INIT => X"1130113033300030"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ohh3z4_25888,
      ADR4 => cortexm0_u_logic_Cqo2z4_26663,
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR0 => cortexm0_u_logic_L562z4_S562z4_AND_5885_o4_26664,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      O => cortexm0_u_logic_Ducvx4
    );
  cortexm0_u_logic_Mdzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y113",
      INIT => X"5CF550F000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Muawx4,
      ADR0 => cortexm0_u_logic_X8zvx4,
      ADR2 => cortexm0_u_logic_L562z4_S562z4_AND_5885_o,
      ADR5 => cortexm0_u_logic_Mdzvx41_26927,
      ADR3 => cortexm0_u_logic_Kih2z4,
      ADR4 => cortexm0_u_logic_Fuawx4_26410,
      O => cortexm0_u_logic_Mdzvx42_26929
    );
  cortexm0_u_logic_E143z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y113",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_E143z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_E143z4_IN,
      O => cortexm0_u_logic_E143z4_25921,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Bspvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y113",
      INIT => X"FF0FFF0FFFCFFFCF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_W6iwx4,
      ADR1 => N427,
      ADR5 => cortexm0_u_logic_Bspvx41_25821,
      ADR2 => cortexm0_u_logic_Mdzvx42_26929,
      O => N926
    );
  cortexm0_u_logic_Bsawx4_Isawx4_AND_2023_o311 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y100",
      INIT => X"AA4E4EAAAA0A0AAA"
    )
    port map (
      ADR5 => cortexm0_u_logic_Muawx4,
      ADR2 => cortexm0_u_logic_X8zvx4,
      ADR4 => cortexm0_u_logic_Wzawx4,
      ADR0 => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5938_o,
      ADR3 => cortexm0_u_logic_Tuawx4,
      ADR1 => cortexm0_u_logic_Fuawx4_26410,
      O => cortexm0_u_logic_Bsawx4_Isawx4_AND_2023_o311_29374
    );
  cortexm0_u_logic_Bsawx4_Isawx4_AND_2023_o312 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y100",
      INIT => X"FFFF3333A5002100"
    )
    port map (
      ADR1 => cortexm0_u_logic_Xd8wx4,
      ADR0 => cortexm0_u_logic_Wzawx4,
      ADR4 => cortexm0_u_logic_K952z4_R952z4_AND_5776_o,
      ADR2 => cortexm0_u_logic_Tuawx4,
      ADR3 => cortexm0_u_logic_Olzvx4,
      ADR5 => cortexm0_u_logic_Bsawx4_Isawx4_AND_2023_o311_29374,
      O => cortexm0_u_logic_Bsawx4_Isawx4_AND_2023_o31
    );
  cortexm0_u_logic_Fgm2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X29Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_2_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_2_IN,
      O => cortexm0_u_logic_Fgm2z4_2_25727,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Fuawx4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y100",
      INIT => X"0C0F8CAF0C0F8CAF"
    )
    port map (
      ADR5 => '1',
      ADR2 => cortexm0_u_logic_Pdi2z4_26172,
      ADR0 => cortexm0_u_logic_Jucwx4,
      ADR4 => N166,
      ADR1 => cortexm0_u_logic_Duc2z4,
      ADR3 => cortexm0_u_logic_I0d2z4_0,
      O => cortexm0_u_logic_Fuawx4_26410
    );
  cortexm0_u_logic_Mmux_Z78wx4151_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y100",
      INIT => X"0F0F00000FDF00DD"
    )
    port map (
      ADR2 => cortexm0_u_logic_X8zvx4,
      ADR0 => cortexm0_u_logic_U6awx4_B19wx4_XOR_69_o,
      ADR1 => cortexm0_u_logic_Lf0wx4,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx4152_26884,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4151,
      ADR4 => cortexm0_u_logic_Fuawx4_26410,
      O => N706
    );
  cortexm0_u_logic_I4gvx4_B8c2z4_AND_6700_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y92",
      INIT => X"EEFEFFFF00000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Tyx2z4_26388,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      O => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6700_o
    );
  cortexm0_u_logic_Mxor_Wnnvx4_Pnnvx4_XOR_40_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y92",
      INIT => X"003BFFFFFFC40000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tyx2z4_26388,
      ADR5 => cortexm0_u_logic_J4x2z4_26389,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_Qp3wx4,
      ADR1 => cortexm0_u_logic_Kvfwx4,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      O => cortexm0_u_logic_Wnnvx4_Pnnvx4_XOR_40_o
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o27 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y92",
      INIT => X"F0FF0000A0AA0000"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o4_26771,
      ADR0 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o12_26772,
      ADR2 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o27_26773,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o8_26774,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o
    );
  cortexm0_u_logic_Cy43z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cy43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cy43z4_IN,
      O => cortexm0_u_logic_Cy43z4_28619,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y92",
      INIT => X"CCEC00A0CCFC00F0"
    )
    port map (
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_SF1631,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o5_28688,
      ADR2 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o7_28689,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o8_26774
    );
  cortexm0_u_logic_R40wx410_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y93",
      INIT => X"FA0A000000000000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Bv03z4_27739,
      ADR3 => cortexm0_u_logic_Xx93z4_26925,
      ADR2 => cortexm0_u_logic_Svk2z4_25556,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => N869
    );
  cortexm0_u_logic_Rpe3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rpe3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rpe3z4_IN,
      O => cortexm0_u_logic_Rpe3z4_26394,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_R40wx410_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y93",
      INIT => X"5555FF55555DFF7F"
    )
    port map (
      ADR1 => cortexm0_u_logic_X533z4_27731,
      ADR5 => cortexm0_u_logic_Ow13z4_27738,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_SF1101,
      ADR2 => N870,
      ADR4 => N869,
      O => N498
    );
  cortexm0_u_logic_Uehvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y97",
      INIT => X"AA8BAA88AA8BAA88"
    )
    port map (
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Gmd3z4_28016,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR4 => cortexm0_u_logic_Pri3z4_12_0,
      O => N358
    );
  cortexm0_u_logic_Gmd3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y97",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gmd3z4_CLK,
      I => cortexm0_u_logic_Uehvx4_20178,
      O => cortexm0_u_logic_Gmd3z4_28016,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Uehvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y97",
      INIT => X"FFE4FFE4FFFFFFE4"
    )
    port map (
      ADR4 => cortexm0_u_logic_Roh2z4_10_0,
      ADR5 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR2 => N357,
      ADR3 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      ADR1 => N582,
      ADR0 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o_26247,
      O => cortexm0_u_logic_Uehvx4_20178
    );
  cortexm0_u_logic_Ll1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y97",
      INIT => X"F0FEE0EEF0F00000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pmnwx4,
      ADR2 => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3950_o,
      ADR1 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o,
      ADR0 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_25796,
      ADR5 => cortexm0_u_logic_Ll1wx41_26135,
      ADR4 => cortexm0_u_logic_Ll1wx441,
      O => cortexm0_u_logic_Ll1wx42_26143
    );
  cortexm0_u_logic_Ll1wx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y97",
      INIT => X"FF00FFAFFF005000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Imnwx4_26140,
      ADR3 => N358,
      ADR5 => N357,
      ADR2 => cortexm0_u_logic_Ll1wx43_26142,
      ADR4 => cortexm0_u_logic_Ll1wx42_26143,
      O => N582
    );
  cortexm0_u_logic_L562z4_S562z4_AND_5885_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y114",
      INIT => X"31F531F531F531F5"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Noo2z4_26694,
      ADR0 => cortexm0_u_logic_Yoz2z4_26695,
      ADR2 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1346_o,
      ADR3 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_L562z4_S562z4_AND_5885_o1_29365
    );
  cortexm0_u_logic_L562z4_S562z4_AND_5885_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y114",
      INIT => X"F505F5050000FFFF"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Ohh3z4_25888,
      ADR0 => cortexm0_u_logic_Cqo2z4_26663,
      ADR3 => cortexm0_u_logic_L562z4_S562z4_AND_5885_o4_26664,
      ADR5 => cortexm0_u_logic_Duc2z4,
      ADR2 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_L562z4_S562z4_AND_5885_o
    );
  cortexm0_u_logic_Noo2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y114",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Noo2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Noo2z4_IN,
      O => cortexm0_u_logic_Noo2z4_26694,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_L562z4_S562z4_AND_5885_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y114",
      INIT => X"0080000080800000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ymo2z4_26703,
      ADR5 => cortexm0_u_logic_Bf9wx4,
      ADR0 => cortexm0_u_logic_L562z4_S562z4_AND_5885_o2_26696,
      ADR2 => cortexm0_u_logic_L562z4_S562z4_AND_5885_o1_29365,
      ADR1 => cortexm0_u_logic_L562z4_S562z4_AND_5885_o3_26699,
      ADR4 => cortexm0_u_logic_Eruwx4,
      O => cortexm0_u_logic_L562z4_S562z4_AND_5885_o4_26664
    );
  cortexm0_u_logic_L562z4_S562z4_AND_5885_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y115",
      INIT => X"BBBB00BB0B0B000B"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kt23z4_26700,
      ADR3 => cortexm0_u_logic_T243z4_26701,
      ADR2 => cortexm0_u_logic_Cc53z4_26702,
      ADR0 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      O => cortexm0_u_logic_L562z4_S562z4_AND_5885_o3_26699
    );
  cortexm0_u_logic_Twz2z4_cortexm0_u_logic_Twz2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1465_pack_5,
      O => N1465
    );
  cortexm0_u_logic_Bfhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y94",
      INIT => X"EF01FF11EE00FF11"
    )
    port map (
      ADR3 => cortexm0_u_logic_V4d3z4_27722,
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR5 => cortexm0_u_logic_Pri3z4_10_0,
      O => N378
    );
  cortexm0_u_logic_Vq1wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y94",
      INIT => X"33F300F033F300F0"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Imnwx4_26140,
      ADR3 => cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3919_o_25736,
      ADR4 => cortexm0_u_logic_Pmnwx4,
      ADR1 => cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o,
      ADR5 => '1',
      O => N441
    );
  cortexm0_u_logic_Vq1wx4_SW3_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X29Y94",
      INIT => X"8808AA0A"
    )
    port map (
      ADR0 => N20,
      ADR2 => cortexm0_u_logic_Imnwx4_26140,
      ADR3 => cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3919_o_25736,
      ADR4 => cortexm0_u_logic_Pmnwx4,
      ADR1 => cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o,
      O => N1465_pack_5
    );
  cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3919_o : X_LUT6
    generic map(
      LOC => "SLICE_X29Y94",
      INIT => X"0101010303010303"
    )
    port map (
      ADR0 => cortexm0_u_logic_L5owx4,
      ADR1 => N168,
      ADR2 => cortexm0_u_logic_Z4wwx4_H3owx4_AND_4241_o,
      ADR4 => cortexm0_u_logic_U2ewx4,
      ADR5 => cortexm0_u_logic_Letwx4,
      ADR3 => cortexm0_u_logic_Qdtwx4,
      O => cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3919_o_25736
    );
  cortexm0_u_logic_Twz2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Twz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Twz2z4_IN,
      O => cortexm0_u_logic_Twz2z4_26886,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Vq1wx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y94",
      INIT => X"3030FF00AAAAFF00"
    )
    port map (
      ADR0 => cortexm0_u_logic_V4d3z4_27722,
      ADR1 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR5 => cortexm0_u_logic_G6pvx4,
      ADR2 => cortexm0_u_logic_Pri3z4_10_0,
      ADR3 => N378,
      ADR4 => N1465,
      O => N592
    );
  cortexm0_u_logic_Bah2z4_Nsc2z4_OR_1429_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y102",
      INIT => X"FFFF33FFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Wzy2z4_1_26345,
      ADR3 => cortexm0_u_logic_Fgm2z4_2_25727,
      ADR4 => cortexm0_u_logic_Rni2z4_25661,
      ADR1 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Bah2z4_Nsc2z4_OR_1429_o
    );
  cortexm0_u_logic_Hhd2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y102",
      INIT => X"DFD58F85DAD08A80"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fzl2z4_26001,
      ADR0 => cortexm0_u_logic_Qzq2z4_25915,
      ADR4 => cortexm0_u_logic_H1qwx4,
      ADR1 => cortexm0_u_logic_Xcuwx4,
      ADR3 => cortexm0_u_logic_Bjxwx4,
      ADR5 => cortexm0_u_logic_Dmvwx4,
      O => cortexm0_u_logic_Hhd2z4
    );
  cortexm0_u_logic_Xcuwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y102",
      INIT => X"000F0000000F5500"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Df83z4_27031,
      ADR0 => cortexm0_u_logic_Djv2z4_27028,
      ADR3 => cortexm0_u_logic_Wzy2z4_1_26345,
      ADR4 => cortexm0_u_logic_Fgm2z4_1_25733,
      ADR5 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Xcuwx44_29376
    );
  cortexm0_u_logic_Djv2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Djv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Djv2z4_IN,
      O => cortexm0_u_logic_Djv2z4_27028,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Xcuwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y102",
      INIT => X"F531F531F5310000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ozo2z4_27039,
      ADR1 => cortexm0_u_logic_U573z4_27036,
      ADR2 => cortexm0_u_logic_Bah2z4_Nsc2z4_OR_1429_o,
      ADR3 => cortexm0_u_logic_U9h2z4_Nsc2z4_OR_1427_o,
      ADR4 => cortexm0_u_logic_Xcuwx44_29376,
      ADR5 => cortexm0_u_logic_Xcuwx43_0,
      O => cortexm0_u_logic_Xcuwx4
    );
  cortexm0_u_logic_O7zvx47_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y109",
      INIT => X"0A0A0A0A0A0A3B3B"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Ft73z4_27294,
      ADR1 => cortexm0_u_logic_O7zvx43_25562,
      ADR4 => cortexm0_u_logic_O7zvx41_29386,
      ADR5 => cortexm0_u_logic_O7zvx42_25559,
      ADR2 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1200_o,
      O => N1247
    );
  cortexm0_u_logic_O7zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y109",
      INIT => X"00000022000A00AA"
    )
    port map (
      ADR2 => cortexm0_u_logic_Wnt2z4_29385,
      ADR1 => cortexm0_u_logic_Vr23z4_25554,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_O7zvx41_29386
    );
  cortexm0_u_logic_Saqwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y109",
      INIT => X"0303505FF3F3505F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fxu2z4_25566,
      ADR0 => cortexm0_u_logic_Wnt2z4_29385,
      ADR5 => cortexm0_u_logic_Vuo2z4_25560,
      ADR1 => cortexm0_u_logic_Gto2z4_25567,
      ADR2 => cortexm0_u_logic_Fgm2z4_25658,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1153
    );
  cortexm0_u_logic_Wnt2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y109",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wnt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wnt2z4_IN,
      O => cortexm0_u_logic_Wnt2z4_29385,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Saqwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y109",
      INIT => X"FFF0FFFFFFF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR5 => N1152,
      ADR3 => N1153,
      O => cortexm0_u_logic_Saqwx4
    );
  cortexm0_u_logic_U9h2z4_Nsc2z4_OR_1427_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y101",
      INIT => X"FFFFFFFFF0FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Wzy2z4_1_26345,
      ADR3 => cortexm0_u_logic_Fgm2z4_2_25727,
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_U9h2z4_Nsc2z4_OR_1427_o
    );
  cortexm0_u_logic_Yqzvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y101",
      INIT => X"FF000000770F770F"
    )
    port map (
      ADR1 => cortexm0_u_logic_Muawx4,
      ADR4 => cortexm0_u_logic_X8zvx4,
      ADR3 => cortexm0_u_logic_Rih2z4,
      ADR5 => cortexm0_u_logic_N482z4_U482z4_AND_6172_o_0,
      ADR2 => cortexm0_u_logic_Olzvx4,
      ADR0 => cortexm0_u_logic_Fuawx4_26410,
      O => N160
    );
  cortexm0_u_logic_Yqzvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y101",
      INIT => X"0000000030103311"
    )
    port map (
      ADR1 => cortexm0_u_logic_Bpzvx4,
      ADR5 => N160,
      ADR2 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR0 => cortexm0_u_logic_Xd8wx4,
      ADR3 => cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o,
      ADR4 => cortexm0_u_logic_Pri3z4_25_0,
      O => cortexm0_u_logic_Yqzvx4_26155
    );
  cortexm0_u_logic_Ohd2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y105",
      INIT => X"FEDCBA9876543210"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qzq2z4_25915,
      ADR1 => cortexm0_u_logic_Fzl2z4_26001,
      ADR3 => cortexm0_u_logic_Icxwx4,
      ADR4 => cortexm0_u_logic_G4qwx4_0,
      ADR2 => cortexm0_u_logic_Mnvwx4,
      ADR5 => cortexm0_u_logic_D9uwx4,
      O => cortexm0_u_logic_Ohd2z4
    );
  cortexm0_u_logic_Mnvwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y105",
      INIT => X"0311000003110000"
    )
    port map (
      ADR5 => '1',
      ADR2 => cortexm0_u_logic_Vmj2z4_27084,
      ADR0 => cortexm0_u_logic_Zpj2z4_27085,
      ADR3 => cortexm0_u_logic_Wzy2z4_2_26306,
      ADR1 => cortexm0_u_logic_Fgm2z4_3_26307,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Mnvwx41_29378
    );
  cortexm0_u_logic_Mnvwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y105",
      INIT => X"FFCCFFCEFFCCFFDF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      ADR0 => cortexm0_u_logic_Wzy2z4_1_26345,
      ADR2 => cortexm0_u_logic_C5v2z4_27089,
      ADR5 => cortexm0_u_logic_R293z4_0,
      ADR1 => cortexm0_u_logic_Rni2z4_25661,
      ADR3 => cortexm0_u_logic_Mnvwx41_29378,
      O => cortexm0_u_logic_Mnvwx42_29377
    );
  cortexm0_u_logic_Mnvwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y105",
      INIT => X"FFF0555033301110"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tvt2z4_27086,
      ADR0 => cortexm0_u_logic_C183z4_27087,
      ADR2 => cortexm0_u_logic_Mnvwx43_27088,
      ADR5 => cortexm0_u_logic_Bah2z4_Erc2z4_OR_1422_o,
      ADR4 => cortexm0_u_logic_U9h2z4_Erc2z4_OR_1421_o,
      ADR3 => cortexm0_u_logic_Mnvwx42_29377,
      O => cortexm0_u_logic_Mnvwx4
    );
  cortexm0_u_logic_Ptc2z4_U9h2z4_OR_1425_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y104",
      INIT => X"FFFFFFFFEFEFEFEF"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Wzy2z4_1_26345,
      ADR5 => cortexm0_u_logic_Fgm2z4_2_25727,
      ADR1 => cortexm0_u_logic_Rni2z4_25661,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Ptc2z4_U9h2z4_OR_1425_o
    );
  cortexm0_u_logic_S2p2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_S2p2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_S2p2z4_IN,
      O => cortexm0_u_logic_S2p2z4_26285,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Yw0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y104",
      INIT => X"40504455C0F0CCFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Df83z4_27031,
      ADR3 => cortexm0_u_logic_Td33z4_0,
      ADR1 => cortexm0_u_logic_Sk52z4_Zk52z4_OR_1193_o,
      ADR5 => cortexm0_u_logic_S2p2z4_26285,
      ADR0 => cortexm0_u_logic_Y21xx4,
      ADR2 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1200_o,
      O => cortexm0_u_logic_Yw0wx45_27030
    );
  cortexm0_u_logic_Na53z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y111",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Na53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Na53z4_IN,
      O => cortexm0_u_logic_Na53z4_25563,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_O7zvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y111",
      INIT => X"3322332333323333"
    )
    port map (
      ADR4 => cortexm0_u_logic_Uu83z4_25564,
      ADR1 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_Na53z4_25563,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR0 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_O7zvx43_25562
    );
  cortexm0_u_logic_Z523z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z523z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Z523z4_IN,
      O => cortexm0_u_logic_Z523z4_28652,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx4144 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y103",
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ze1wx4,
      ADR0 => cortexm0_u_logic_O7zvx4,
      ADR4 => cortexm0_u_logic_Z62wx4,
      ADR5 => cortexm0_u_logic_S71wx4,
      ADR2 => cortexm0_u_logic_P12wx4,
      ADR1 => cortexm0_u_logic_Nn0wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4145_27475
    );
  cortexm0_u_logic_Eruwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y107",
      INIT => X"DD0D0000DD0DDD0D"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ptc2z4_U9h2z4_OR_1425_o,
      ADR0 => cortexm0_u_logic_Fio2z4_26371,
      ADR3 => cortexm0_u_logic_Ptc2z4_Bah2z4_OR_1423_o,
      ADR2 => cortexm0_u_logic_Ujo2z4_26373,
      ADR4 => cortexm0_u_logic_Eruwx44_26374,
      ADR5 => N500,
      O => cortexm0_u_logic_Eruwx4
    );
  cortexm0_u_logic_Fio2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fio2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fio2z4_IN,
      O => cortexm0_u_logic_Fio2z4_26371,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Eruwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y107",
      INIT => X"0302030300030003"
    )
    port map (
      ADR0 => cortexm0_u_logic_Lpt2z4_26367,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR5 => cortexm0_u_logic_Fgm2z4_25658,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      ADR1 => cortexm0_u_logic_Eruwx43_26368,
      O => N500
    );
  cortexm0_u_logic_Ia0wx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"FFFFFFFF2FFF2F2F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Xd8wx4,
      ADR1 => cortexm0_u_logic_Yw0wx4,
      ADR3 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR5 => N1215,
      ADR4 => cortexm0_u_logic_Pri3z4_18_0,
      ADR2 => cortexm0_u_logic_Mx0wx4_28048,
      O => N1038
    );
  cortexm0_u_logic_Zxo2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zxo2z4_CLK,
      I => cortexm0_u_logic_Iv0wx4_28610,
      O => cortexm0_u_logic_Zxo2z4_27035,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Iv0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"FFA0FFA0FFA0FFB0"
    )
    port map (
      ADR0 => cortexm0_u_logic_U2ewx4,
      ADR2 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR3 => N1038,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_25633,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_25643,
      ADR1 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644,
      O => cortexm0_u_logic_Iv0wx4_28610
    );
  cortexm0_u_logic_Mx0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"FAFAFAFAFA00FA00"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4236_o,
      ADR0 => cortexm0_u_logic_Ratwx4_Yatwx4_AND_3909_o_27292,
      ADR3 => cortexm0_u_logic_S0twx4_Z0twx4_AND_3871_o,
      ADR2 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4178_o,
      O => N6
    );
  cortexm0_u_logic_Vmj2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vmj2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vmj2z4_IN,
      O => cortexm0_u_logic_Vmj2z4_27084,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mx0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"FF00F00033003000"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4263_o,
      ADR5 => cortexm0_u_logic_A5twx4_H5twx4_AND_3888_o,
      ADR1 => cortexm0_u_logic_W6iwx4,
      ADR4 => cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3919_o_25736,
      ADR3 => N6,
      O => cortexm0_u_logic_Mx0wx4_28048
    );
  cortexm0_u_logic_Ll63z4_cortexm0_u_logic_Ll63z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rtpvx45_20468,
      O => cortexm0_u_logic_Rtpvx45_0
    );
  cortexm0_u_logic_Kqzvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => X"0055005500550055"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_C193z4_28172,
      ADR0 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => '1',
      O => cortexm0_u_logic_Kqzvx44_29383
    );
  cortexm0_u_logic_Rtpvx45 : X_LUT5
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => X"0A0A0F0F"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_Fio2z4_26371,
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_T1d3z4_25557,
      O => cortexm0_u_logic_Rtpvx45_20468
    );
  cortexm0_u_logic_Kqzvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => X"4444000044F40000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kqzvx451,
      ADR3 => cortexm0_u_logic_H3d3z4_25555,
      ADR0 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      ADR4 => cortexm0_u_logic_Kqzvx44_29383,
      ADR2 => cortexm0_u_logic_Kqzvx42,
      O => cortexm0_u_logic_Kqzvx45_29382
    );
  cortexm0_u_logic_J4awx4_O3awx4_AND_1955_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => X"F8F80707FFF80007"
    )
    port map (
      ADR0 => cortexm0_u_logic_C3z2z4_26486,
      ADR2 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2233_o,
      ADR1 => cortexm0_u_logic_Y29wx4,
      ADR3 => cortexm0_u_logic_W19wx4,
      ADR4 => cortexm0_u_logic_Wzawx4,
      ADR5 => cortexm0_u_logic_Kqzvx4,
      O => cortexm0_u_logic_J4awx4_O3awx4_AND_1955_o
    );
  cortexm0_u_logic_Ll63z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ll63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ll63z4_IN,
      O => cortexm0_u_logic_Ll63z4_26824,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Kqzvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => X"FE000000FC000000"
    )
    port map (
      ADR3 => N978,
      ADR4 => cortexm0_u_logic_SF2821_0,
      ADR2 => cortexm0_u_logic_Kqzvx48,
      ADR5 => cortexm0_u_logic_Kqzvx42,
      ADR0 => cortexm0_u_logic_Kqzvx411_0,
      ADR1 => cortexm0_u_logic_Kqzvx45_29382,
      O => cortexm0_u_logic_Kqzvx4
    );
  cortexm0_u_logic_Izpvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y110",
      INIT => X"5F550F00DFDDCFCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ggk2z4_27636,
      ADR4 => cortexm0_u_logic_Zkk2z4_27632,
      ADR3 => cortexm0_u_logic_Rd63z4_27633,
      ADR2 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1206_o,
      ADR0 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1205_o,
      ADR5 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1202_o,
      O => N1276
    );
  cortexm0_u_logic_Izpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y110",
      INIT => X"00000000CFCFCDCF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Rht2z4_27635,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR0 => cortexm0_u_logic_Yaz2z4_25558,
      ADR1 => cortexm0_u_logic_SF28112_29387,
      ADR5 => N1276,
      O => cortexm0_u_logic_Izpvx45_27140
    );
  cortexm0_u_logic_SF28111 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y110",
      INIT => X"5500000055FF00FF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Nf03z4_28680,
      ADR5 => cortexm0_u_logic_Ql23z4_28696,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_SF28111_29388
    );
  cortexm0_u_logic_Nf03z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y110",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nf03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nf03z4_IN,
      O => cortexm0_u_logic_Nf03z4_28680,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_SF28112 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y110",
      INIT => X"53FF5300FFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Hc13z4_28665,
      ADR0 => cortexm0_u_logic_Ohh3z4_25888,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      ADR4 => cortexm0_u_logic_SF28111_29388,
      O => cortexm0_u_logic_SF28112_29387
    );
  cortexm0_u_logic_Mrsvx431_cortexm0_u_logic_Mrsvx431_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mrsvx48_pack_2,
      O => cortexm0_u_logic_Mrsvx48_29393
    );
  cortexm0_u_logic_Mrsvx4311 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y96",
      INIT => X"FF3FFF3FFF3FFF3F"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      ADR5 => '1',
      O => cortexm0_u_logic_Mrsvx431
    );
  cortexm0_u_logic_Mrsvx48 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y96",
      INIT => X"0000FF0C"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Sgj2z4_25754,
      O => cortexm0_u_logic_Mrsvx48_pack_2
    );
  cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o6_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y96",
      INIT => X"C0C0C0CCC8C8CCCC"
    )
    port map (
      ADR4 => cortexm0_u_logic_Hc23z4_26588,
      ADR5 => cortexm0_u_logic_Rds2z4_26590,
      ADR2 => cortexm0_u_logic_C61wx4111,
      ADR0 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      ADR3 => cortexm0_u_logic_Ue9wx4,
      ADR1 => cortexm0_u_logic_Pjqwx4,
      O => N1175
    );
  cortexm0_u_logic_Ekovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y96",
      INIT => X"002A003F2A2A3F3F"
    )
    port map (
      ADR0 => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_Pri3z4_4_0,
      ADR1 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_n16534_1_0,
      O => cortexm0_u_logic_Ekovx4
    );
  cortexm0_u_logic_Mrsvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y96",
      INIT => X"CC88CC8000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Mrsvx48_29393,
      ADR2 => cortexm0_u_logic_Mrsvx47_0,
      ADR3 => cortexm0_u_logic_Mrsvx45_27196,
      ADR1 => cortexm0_u_logic_Ol6wx4,
      ADR5 => cortexm0_u_logic_Mrsvx413_28754,
      O => cortexm0_u_logic_Mrsvx4
    );
  cortexm0_u_logic_Ujo2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y113",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ujo2z4_CLK,
      I => cortexm0_u_logic_Fdzvx4,
      O => cortexm0_u_logic_Ujo2z4_26373,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Fdzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y113",
      INIT => X"FFFFFFFF5F50DFDC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4037_o,
      ADR0 => N927,
      ADR1 => cortexm0_u_logic_Pri3z4_30_0,
      ADR4 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR3 => N926,
      ADR5 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493,
      O => cortexm0_u_logic_Fdzvx4
    );
  cortexm0_u_logic_Ug43z4_cortexm0_u_logic_Ug43z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(28),
      O => cortexm0_u_logic_Pri3z4_28_0
    );
  cortexm0_u_logic_Ug43z4_cortexm0_u_logic_Ug43z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(27),
      O => cortexm0_u_logic_Pri3z4_27_0
    );
  cortexm0_u_logic_Ug43z4_cortexm0_u_logic_Ug43z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(26),
      O => cortexm0_u_logic_Pri3z4_26_0
    );
  cortexm0_u_logic_Ug43z4_cortexm0_u_logic_Ug43z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(25),
      O => cortexm0_u_logic_Pri3z4_25_0
    );
  cortexm0_u_logic_Ug43z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ug43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ug43z4_IN,
      O => cortexm0_u_logic_Ug43z4_26462,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_n16585_28_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y103",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_28_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_28_rt_20787
    );
  ahbmo_htrans_0_OBUF_1_5_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y103",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_5_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_28_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y103"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Pri3z4_cy_24_Q_28203,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Pri3z4_cy_28_Q_28208,
      CO(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_28_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_28_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_28_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Pri3z4(28),
      O(2) => cortexm0_u_logic_Pri3z4(27),
      O(1) => cortexm0_u_logic_Pri3z4(26),
      O(0) => cortexm0_u_logic_Pri3z4(25),
      S(3) => cortexm0_u_logic_n16585_28_rt_20787,
      S(2) => cortexm0_u_logic_n16585_27_rt_20798,
      S(1) => cortexm0_u_logic_n16585_26_rt_20804,
      S(0) => cortexm0_u_logic_n16585_25_rt_20805
    );
  cortexm0_u_logic_n16585_27_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y103",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_27_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_27_rt_20798
    );
  ahbmo_htrans_0_OBUF_1_6_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y103",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_6_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_26_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y103",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_26_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_26_rt_20804
    );
  ahbmo_htrans_0_OBUF_1_7_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y103",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_7_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_25_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y103",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_25_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_25_rt_20805
    );
  ahbmo_htrans_0_OBUF_1_8_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y103",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_8_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Fyzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y95",
      INIT => X"C4C0C4C04C404040"
    )
    port map (
      ADR4 => cortexm0_u_logic_Muawx4,
      ADR0 => cortexm0_u_logic_X8zvx4,
      ADR1 => cortexm0_u_logic_Fyzvx41_27048,
      ADR5 => cortexm0_u_logic_Ydcwx4_B19wx4_XOR_85_o,
      ADR2 => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o,
      ADR3 => cortexm0_u_logic_Fuawx4_26410,
      O => cortexm0_u_logic_Fyzvx42_27049
    );
  cortexm0_u_logic_Mmux_Z78wx4154 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y95",
      INIT => X"57FF03FF5FFF0FFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR5 => cortexm0_u_logic_Cgyvx43_26522,
      ADR2 => cortexm0_u_logic_Cgyvx42_26519,
      ADR3 => cortexm0_u_logic_Fyzvx42_27049,
      ADR4 => cortexm0_u_logic_Pri3z4_6_0,
      ADR1 => cortexm0_u_logic_Cgyvx45_26524,
      O => cortexm0_u_logic_Mmux_Z78wx4156
    );
  cortexm0_u_logic_Pjqwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y95",
      INIT => X"05F5030305F5F3F3"
    )
    port map (
      ADR0 => cortexm0_u_logic_Rhu2z4_26580,
      ADR3 => cortexm0_u_logic_Oas2z4_26589,
      ADR5 => cortexm0_u_logic_Z8s2z4_27993,
      ADR1 => cortexm0_u_logic_Arv2z4_27897,
      ADR4 => cortexm0_u_logic_Fgm2z4_25658,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1168
    );
  cortexm0_u_logic_Pjqwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y95",
      INIT => X"FFFFFFFFFFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR2 => cortexm0_u_logic_Wzy2z4_25662,
      ADR3 => N1167,
      ADR4 => N1168,
      O => cortexm0_u_logic_Pjqwx4
    );
  cortexm0_u_logic_Pybwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y94",
      INIT => X"555533330F0F00FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Cxc3z4_26319,
      ADR1 => cortexm0_u_logic_Dq83z4_26320,
      ADR0 => cortexm0_u_logic_Ug73z4_26321,
      ADR2 => cortexm0_u_logic_U2s2z4_26322,
      ADR5 => cortexm0_u_logic_Fgm2z4_1_25733,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1170
    );
  cortexm0_u_logic_Oxbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y94",
      INIT => X"000000003A3AFF00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Efp2z4_26724,
      ADR0 => cortexm0_u_logic_U593z4_26873,
      ADR4 => cortexm0_u_logic_Duc2z4,
      ADR1 => cortexm0_u_logic_Euzvx45_26951,
      ADR2 => cortexm0_u_logic_Kuc2z4,
      ADR5 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      O => cortexm0_u_logic_Oxbvx4
    );
  cortexm0_u_logic_Cy13z4_cortexm0_u_logic_Cy13z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(24),
      O => cortexm0_u_logic_Pri3z4_24_0
    );
  cortexm0_u_logic_Cy13z4_cortexm0_u_logic_Cy13z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(23),
      O => cortexm0_u_logic_Pri3z4_23_0
    );
  cortexm0_u_logic_Cy13z4_cortexm0_u_logic_Cy13z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(22),
      O => cortexm0_u_logic_Pri3z4_22_0
    );
  cortexm0_u_logic_Cy13z4_cortexm0_u_logic_Cy13z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(21),
      O => cortexm0_u_logic_Pri3z4_21_0
    );
  cortexm0_u_logic_Cy13z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cy13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cy13z4_IN,
      O => cortexm0_u_logic_Cy13z4_26463,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_n16585_24_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y102",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_24_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_24_rt_20760
    );
  ahbmo_htrans_0_OBUF_1_9_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y102",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_9_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_24_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y102"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Pri3z4_cy_20_Q_28198,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Pri3z4_cy_24_Q_28203,
      CO(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_24_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_24_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_24_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Pri3z4(24),
      O(2) => cortexm0_u_logic_Pri3z4(23),
      O(1) => cortexm0_u_logic_Pri3z4(22),
      O(0) => cortexm0_u_logic_Pri3z4(21),
      S(3) => cortexm0_u_logic_n16585_24_rt_20760,
      S(2) => cortexm0_u_logic_n16585_23_rt_20771,
      S(1) => cortexm0_u_logic_n16585_22_rt_20777,
      S(0) => cortexm0_u_logic_n16585_21_rt_20778
    );
  cortexm0_u_logic_n16585_23_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y102",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_n16585_23_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_23_rt_20771
    );
  ahbmo_htrans_0_OBUF_1_10_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y102",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_10_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_22_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y102",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_22_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_22_rt_20777
    );
  ahbmo_htrans_0_OBUF_1_11_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y102",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_11_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y102",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_n16585_21_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_21_rt_20778
    );
  ahbmo_htrans_0_OBUF_1_12_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y102",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_12_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Eruwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y112",
      INIT => X"000F0033005F0055"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ll63z4_26824,
      ADR0 => cortexm0_u_logic_Jw83z4_26825,
      ADR1 => cortexm0_u_logic_Uu73z4_26826,
      ADR3 => cortexm0_u_logic_Wzy2z4_2_26306,
      ADR5 => cortexm0_u_logic_Fgm2z4_3_26307,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Eruwx43_26368
    );
  cortexm0_u_logic_Jw83z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jw83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Jw83z4_IN,
      O => cortexm0_u_logic_Jw83z4_26825,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Rtpvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y112",
      INIT => X"00D000DDD0D0DDDD"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ujo2z4_26373,
      ADR0 => cortexm0_u_logic_Uyu2z4_26833,
      ADR5 => cortexm0_u_logic_Noo2z4_26694,
      ADR1 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1203_o,
      ADR2 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1202_o,
      ADR3 => cortexm0_u_logic_Y21xx4,
      O => cortexm0_u_logic_Rtpvx43_27390
    );
  cortexm0_u_logic_Hue3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y90",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hue3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hue3z4_IN,
      O => cortexm0_u_logic_Hue3z4_26395,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o7_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y90",
      INIT => X"CFDFFFFFFFDFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tse3z4_27857,
      ADR3 => cortexm0_u_logic_M1j2z4_25871,
      ADR2 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_Hue3z4_26395,
      ADR1 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      O => N1305
    );
  cortexm0_u_logic_Rtpvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y114",
      INIT => X"0D000D0DDD00DDDD"
    )
    port map (
      ADR0 => cortexm0_u_logic_Uu73z4_26826,
      ADR4 => cortexm0_u_logic_Cc53z4_26702,
      ADR2 => cortexm0_u_logic_Ymo2z4_26703,
      ADR5 => cortexm0_u_logic_C51xx4,
      ADR3 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1197_o,
      ADR1 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1200_o,
      O => cortexm0_u_logic_Rtpvx47_27392
    );
  cortexm0_u_logic_Uu73z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y114",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uu73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Uu73z4_IN,
      O => cortexm0_u_logic_Uu73z4_26826,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_R40wx43_cortexm0_u_logic_R40wx43_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mrsvx47_20685,
      O => cortexm0_u_logic_Mrsvx47_0
    );
  cortexm0_u_logic_Mrsvx47 : X_MUX2
    generic map(
      LOC => "SLICE_X30Y93"
    )
    port map (
      IA => N1649,
      IB => N1650,
      O => cortexm0_u_logic_Mrsvx47_20685,
      SEL => cortexm0_u_logic_Ark2z4_25833
    );
  cortexm0_u_logic_Mrsvx47_F : X_LUT6
    generic map(
      LOC => "SLICE_X30Y93",
      INIT => X"FFFF0F0F00AA0000"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Tki2z4_25751,
      ADR0 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_Nsk2z4_25835,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      O => N1649
    );
  cortexm0_u_logic_Mrsvx47_G : X_LUT6
    generic map(
      LOC => "SLICE_X30Y93",
      INIT => X"FFFEFFFFFF323332"
    )
    port map (
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_A4t2z4_26089,
      ADR2 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR5 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      O => N1650
    );
  cortexm0_u_logic_R40wx431 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y93",
      INIT => X"3FFFFFFF5FFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bv03z4_27739,
      ADR1 => cortexm0_u_logic_Xx93z4_26925,
      ADR3 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_Svk2z4_25556,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_R40wx43_27735
    );
  cortexm0_u_logic_R40wx410_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y93",
      INIT => X"AEAAFFFFAEAAFFFF"
    )
    port map (
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_X533z4_27731,
      ADR1 => cortexm0_u_logic_Ow13z4_27738,
      ADR3 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_SF1101,
      ADR4 => cortexm0_u_logic_R40wx43_27735,
      O => N497
    );
  cortexm0_u_logic_Yoz2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y115",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yoz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yoz2z4_IN,
      O => cortexm0_u_logic_Yoz2z4_26695,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y92",
      INIT => X"AF002300AFAF2323"
    )
    port map (
      ADR5 => cortexm0_u_logic_Uku2z4_26330,
      ADR2 => cortexm0_u_logic_W5s2z4_26331,
      ADR1 => cortexm0_u_logic_G1s2z4_27641,
      ADR4 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1194_o,
      ADR3 => cortexm0_u_logic_Vp52z4_Zk52z4_OR_1201_o,
      ADR0 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1208_o,
      O => cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o1_28568
    );
  cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y92",
      INIT => X"A033A0330033FF33"
    )
    port map (
      ADR4 => cortexm0_u_logic_G1s2z4_27641,
      ADR1 => cortexm0_u_logic_Szr2z4_26293,
      ADR0 => cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o3_28620,
      ADR2 => N1183,
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o
    );
  cortexm0_u_logic_Cxc3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cxc3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cxc3z4_IN,
      O => cortexm0_u_logic_Cxc3z4_26319,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Pybwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y92",
      INIT => X"330F330F0055FF55"
    )
    port map (
      ADR0 => cortexm0_u_logic_Duv2z4_26329,
      ADR2 => cortexm0_u_logic_Uku2z4_26330,
      ADR1 => cortexm0_u_logic_W5s2z4_26331,
      ADR4 => cortexm0_u_logic_I4s2z4_26332,
      ADR5 => cortexm0_u_logic_Fgm2z4_25658,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1171
    );
  cortexm0_u_logic_Pybwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y92",
      INIT => X"FFFCFF0CFFFCFF0C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Rni2z4_25661,
      ADR2 => cortexm0_u_logic_Wzy2z4_25662,
      ADR1 => N1170,
      ADR4 => N1171,
      O => cortexm0_u_logic_Pybwx4
    );
  cortexm0_u_logic_Uku2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uku2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Uku2z4_IN,
      O => cortexm0_u_logic_Uku2z4_26330,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o6_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y91",
      INIT => X"7077000070770000"
    )
    port map (
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Rpe3z4_26394,
      ADR1 => cortexm0_u_logic_Hue3z4_26395,
      ADR2 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1346_o,
      ADR0 => cortexm0_u_logic_Ue9wx4,
      ADR4 => cortexm0_u_logic_Pybwx4,
      O => N1183
    );
  cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y91",
      INIT => X"3000F00010005000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kf23z4_27853,
      ADR4 => cortexm0_u_logic_Tse3z4_27857,
      ADR3 => cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o1_29390,
      ADR2 => cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o2_28618,
      ADR1 => cortexm0_u_logic_Bf9wx4,
      ADR5 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      O => cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o3_28620
    );
  cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y91",
      INIT => X"CFDDFFFFFFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Wzy2z4_25662,
      ADR2 => cortexm0_u_logic_Fre3z4_28570,
      ADR1 => cortexm0_u_logic_Sjj2z4_25659,
      ADR0 => cortexm0_u_logic_To33z4_28571,
      ADR4 => cortexm0_u_logic_Fgm2z4_25658,
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      O => cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o1_29390
    );
  cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y107",
      INIT => X"F300F3F351005151"
    )
    port map (
      ADR0 => cortexm0_u_logic_C183z4_27087,
      ADR4 => cortexm0_u_logic_B943z4_27516,
      ADR1 => cortexm0_u_logic_Jq13z4_27517,
      ADR2 => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1196_o,
      ADR3 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1198_o,
      ADR5 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1200_o,
      O => cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o1_27515
    );
  cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o3_SW10 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y107",
      INIT => X"0AFF0A3B00000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR5 => cortexm0_u_logic_G6pvx4,
      ADR4 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR0 => cortexm0_u_logic_Pri3z4_18_0,
      ADR1 => cortexm0_u_logic_Mx0wx4_28048,
      O => N1067
    );
  cortexm0_u_logic_Igl2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Igl2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Igl2z4_IN,
      O => cortexm0_u_logic_Igl2z4_27243,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Kqzvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y107",
      INIT => X"0000F351F351F351"
    )
    port map (
      ADR0 => cortexm0_u_logic_Eq63z4_28643,
      ADR1 => cortexm0_u_logic_Edl2z4_28644,
      ADR3 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1206_o,
      ADR5 => cortexm0_u_logic_Igl2z4_27243,
      ADR4 => cortexm0_u_logic_C51xx4,
      ADR2 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1202_o,
      O => N978
    );
  cortexm0_u_logic_Jq13z4_cortexm0_u_logic_Jq13z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ql13z4_pack_1,
      O => cortexm0_u_logic_Ql13z4_28574
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y106",
      INIT => X"F7F0F7F0F7F07700"
    )
    port map (
      ADR1 => cortexm0_u_logic_Nozvx4,
      ADR0 => cortexm0_u_logic_N482z4_U482z4_AND_6172_o_0,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_25_0,
      ADR5 => cortexm0_u_logic_Pri3z4_26_0,
      O => N754
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y106",
      INIT => X"FFFFFFFFF0F0F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_n16534_23_0,
      ADR3 => cortexm0_u_logic_n16534_22_0,
      ADR5 => N754,
      O => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o3_26288
    );
  cortexm0_u_logic_Pdbwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y106",
      INIT => X"23230023AFAF00AF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Yx83z4_28559,
      ADR3 => cortexm0_u_logic_Ql13z4_28574,
      ADR1 => cortexm0_u_logic_Hmh3z4_28576,
      ADR0 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1205_o,
      ADR5 => cortexm0_u_logic_C51xx4,
      ADR4 => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1196_o,
      O => cortexm0_u_logic_Pdbwx45_28701
    );
  cortexm0_u_logic_Jq13z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jq13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Jq13z4_IN,
      O => cortexm0_u_logic_Jq13z4_27517,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Sk52z4_Gl52z4_OR_1196_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y106",
      INIT => X"AFFFFFFFAFFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_T1d3z4_25557,
      ADR0 => cortexm0_u_logic_Yaz2z4_25558,
      ADR5 => '1',
      O => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1196_o
    );
  cortexm0_u_logic_Cfzvx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X30Y106",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Cfzvx4,
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_Cfzvx4_rt_20854
    );
  cortexm0_u_logic_Ql13z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ql13z4_CLK,
      I => cortexm0_u_logic_Cfzvx4_rt_20854,
      O => cortexm0_u_logic_Ql13z4_pack_1,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Nox2z4_cortexm0_u_logic_Nox2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1054_pack_2,
      O => N1054
    );
  cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o3_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X30Y109"
    )
    port map (
      IA => N1389,
      IB => '1',
      O => N1054_pack_2,
      SEL => cortexm0_u_logic_Vihvx41_27253
    );
  cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o3_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X30Y109",
      INIT => X"C0C8C0C0C0CCC0C0"
    )
    port map (
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR0 => cortexm0_u_logic_U2ewx4,
      ADR1 => cortexm0_u_logic_G6pvx4,
      ADR4 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR2 => cortexm0_u_logic_Vihvx42_27257,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_25633,
      O => N1389
    );
  ahbmo_hprot_1_OBUF_1_31_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X30Y109",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_31_C6LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Nox2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y109",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nox2z4_CLK,
      I => cortexm0_u_logic_Vihvx4,
      O => cortexm0_u_logic_Nox2z4_27254,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Vihvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y109",
      INIT => X"E4E4E4EEE4E4E444"
    )
    port map (
      ADR1 => N1053,
      ADR2 => N1055,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_25643,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644,
      ADR0 => cortexm0_u_logic_Ba0wx4_28499,
      ADR5 => N1054,
      O => cortexm0_u_logic_Vihvx4
    );
  cortexm0_u_logic_Vihvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y109",
      INIT => X"00CF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => cortexm0_u_logic_Pri3z4_23_0,
      O => cortexm0_u_logic_Vihvx42_27257
    );
  cortexm0_u_logic_Uj93z4_cortexm0_u_logic_Uj93z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_R293z4_21008,
      O => cortexm0_u_logic_R293z4_0
    );
  cortexm0_u_logic_Uj93z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uj93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Uj93z4_IN,
      O => cortexm0_u_logic_Uj93z4_27026,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Rqzvx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X30Y112",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Rqzvx4,
      O => cortexm0_u_logic_Rqzvx4_rt_21003
    );
  cortexm0_u_logic_R293z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_R293z4_CLK,
      I => cortexm0_u_logic_Rqzvx4_rt_21003,
      O => cortexm0_u_logic_R293z4_21008,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_V883z4_cortexm0_u_logic_V883z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(32),
      O => cortexm0_u_logic_Pri3z4_32_0
    );
  cortexm0_u_logic_V883z4_cortexm0_u_logic_V883z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(31),
      O => cortexm0_u_logic_Pri3z4_31_0
    );
  cortexm0_u_logic_V883z4_cortexm0_u_logic_V883z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(30),
      O => cortexm0_u_logic_Pri3z4_30_0
    );
  cortexm0_u_logic_V883z4_cortexm0_u_logic_V883z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(29),
      O => cortexm0_u_logic_Pri3z4_29_0
    );
  cortexm0_u_logic_V883z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_V883z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_V883z4_IN,
      O => cortexm0_u_logic_V883z4_26466,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_n16585_32_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y104",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_n16585_32_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_32_rt_20814
    );
  ahbmo_htrans_0_OBUF_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y104",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_32_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y104"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Pri3z4_cy_28_Q_28208,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Pri3z4_cy_32_Q_28213,
      CO(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_32_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_32_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_32_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Pri3z4(32),
      O(2) => cortexm0_u_logic_Pri3z4(31),
      O(1) => cortexm0_u_logic_Pri3z4(30),
      O(0) => cortexm0_u_logic_Pri3z4(29),
      S(3) => cortexm0_u_logic_n16585_32_rt_20814,
      S(2) => cortexm0_u_logic_n16585_31_rt_20825,
      S(1) => cortexm0_u_logic_n16585_30_rt_20831,
      S(0) => cortexm0_u_logic_n16585_29_rt_20832
    );
  cortexm0_u_logic_n16585_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y104",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_n16585_31_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_31_rt_20825
    );
  ahbmo_htrans_0_OBUF_1_2_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y104",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_2_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_30_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y104",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_30_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_30_rt_20831
    );
  ahbmo_htrans_0_OBUF_1_3_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y104",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_3_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_29_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y104",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_n16585_29_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_29_rt_20832
    );
  ahbmo_htrans_0_OBUF_1_4_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y104",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_4_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Wj63z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y110",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wj63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wj63z4_IN,
      O => cortexm0_u_logic_Wj63z4_25561,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Saqwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y110",
      INIT => X"030311DDCFCF11DD"
    )
    port map (
      ADR0 => cortexm0_u_logic_Uu83z4_25564,
      ADR3 => cortexm0_u_logic_Ft73z4_27294,
      ADR2 => cortexm0_u_logic_Rro2z4_25572,
      ADR5 => cortexm0_u_logic_Wj63z4_25561,
      ADR1 => cortexm0_u_logic_Fgm2z4_25658,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1152
    );
  cortexm0_u_logic_F9j2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y113",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_F9j2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_F9j2z4_IN,
      O => cortexm0_u_logic_F9j2z4_27092,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y113",
      INIT => X"000000000B0B0B0B"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_C5v2z4_27089,
      ADR5 => cortexm0_u_logic_F9j2z4_27092,
      ADR1 => cortexm0_u_logic_Fli3z4_27528,
      ADR0 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1199_o,
      O => cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o8_27529
    );
  cortexm0_u_logic_Cn43z4_cortexm0_u_logic_Cn43z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(33),
      O => cortexm0_u_logic_Pri3z4_33_0
    );
  cortexm0_u_logic_Cn43z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cn43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cn43z4_IN,
      O => cortexm0_u_logic_Cn43z4_26287,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Yw0wx49_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y105",
      INIT => X"FFFFFFFFFFFF5FFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Svk2z4_25556,
      ADR4 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Cn43z4_26287,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => N1298
    );
  cortexm0_u_logic_Madd_Pri3z4_xor_33_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y105"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Pri3z4_cy_32_Q_28213,
      CYINIT => '0',
      CO(3) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_3_UNCONNECTED,
      CO(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_0_UNCONNECTED,
      DI(3) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_3_UNCONNECTED,
      DI(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_2_UNCONNECTED,
      DI(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_1_UNCONNECTED,
      DI(0) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_0_UNCONNECTED,
      O(3) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_O_3_UNCONNECTED,
      O(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_O_2_UNCONNECTED,
      O(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_O_1_UNCONNECTED,
      O(0) => cortexm0_u_logic_Pri3z4(33),
      S(3) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_S_3_UNCONNECTED,
      S(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_S_2_UNCONNECTED,
      S(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_S_1_UNCONNECTED,
      S(0) => cortexm0_u_logic_Madd_n16585_cy_32_rt_20840
    );
  cortexm0_u_logic_Madd_n16585_cy_32_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y105",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Madd_n16585_cy_32_0,
      O => cortexm0_u_logic_Madd_n16585_cy_32_rt_20840
    );
  cortexm0_u_logic_Fxu2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y111",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fxu2z4_CLK,
      I => cortexm0_u_logic_F6zvx4,
      O => cortexm0_u_logic_Fxu2z4_25566,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_F6zvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y111",
      INIT => X"FFFFFFFFCEFFCECE"
    )
    port map (
      ADR4 => cortexm0_u_logic_W6iwx4,
      ADR3 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3425_o,
      ADR1 => N478,
      ADR0 => cortexm0_u_logic_Pri3z4_31_0,
      ADR2 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR5 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493,
      O => cortexm0_u_logic_F6zvx4
    );
  cortexm0_u_logic_Aihvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y111",
      INIT => X"FFFF8F80FFFF0F00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Xsx2z4_27341,
      ADR1 => cortexm0_u_logic_Roh2z4_26_0,
      ADR5 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR0 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR2 => cortexm0_u_logic_G6pvx4,
      ADR4 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      O => N394
    );
  cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y108",
      INIT => X"F351F3510000F300"
    )
    port map (
      ADR4 => cortexm0_u_logic_C5v2z4_27089,
      ADR0 => cortexm0_u_logic_F9j2z4_27092,
      ADR1 => cortexm0_u_logic_Fli3z4_27528,
      ADR5 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1203_o,
      ADR3 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1208_o,
      ADR2 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1199_o,
      O => cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o7_29395
    );
  cortexm0_u_logic_Mmux_Rih2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y108",
      INIT => X"39393C3C39993CCC"
    )
    port map (
      ADR2 => cortexm0_u_logic_C3z2z4_26486,
      ADR5 => cortexm0_u_logic_H1cwx4,
      ADR3 => cortexm0_u_logic_Y29wx4,
      ADR4 => cortexm0_u_logic_W19wx4,
      ADR1 => cortexm0_u_logic_Wzawx4,
      ADR0 => cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o,
      O => cortexm0_u_logic_Rih2z4
    );
  cortexm0_u_logic_Rn1xx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y108",
      INIT => X"EFEFFF0F4F4F5F0F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o,
      ADR4 => cortexm0_u_logic_Qr42z4_26060,
      ADR5 => cortexm0_u_logic_P12wx4,
      ADR0 => cortexm0_u_logic_Oq42z4,
      ADR1 => cortexm0_u_logic_Zhyvx4,
      ADR2 => cortexm0_u_logic_Y9t2z4_26059,
      O => cortexm0_u_logic_Rn1xx4
    );
  cortexm0_u_logic_C5v2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_C5v2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_C5v2z4_IN,
      O => cortexm0_u_logic_C5v2z4_27089,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y108",
      INIT => X"000000C800C800C8"
    )
    port map (
      ADR5 => cortexm0_u_logic_Joi3z4_28443,
      ADR4 => cortexm0_u_logic_Y21xx4,
      ADR0 => cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o8_27529,
      ADR1 => cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o1_27515,
      ADR2 => cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o7_29395,
      ADR3 => N1191,
      O => cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o
    );
  cortexm0_u_logic_W21wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y100",
      INIT => X"F5003100F5F53131"
    )
    port map (
      ADR5 => cortexm0_u_logic_I113z4_29406,
      ADR0 => cortexm0_u_logic_J5o2z4_25657,
      ADR1 => cortexm0_u_logic_Jl93z4_25654,
      ADR4 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1205_o,
      ADR2 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1204_o,
      ADR3 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1199_o,
      O => cortexm0_u_logic_W21wx47_28781
    );
  cortexm0_u_logic_U11wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y100",
      INIT => X"AF05050527272727"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ym93z4_28492,
      ADR2 => cortexm0_u_logic_Y8q2z4_26206,
      ADR3 => cortexm0_u_logic_U11wx43_29407,
      ADR4 => N957,
      ADR0 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_U11wx4
    );
  cortexm0_u_logic_U11wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y100",
      INIT => X"00008A008A008A00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Z523z4_28652,
      ADR4 => cortexm0_u_logic_Cao2z4_28686,
      ADR3 => cortexm0_u_logic_U11wx41_29405,
      ADR0 => cortexm0_u_logic_U11wx42_28775,
      ADR5 => cortexm0_u_logic_Bf9wx4,
      ADR1 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      O => cortexm0_u_logic_U11wx43_29407
    );
  cortexm0_u_logic_I113z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_I113z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_I113z4_IN,
      O => cortexm0_u_logic_I113z4_29406,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_U11wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y100",
      INIT => X"CFDFEFFFFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wzy2z4_25662,
      ADR1 => cortexm0_u_logic_Sjj2z4_25659,
      ADR3 => cortexm0_u_logic_If33z4_28671,
      ADR4 => cortexm0_u_logic_I113z4_29406,
      ADR5 => cortexm0_u_logic_Fgm2z4_25658,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      O => cortexm0_u_logic_U11wx41_29405
    );
  cortexm0_u_logic_Mmux_Z78wx4157 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y101",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pri3z4_15_0,
      ADR5 => cortexm0_u_logic_Pri3z4_16_0,
      ADR3 => cortexm0_u_logic_Pri3z4_19_0,
      ADR0 => cortexm0_u_logic_Pri3z4_18_0,
      ADR4 => cortexm0_u_logic_Pri3z4_17_0,
      ADR1 => cortexm0_u_logic_Pri3z4_20_0,
      O => cortexm0_u_logic_Mmux_Z78wx4159_27483
    );
  cortexm0_u_logic_Nehvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y101",
      INIT => X"8ACF8ACF0000AAFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_G6pvx4,
      ADR1 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR2 => cortexm0_u_logic_Pri3z4_14_0,
      ADR4 => cortexm0_u_logic_Tme3z4_25744,
      ADR0 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_988_o,
      ADR3 => cortexm0_u_logic_Roh2z4_12_0,
      O => N607
    );
  cortexm0_u_logic_Ptc2z4_Bah2z4_OR_1423_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y101",
      INIT => X"FFFFFFFFFF3FFF3F"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Wzy2z4_1_26345,
      ADR5 => cortexm0_u_logic_Fgm2z4_1_25733,
      ADR3 => cortexm0_u_logic_Rni2z4_25661,
      ADR1 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Ptc2z4_Bah2z4_OR_1423_o
    );
  cortexm0_u_logic_I4s2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y90",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_I4s2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_I4s2z4_IN,
      O => cortexm0_u_logic_I4s2z4_26332,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ft73z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y114",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ft73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ft73z4_IN,
      O => cortexm0_u_logic_Ft73z4_27294,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o7_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y91",
      INIT => X"0FF00FFFF5F3F5F3"
    )
    port map (
      ADR1 => cortexm0_u_logic_Cxc3z4_26319,
      ADR0 => cortexm0_u_logic_U2s2z4_26322,
      ADR4 => cortexm0_u_logic_L763z4_27855,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      O => N1304
    );
  cortexm0_u_logic_U2s2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_U2s2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_U2s2z4_IN,
      O => cortexm0_u_logic_U2s2z4_26322,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y91",
      INIT => X"CFEFC0EACFEFC0EA"
    )
    port map (
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Kf23z4_27853,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      ADR1 => N1305,
      ADR4 => N1304,
      O => cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o7_27852
    );
  cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o9_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y93",
      INIT => X"00F0FFFF44F4FFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Cy43z4_28619,
      ADR2 => cortexm0_u_logic_Dq83z4_26320,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_SF1101,
      ADR4 => cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o2_29398,
      ADR3 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1200_o,
      O => N1317
    );
  cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y93",
      INIT => X"FFFFCFFFDDFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_I4s2z4_26332,
      ADR0 => cortexm0_u_logic_Ug73z4_26321,
      ADR4 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR1 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o2_29398
    );
  cortexm0_u_logic_Uf1wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y93",
      INIT => X"EA00EF00EAEAEFEF"
    )
    port map (
      ADR3 => cortexm0_u_logic_E4wwx4_L4wwx4_AND_4239_o_26267,
      ADR1 => cortexm0_u_logic_Cbvwx4,
      ADR2 => cortexm0_u_logic_R9nwx4,
      ADR4 => cortexm0_u_logic_X77wx4,
      ADR0 => cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4182_o_26266,
      ADR5 => cortexm0_u_logic_Imnwx4_26140,
      O => N22
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5468_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y93",
      INIT => X"000F4040C0CF4040"
    )
    port map (
      ADR3 => cortexm0_u_logic_Hc23z4_26588,
      ADR0 => cortexm0_u_logic_Oas2z4_26589,
      ADR5 => cortexm0_u_logic_Rkd3z4_26432,
      ADR1 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o4_26587
    );
  cortexm0_u_logic_Fli3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y115",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fli3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fli3z4_IN,
      O => cortexm0_u_logic_Fli3z4_27528,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Kzbwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y92",
      INIT => X"FFFFFFFFAF0FAA00"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_K9z2z4_26480,
      ADR5 => cortexm0_u_logic_Kzbwx42_0,
      ADR0 => cortexm0_u_logic_Ul9wx4,
      ADR2 => cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o,
      ADR4 => cortexm0_u_logic_W19wx4,
      O => cortexm0_u_logic_Kzbwx4
    );
  cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y92",
      INIT => X"00A0002000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_To33z4_28571,
      ADR4 => cortexm0_u_logic_Sk52z4_Zk52z4_OR_1193_o,
      ADR2 => cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o7_27852,
      ADR3 => N1317,
      ADR5 => cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o8_28569,
      ADR0 => cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o1_28568,
      O => cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o
    );
  cortexm0_u_logic_Dq83z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dq83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Dq83z4_IN,
      O => cortexm0_u_logic_Dq83z4_26320,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5468_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y95",
      INIT => X"DFFFFFFFFFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Rds2z4_26590,
      ADR0 => cortexm0_u_logic_M1j2z4_25871,
      ADR1 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o8_29402
    );
  cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6778_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y95",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Wzy2z4_25662,
      ADR3 => cortexm0_u_logic_Rni2z4_25661,
      O => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6778_o
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5468_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y95",
      INIT => X"CC0C440400000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_I463z4_26593,
      ADR0 => cortexm0_u_logic_Zu43z4_26594,
      ADR1 => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o8_29402,
      ADR5 => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o7_0,
      ADR3 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1197_o,
      ADR4 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1198_o,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o9_29401
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5468_o13 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y95",
      INIT => X"FFEEF0E0AAEEA0E0"
    )
    port map (
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o4_26587,
      ADR1 => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o1_26578,
      ADR0 => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o3_26591,
      ADR4 => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o12_26592,
      ADR2 => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o9_29401,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o
    );
  cortexm0_u_logic_Ox1wx4311 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y97",
      INIT => X"F5F05C505C50F5F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Muawx4,
      ADR0 => cortexm0_u_logic_X8zvx4,
      ADR4 => cortexm0_u_logic_Wzawx4,
      ADR5 => cortexm0_u_logic_Kzbwx4,
      ADR2 => cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o,
      ADR3 => cortexm0_u_logic_Fuawx4_26410,
      O => cortexm0_u_logic_Ox1wx4311_29404
    );
  cortexm0_u_logic_Ox1wx4312 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y97",
      INIT => X"FFFF4CFF00000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pdi2z4_26172,
      ADR2 => cortexm0_u_logic_Nv6wx4_0,
      ADR0 => cortexm0_u_logic_Pcyvx4,
      ADR1 => cortexm0_u_logic_Bqcwx4,
      ADR4 => cortexm0_u_logic_Js32z4_Qs32z4_AND_5572_o,
      ADR5 => cortexm0_u_logic_Ox1wx4311_29404,
      O => cortexm0_u_logic_Ox1wx431
    );
  cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y97",
      INIT => X"FFFFFFFFFF0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Wzy2z4_1_26345,
      ADR4 => cortexm0_u_logic_Fgm2z4_2_25727,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o
    );
  cortexm0_u_logic_Ec33z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y97",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ec33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ec33z4_IN,
      O => cortexm0_u_logic_Ec33z4_26736,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qs0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y97",
      INIT => X"FFFF555500FF0055"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Ey03z4_27282,
      ADR0 => cortexm0_u_logic_Ec33z4_26736,
      ADR5 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      O => cortexm0_u_logic_Qs0wx41_26656
    );
  cortexm0_u_logic_Jw93z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jw93z4_CLK,
      I => cortexm0_u_logic_K4mvx4_21176,
      O => cortexm0_u_logic_Jw93z4_26924,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_K4mvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y96",
      INIT => X"FFFF5D5DAEAE0C0C"
    )
    port map (
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Fvovx4_25616,
      ADR1 => cortexm0_u_logic_H3wvx4_25594,
      ADR5 => cortexm0_u_logic_Jw93z4_26924,
      ADR0 => cortexm0_u_logic_Df3wx4,
      ADR4 => N130,
      O => cortexm0_u_logic_K4mvx4_21176
    );
  cortexm0_u_logic_K4mvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y96",
      INIT => X"D5005500C0000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Uaj2z4_26214,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_J4x2z4_26389,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      O => N130
    );
  cortexm0_u_logic_Gzvvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y96",
      INIT => X"5555050555550000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Gzvvx43_27083,
      ADR2 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_I0d2z4_0,
      ADR0 => cortexm0_u_logic_Mrsvx4,
      O => cortexm0_u_logic_Gzvvx4
    );
  cortexm0_u_logic_Facvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y96",
      INIT => X"000000000CFCAAAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_J7q2z4_26205,
      ADR1 => cortexm0_u_logic_Y8q2z4_26206,
      ADR3 => cortexm0_u_logic_P82wx44_26207,
      ADR4 => cortexm0_u_logic_Duc2z4,
      ADR2 => cortexm0_u_logic_Kuc2z4,
      ADR5 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      O => cortexm0_u_logic_Facvx4
    );
  cortexm0_u_logic_A272z4_H272z4_AND_6016_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y94",
      INIT => X"00FBFBFB00FFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fgm2z4_25658,
      ADR5 => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6778_o,
      ADR0 => cortexm0_u_logic_Sjj2z4_25659,
      ADR1 => cortexm0_u_logic_Twz2z4_26886,
      ADR4 => cortexm0_u_logic_I7r2z4_27533,
      ADR3 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_A272z4_H272z4_AND_6016_o1_29400
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5468_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y94",
      INIT => X"0000001000100010"
    )
    port map (
      ADR4 => cortexm0_u_logic_Rds2z4_26590,
      ADR0 => cortexm0_u_logic_An83z4_27895,
      ADR3 => cortexm0_u_logic_K7s2z4_27896,
      ADR1 => cortexm0_u_logic_Arv2z4_27897,
      ADR2 => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o11_0,
      ADR5 => cortexm0_u_logic_Y21xx4,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5468_o12_26592
    );
  cortexm0_u_logic_A272z4_H272z4_AND_6016_o5_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y94",
      INIT => X"BFBFFFFF3F3FFFFF"
    )
    port map (
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_U5r2z4_26558,
      ADR2 => cortexm0_u_logic_A272z4_H272z4_AND_6016_o2_28012,
      ADR0 => cortexm0_u_logic_Bf9wx4,
      ADR1 => cortexm0_u_logic_A272z4_H272z4_AND_6016_o1_29400,
      ADR4 => cortexm0_u_logic_A272z4_H272z4_AND_6016_o3_28013,
      O => N1284
    );
  cortexm0_u_logic_A272z4_H272z4_AND_6016_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y94",
      INIT => X"0202A2025757F757"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ovc3z4_26723,
      ADR5 => cortexm0_u_logic_Xx93z4_26925,
      ADR3 => cortexm0_u_logic_Bdwwx4,
      ADR4 => N1284,
      ADR0 => cortexm0_u_logic_Duc2z41_27425,
      ADR2 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_A272z4_H272z4_AND_6016_o
    );
  cortexm0_u_logic_Yybvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y98",
      INIT => X"0050555044504450"
    )
    port map (
      ADR2 => cortexm0_u_logic_U593z4_26873,
      ADR1 => cortexm0_u_logic_I793z4_26874,
      ADR4 => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5938_o5_26868,
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      O => cortexm0_u_logic_Yybvx4
    );
  cortexm0_u_logic_I0cvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y98",
      INIT => X"030F0A0A000C0A0A"
    )
    port map (
      ADR5 => cortexm0_u_logic_Szr2z4_26293,
      ADR0 => cortexm0_u_logic_I793z4_26874,
      ADR3 => cortexm0_u_logic_F32wx44_28740,
      ADR4 => cortexm0_u_logic_Duc2z4,
      ADR1 => cortexm0_u_logic_Kuc2z4,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      O => cortexm0_u_logic_I0cvx4
    );
  cortexm0_u_logic_I793z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y98",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_I793z4_CLK,
      I => cortexm0_u_logic_Pgnvx4,
      O => cortexm0_u_logic_I793z4_26874,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Pgnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y98",
      INIT => X"5F0F5000DFCFDCCC"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ycx2z4_28109,
      ADR0 => cortexm0_u_logic_Pxyvx4,
      ADR2 => cortexm0_u_logic_Df3wx4,
      ADR4 => cortexm0_u_logic_I793z4_26874,
      ADR1 => cortexm0_u_logic_H3wvx4_25594,
      ADR5 => cortexm0_u_logic_S4qvx4,
      O => cortexm0_u_logic_Pgnvx4
    );
  cortexm0_u_logic_Uu83z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y116",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uu83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Uu83z4_IN,
      O => cortexm0_u_logic_Uu83z4_25564,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ro43z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ro43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ro43z4_IN,
      O => cortexm0_u_logic_Ro43z4_27926,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_U11wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y99",
      INIT => X"FFFFAFBFFFFFEFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ay53z4_28675,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR0 => cortexm0_u_logic_Fgm2z4_25658,
      ADR5 => cortexm0_u_logic_Ro43z4_27926,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR1 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_U11wx42_28775
    );
  cortexm0_u_logic_Plx2z4_cortexm0_u_logic_Plx2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Jjhvx42_pack_4,
      O => cortexm0_u_logic_Jjhvx42_29410
    );
  cortexm0_u_logic_Jjhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y106",
      INIT => X"FFE2FF22FF22FF22"
    )
    port map (
      ADR0 => cortexm0_u_logic_Plx2z4_25590,
      ADR5 => cortexm0_u_logic_Roh2z4_16_0,
      ADR4 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR2 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR1 => cortexm0_u_logic_G6pvx4,
      ADR3 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      O => cortexm0_u_logic_Jjhvx41_29411
    );
  cortexm0_u_logic_Plx2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y106",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Plx2z4_CLK,
      I => cortexm0_u_logic_Jjhvx4,
      O => cortexm0_u_logic_Plx2z4_25590,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Jjhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y106",
      INIT => X"FFFFCCCCFFFFCCD8"
    )
    port map (
      ADR4 => cortexm0_u_logic_Jjhvx41_29411,
      ADR2 => N1067,
      ADR1 => N1068,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_25633,
      ADR0 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_25643,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644,
      O => cortexm0_u_logic_Jjhvx4
    );
  cortexm0_u_logic_N4yvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y106",
      INIT => X"CCCCFFFFCCCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR5 => '1',
      O => cortexm0_u_logic_N4yvx4
    );
  cortexm0_u_logic_Jjhvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X31Y106",
      INIT => X"20200020"
    )
    port map (
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_Pri3z4_18_0,
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      O => cortexm0_u_logic_Jjhvx42_pack_4
    );
  cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o3_SW11 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y106",
      INIT => X"A0A0A8AAA0A0A0AA"
    )
    port map (
      ADR0 => cortexm0_u_logic_G6pvx4,
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR1 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR5 => cortexm0_u_logic_U2ewx4,
      ADR3 => cortexm0_u_logic_Mx0wx4_28048,
      ADR2 => cortexm0_u_logic_Jjhvx42_29410,
      O => N1068
    );
  cortexm0_u_logic_Mi13z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y113",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mi13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mi13z4_IN,
      O => cortexm0_u_logic_Mi13z4_25925,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Q8zvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y110",
      INIT => X"DD0DDD0D0000DD0D"
    )
    port map (
      ADR0 => cortexm0_u_logic_Y6i3z4_29414,
      ADR4 => cortexm0_u_logic_Mi13z4_25925,
      ADR2 => cortexm0_u_logic_J5i3z4_25573,
      ADR3 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1346_o,
      ADR1 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      O => cortexm0_u_logic_Q8zvx43_25924
    );
  cortexm0_u_logic_Y6i3z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y110",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y6i3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Y6i3z4_IN,
      O => cortexm0_u_logic_Y6i3z4_29414,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_O7zvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y110",
      INIT => X"F5F30000F5F3F000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Vuo2z4_25560,
      ADR1 => cortexm0_u_logic_Wj63z4_25561,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_Y6i3z4_29414,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_O7zvx42_25559
    );
  cortexm0_u_logic_Plcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y102",
      INIT => X"0F0F0F0F07000F00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Icxwx4,
      ADR1 => cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o4_26968,
      ADR0 => cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o3_26969,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      ADR3 => cortexm0_u_logic_Vb9wx4,
      ADR5 => N716,
      O => cortexm0_u_logic_Plcvx4
    );
  cortexm0_u_logic_Mmux_Z78wx4155_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y102",
      INIT => X"FFFF7FFFFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Do1wx431,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4156,
      ADR1 => cortexm0_u_logic_Va3wx4_26154,
      ADR2 => cortexm0_u_logic_Yqzvx4_26155,
      ADR3 => cortexm0_u_logic_Xfzvx42_26156,
      ADR5 => cortexm0_u_logic_K5zvx46,
      O => N1102
    );
  cortexm0_u_logic_Va3wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y102",
      INIT => X"0C050C0F0CF50CFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Muawx4,
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR2 => cortexm0_u_logic_T7cwx4_B19wx4_XOR_84_o,
      ADR3 => cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o,
      ADR5 => cortexm0_u_logic_Olzvx4,
      ADR4 => cortexm0_u_logic_Fuawx4_26410,
      O => N162
    );
  cortexm0_u_logic_Va3wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y102",
      INIT => X"0000310000003131"
    )
    port map (
      ADR1 => cortexm0_u_logic_Bpzvx4,
      ADR5 => cortexm0_u_logic_Xd8wx4,
      ADR3 => cortexm0_u_logic_U052z4_B152z4_AND_5743_o,
      ADR2 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR4 => N162,
      ADR0 => cortexm0_u_logic_Pri3z4_24_0,
      O => cortexm0_u_logic_Va3wx4_26154
    );
  cortexm0_u_logic_Kt43z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kt43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kt43z4_IN,
      O => cortexm0_u_logic_Kt43z4_27888,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y109",
      INIT => X"CCDCCCDDCCDCCCDD"
    )
    port map (
      ADR5 => '1',
      ADR0 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR2 => cortexm0_u_logic_Vihvx42_27257,
      ADR1 => cortexm0_u_logic_Vihvx41_27253,
      O => N1053
    );
  cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o3_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y109",
      INIT => X"FFFFFFFF88C88888"
    )
    port map (
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR2 => cortexm0_u_logic_U2ewx4,
      ADR1 => cortexm0_u_logic_G6pvx4,
      ADR4 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR0 => cortexm0_u_logic_Vihvx42_27257,
      ADR5 => cortexm0_u_logic_Vihvx41_27253,
      O => N1055
    );
  cortexm0_u_logic_Rro2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y109",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rro2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rro2z4_IN,
      O => cortexm0_u_logic_Rro2z4_25572,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Vihvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y109",
      INIT => X"FFFFFFFF8F0F8000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Nox2z4_27254,
      ADR3 => cortexm0_u_logic_Roh2z4_21_0,
      ADR1 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR0 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR2 => cortexm0_u_logic_G6pvx4,
      ADR5 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4512_o,
      O => cortexm0_u_logic_Vihvx41_27253
    );
  cortexm0_u_logic_Cai3z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y115",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cai3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cai3z4_IN,
      O => cortexm0_u_logic_Cai3z4_25569,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Joi3z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y116",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Joi3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Joi3z4_IN,
      O => cortexm0_u_logic_Joi3z4_28443,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Bk33z4_cortexm0_u_logic_Bk33z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ze1wx45_21555,
      O => cortexm0_u_logic_Ze1wx45_0
    );
  cortexm0_u_logic_Ze1wx45 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y92"
    )
    port map (
      IA => N1671,
      IB => N1672,
      O => cortexm0_u_logic_Ze1wx45_21555,
      SEL => cortexm0_u_logic_Yaz2z4_25558
    );
  cortexm0_u_logic_Ze1wx45_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y92",
      INIT => X"CCFFFFFF7777CFCF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Svk2z4_25556,
      ADR0 => cortexm0_u_logic_Kt43z4_27888,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Bk33z4_29415,
      ADR2 => cortexm0_u_logic_Rr93z4_26985,
      O => N1671
    );
  cortexm0_u_logic_Ze1wx45_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y92",
      INIT => X"FFFFFF33FF55FF0F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR0 => cortexm0_u_logic_Vdr2z4_26988,
      ADR2 => cortexm0_u_logic_Lpv2z4_26986,
      ADR3 => cortexm0_u_logic_T1d3z4_25557,
      ADR1 => cortexm0_u_logic_Cgu2z4_26987,
      O => N1672
    );
  cortexm0_u_logic_Bk33z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bk33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Bk33z4_IN,
      O => cortexm0_u_logic_Bk33z4_29415,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Pg1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y92",
      INIT => X"FF3FFF5FFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_M413z4_26261,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR5 => cortexm0_u_logic_Fgm2z4_25658,
      ADR0 => cortexm0_u_logic_Bk33z4_29415,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Pg1wx43_26260
    );
  cortexm0_u_logic_Ba0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y105",
      INIT => X"E0E00000E000E000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4263_o,
      ADR2 => N16,
      ADR3 => N866,
      ADR4 => N867,
      ADR0 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3448_o,
      ADR5 => cortexm0_u_logic_E4pwx4_L4pwx4_OR_824_o_28483,
      O => cortexm0_u_logic_Ba0wx4_28499
    );
  cortexm0_u_logic_J70wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y105",
      INIT => X"AAAAAAACFFFFFFFF"
    )
    port map (
      ADR1 => N1047,
      ADR0 => N1048,
      ADR2 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_25643,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_25633,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644,
      ADR5 => cortexm0_u_logic_Ba0wx4_28499,
      O => cortexm0_u_logic_J70wx4_28617
    );
  cortexm0_u_logic_C183z4_cortexm0_u_logic_C183z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N34,
      O => N34_0
    );
  cortexm0_u_logic_Qfzvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y107",
      INIT => X"000ACCCE0000CCCC"
    )
    port map (
      ADR5 => cortexm0_u_logic_Pdi2z4_26172,
      ADR3 => cortexm0_u_logic_Nsk2z4_25835,
      ADR0 => cortexm0_u_logic_Ark2z4_25833,
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR1 => cortexm0_u_logic_Xd8wx4,
      ADR4 => cortexm0_u_logic_Pdbwx4,
      O => N419
    );
  cortexm0_u_logic_Qfzvx4411 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y107",
      INIT => X"0000CC000000CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_W6iwx4,
      ADR3 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o,
      ADR1 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      ADR5 => '1',
      O => cortexm0_u_logic_Qfzvx441
    );
  cortexm0_u_logic_Yjzvx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X31Y107",
      INIT => X"EEE0EEE0"
    )
    port map (
      ADR0 => cortexm0_u_logic_D6qwx4_K6qwx4_AND_3533_o_26782,
      ADR2 => cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3508_o,
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o,
      ADR1 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      O => N34
    );
  cortexm0_u_logic_C183z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_C183z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_C183z4_IN,
      O => cortexm0_u_logic_C183z4_27087,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_J5i3z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_J5i3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_J5i3z4_IN,
      O => cortexm0_u_logic_J5i3z4_25573,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Rqzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y112",
      INIT => X"FFFFFFFF0F0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Yqzvx4_26155,
      ADR4 => cortexm0_u_logic_O3pvx43_25642,
      ADR5 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493,
      O => cortexm0_u_logic_Rqzvx4
    );
  cortexm0_u_logic_N3n2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_N3n2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_N3n2z4_IN,
      O => cortexm0_u_logic_N3n2z4_26475,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx4161_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y103",
      INIT => X"0000000000000001"
    )
    port map (
      ADR4 => cortexm0_u_logic_Pri3z4_21_0,
      ADR1 => cortexm0_u_logic_Pri3z4_23_0,
      ADR2 => cortexm0_u_logic_Pri3z4_22_0,
      ADR5 => cortexm0_u_logic_Pri3z4_27_0,
      ADR0 => cortexm0_u_logic_Pri3z4_26_0,
      ADR3 => cortexm0_u_logic_Pri3z4_30_0,
      O => N1144
    );
  cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y104",
      INIT => X"0000000005CC00CC"
    )
    port map (
      ADR5 => cortexm0_u_logic_W6iwx4,
      ADR3 => cortexm0_u_logic_R9nwx4,
      ADR1 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o1_0,
      ADR4 => cortexm0_u_logic_Bpdwx4,
      ADR0 => cortexm0_u_logic_Yp7wx4,
      ADR2 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4308_o,
      O => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011
    );
  cortexm0_u_logic_Ia0wx41_SW6 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y104",
      INIT => X"FFBAFFFFBABAFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bpzvx4,
      ADR3 => cortexm0_u_logic_U2ewx4,
      ADR1 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR5 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR4 => N845,
      ADR2 => cortexm0_u_logic_Pri3z4_23_0,
      O => N1048
    );
  cortexm0_u_logic_D1p2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_D1p2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_D1p2z4_IN,
      O => cortexm0_u_logic_D1p2z4_27029,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Kqzvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y108",
      INIT => X"AAEEEFEFEEEEEFEF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Vg53z4_27154,
      ADR5 => cortexm0_u_logic_Xhl2z4_27155,
      ADR3 => cortexm0_u_logic_M1j2z4_25871,
      ADR1 => cortexm0_u_logic_Svk2z4_25556,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Kqzvx47_29412
    );
  cortexm0_u_logic_Kqzvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y108",
      INIT => X"5353F0F37373F0F0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tel2z4_27147,
      ADR3 => cortexm0_u_logic_Pbl2z4_27148,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_Svk2z4_25556,
      ADR1 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Kqzvx46_29413
    );
  cortexm0_u_logic_Tel2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tel2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tel2z4_IN,
      O => cortexm0_u_logic_Tel2z4_27147,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Kqzvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y108",
      INIT => X"00000000000F0008"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nz73z4_27144,
      ADR2 => cortexm0_u_logic_M743z4_27145,
      ADR5 => cortexm0_u_logic_N3v2z4_27146,
      ADR1 => cortexm0_u_logic_T1d3z4_25557,
      ADR0 => cortexm0_u_logic_Kqzvx47_29412,
      ADR4 => cortexm0_u_logic_Kqzvx46_29413,
      O => cortexm0_u_logic_Kqzvx48
    );
  cortexm0_u_logic_Vuo2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y114",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vuo2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vuo2z4_IN,
      O => cortexm0_u_logic_Vuo2z4_25560,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Gto2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y111",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gto2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gto2z4_IN,
      O => cortexm0_u_logic_Gto2z4_25567,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_O7zvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y111",
      INIT => X"FFFFCFDFFFFFFFDF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fxu2z4_25566,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR1 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_Gto2z4_25567,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_O7zvx44_25565
    );
  cortexm0_u_logic_Yw0wx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y104",
      INIT => X"8080505080800000"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_K423z4_28578,
      ADR5 => cortexm0_u_logic_Lw53z4_26286,
      ADR0 => cortexm0_u_logic_Svk2z4_25556,
      ADR4 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      O => N1262
    );
  cortexm0_u_logic_Yw0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y104",
      INIT => X"C4F5C4F50000C4F5"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kwo2z4_27025,
      ADR3 => cortexm0_u_logic_Uj93z4_27026,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      ADR4 => N1262,
      ADR1 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1205_o,
      ADR2 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1204_o,
      O => cortexm0_u_logic_Yw0wx43_29423
    );
  cortexm0_u_logic_Mxor_Gdawx4_B19wx4_XOR_73_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y104",
      INIT => X"E1E1A5A5F0E1F0A5"
    )
    port map (
      ADR4 => cortexm0_u_logic_W7z2z4_26121,
      ADR0 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2233_o,
      ADR1 => cortexm0_u_logic_Y29wx4,
      ADR5 => cortexm0_u_logic_Yw0wx4,
      ADR3 => cortexm0_u_logic_W19wx4,
      ADR2 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Gdawx4_B19wx4_XOR_73_o
    );
  cortexm0_u_logic_K423z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_K423z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_K423z4_IN,
      O => cortexm0_u_logic_K423z4_28578,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Yw0wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y104",
      INIT => X"8000000000000000"
    )
    port map (
      ADR3 => N1298,
      ADR5 => cortexm0_u_logic_Yw0wx44_27027,
      ADR0 => cortexm0_u_logic_Yw0wx43_29423,
      ADR1 => cortexm0_u_logic_Yw0wx45_27030,
      ADR4 => cortexm0_u_logic_Yw0wx47_27037,
      ADR2 => cortexm0_u_logic_Yw0wx46_27033,
      O => cortexm0_u_logic_Yw0wx4
    );
  cortexm0_u_logic_Mmux_Z78wx4149 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y98",
      INIT => X"0ACE0ACEFFFF0ACE"
    )
    port map (
      ADR4 => cortexm0_u_logic_Lk9wx4_B19wx4_XOR_65_o,
      ADR5 => cortexm0_u_logic_F32wx4,
      ADR2 => cortexm0_u_logic_P82wx4,
      ADR0 => cortexm0_u_logic_Ns9wx4_B19wx4_XOR_66_o,
      ADR1 => cortexm0_u_logic_Oaawx4_B19wx4_XOR_71_o,
      ADR3 => cortexm0_u_logic_Wo0wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4151
    );
  cortexm0_u_logic_Op52z4_Gl52z4_OR_1206_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y98",
      INIT => X"FFFFFF0FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_H3d3z4_1_25919,
      ADR3 => cortexm0_u_logic_Yaz2z4_2_26093,
      ADR4 => cortexm0_u_logic_T1d3z4_2_26094,
      ADR5 => cortexm0_u_logic_Svk2z4_2_26095,
      O => cortexm0_u_logic_Op52z4_Gl52z4_OR_1206_o
    );
  cortexm0_u_logic_Oszvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y98",
      INIT => X"AAEEAAFFEEAFEEFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Euzvx4,
      ADR5 => cortexm0_u_logic_Uz9wx4_B19wx4_XOR_67_o,
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR2 => cortexm0_u_logic_Muawx4,
      ADR4 => cortexm0_u_logic_Fuawx4_26410,
      ADR0 => cortexm0_u_logic_Bpzvx4,
      O => N351
    );
  cortexm0_u_logic_Xx93z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xx93z4_CLK,
      I => cortexm0_u_logic_Mekvx4_21602,
      O => cortexm0_u_logic_Xx93z4_26925,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mekvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y95",
      INIT => X"FF5DFF5DAE0CAE0C"
    )
    port map (
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Ekovx4,
      ADR1 => cortexm0_u_logic_H3wvx4_25594,
      ADR5 => cortexm0_u_logic_Xx93z4_26925,
      ADR0 => cortexm0_u_logic_Df3wx4,
      ADR3 => N128,
      O => cortexm0_u_logic_Mekvx4_21602
    );
  cortexm0_u_logic_Owovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y96",
      INIT => X"030F010533FF1155"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qk1wx4,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR1 => cortexm0_u_logic_Pri3z4_12_0,
      ADR5 => cortexm0_u_logic_n16534_9_0,
      O => cortexm0_u_logic_Owovx4
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y96",
      INIT => X"5F55FF44FFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fvovx4_25616,
      ADR0 => cortexm0_u_logic_Ekovx4,
      ADR2 => cortexm0_u_logic_Yuovx4,
      ADR5 => cortexm0_u_logic_Xxovx4,
      ADR4 => cortexm0_u_logic_Jxovx4,
      ADR3 => cortexm0_u_logic_Owovx4,
      O => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o1_27300
    );
  cortexm0_u_logic_Xxovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y96",
      INIT => X"044405550CCC0FFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR2 => cortexm0_u_logic_Pri3z4_10_0,
      ADR0 => cortexm0_u_logic_n16534_7_0,
      O => cortexm0_u_logic_Xxovx4
    );
  cortexm0_u_logic_G1s2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_G1s2z4_CLK,
      I => cortexm0_u_logic_Dmivx4_21619,
      O => cortexm0_u_logic_G1s2z4_27641,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Dmivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y96",
      INIT => X"AFAFFFAFA0A0FFA0"
    )
    port map (
      ADR1 => '1',
      ADR0 => N132,
      ADR2 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_G1s2z4_27641,
      ADR3 => cortexm0_u_logic_H3wvx4_25594,
      ADR4 => cortexm0_u_logic_Xxovx4,
      O => cortexm0_u_logic_Dmivx4_21619
    );
  cortexm0_u_logic_Qs0wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y100",
      INIT => X"A0A0A08000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qs0wx45_26653,
      ADR3 => cortexm0_u_logic_Qs0wx44_26652,
      ADR4 => cortexm0_u_logic_A272z4_H272z4_AND_6016_o111_0,
      ADR5 => cortexm0_u_logic_Qs0wx41_26656,
      ADR2 => cortexm0_u_logic_Qs0wx43_26649,
      ADR0 => cortexm0_u_logic_H1qwx4,
      O => cortexm0_u_logic_Qs0wx46_26612
    );
  cortexm0_u_logic_H1qwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y100",
      INIT => X"8808CC0CAA0AFF0F"
    )
    port map (
      ADR3 => cortexm0_u_logic_U9h2z4_Erc2z4_OR_1421_o,
      ADR2 => cortexm0_u_logic_Od83z4_27971,
      ADR0 => cortexm0_u_logic_Bah2z4_Erc2z4_OR_1422_o,
      ADR4 => cortexm0_u_logic_F8u2z4_27283,
      ADR1 => cortexm0_u_logic_H1qwx44_28783,
      ADR5 => N502,
      O => cortexm0_u_logic_H1qwx4
    );
  cortexm0_u_logic_H1qwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y100",
      INIT => X"000F000E00030003"
    )
    port map (
      ADR0 => cortexm0_u_logic_Arn2z4_27284,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR1 => cortexm0_u_logic_Fgm2z4_1_25733,
      ADR5 => cortexm0_u_logic_Sjj2z4_25659,
      ADR3 => cortexm0_u_logic_H1qwx43_28782,
      O => N502
    );
  cortexm0_u_logic_N90wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y103",
      INIT => X"AA0A2202FF0F3303"
    )
    port map (
      ADR1 => cortexm0_u_logic_L733z4_26471,
      ADR5 => cortexm0_u_logic_Ug43z4_26462,
      ADR2 => cortexm0_u_logic_Dq53z4_29421,
      ADR4 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR0 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      O => cortexm0_u_logic_N90wx42_29422
    );
  cortexm0_u_logic_N90wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y103",
      INIT => X"A2A2F3F300000000"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Cy13z4_26463,
      ADR1 => cortexm0_u_logic_Pw03z4_26473,
      ADR2 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o,
      ADR0 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      ADR5 => cortexm0_u_logic_N90wx42_29422,
      O => cortexm0_u_logic_N90wx43_28766
    );
  cortexm0_u_logic_Yw0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y103",
      INIT => X"CCFF44550C0F0405"
    )
    port map (
      ADR0 => cortexm0_u_logic_U9u2z4_27038,
      ADR2 => cortexm0_u_logic_Ozo2z4_27039,
      ADR3 => cortexm0_u_logic_H4p2z4_25593,
      ADR1 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1194_o,
      ADR4 => cortexm0_u_logic_Vp52z4_Zk52z4_OR_1201_o,
      ADR5 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1208_o,
      O => cortexm0_u_logic_Yw0wx47_27037
    );
  cortexm0_u_logic_Dq53z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dq53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Dq53z4_IN,
      O => cortexm0_u_logic_Dq53z4_29421,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wa0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y103",
      INIT => X"FFC4FFC7FFF4FFF7"
    )
    port map (
      ADR4 => cortexm0_u_logic_Md93z4_26465,
      ADR0 => cortexm0_u_logic_V883z4_26466,
      ADR1 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_Dq53z4_29421,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Wa0wx43_26464
    );
  cortexm0_u_logic_Mmux_Z78wx4133 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y97",
      INIT => X"0FCF00CCAFEFAAEE"
    )
    port map (
      ADR3 => cortexm0_u_logic_Uz9wx4_B19wx4_XOR_67_o,
      ADR5 => cortexm0_u_logic_H3awx4_O3awx4_AND_1953_o,
      ADR2 => cortexm0_u_logic_Lk9wx4_B19wx4_XOR_65_o,
      ADR1 => cortexm0_u_logic_Euzvx4,
      ADR0 => cortexm0_u_logic_Hlzvx4,
      ADR4 => cortexm0_u_logic_F32wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4132_27451
    );
  cortexm0_u_logic_F32wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y97",
      INIT => X"FF3300330F330F33"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Szr2z4_26293,
      ADR1 => cortexm0_u_logic_I793z4_26874,
      ADR4 => cortexm0_u_logic_F32wx44_28740,
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_F32wx4
    );
  cortexm0_u_logic_Mmux_Z78wx4128 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y97",
      INIT => X"5DFF0CFF5D5D0C0C"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ra1wx4,
      ADR3 => cortexm0_u_logic_Qk1wx4,
      ADR0 => cortexm0_u_logic_Euzvx4,
      ADR4 => cortexm0_u_logic_Sl8wx4,
      ADR5 => cortexm0_u_logic_Ya8wx4,
      ADR1 => cortexm0_u_logic_Tb8wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4127_29416
    );
  cortexm0_u_logic_Mmux_Z78wx4153_SW0_SW0_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y97",
      INIT => X"FFFF5555FFFFFFFD"
    )
    port map (
      ADR5 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR0 => cortexm0_u_logic_J00wx42_27478,
      ADR1 => cortexm0_u_logic_Pri3z4_5_0,
      ADR3 => cortexm0_u_logic_Pri3z4_8_0,
      ADR2 => cortexm0_u_logic_Pri3z4_10_0,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4127_29416,
      O => N949
    );
  cortexm0_u_logic_Mmux_In8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y101",
      INIT => X"A0FFF5FFA0FFF5FF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_J4awx4_O3awx4_AND_1955_o,
      ADR2 => cortexm0_u_logic_X8zvx4,
      ADR4 => cortexm0_u_logic_Muawx4,
      ADR3 => cortexm0_u_logic_Fuawx4_26410,
      O => cortexm0_u_logic_In8wx4
    );
  cortexm0_u_logic_Mmux_Hc8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y101",
      INIT => X"F0FFF0FF00FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Ecawx4_B19wx4_XOR_72_o,
      ADR2 => cortexm0_u_logic_X8zvx4,
      ADR4 => cortexm0_u_logic_Muawx4,
      ADR3 => cortexm0_u_logic_Fuawx4_26410,
      O => cortexm0_u_logic_Hc8wx4
    );
  cortexm0_u_logic_Mmux_Z78wx4129 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y101",
      INIT => X"3B3BFF3B0A0AFF0A"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qs0wx4,
      ADR2 => cortexm0_u_logic_Nozvx4,
      ADR1 => cortexm0_u_logic_N90wx4,
      ADR3 => cortexm0_u_logic_Hc8wx4,
      ADR0 => cortexm0_u_logic_In8wx4,
      ADR5 => cortexm0_u_logic_Jd8wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4128_27468
    );
  cortexm0_u_logic_T1d3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_T1d3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_T1d3z4_IN,
      O => cortexm0_u_logic_T1d3z4_25557,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Jd8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y101",
      INIT => X"CC5555CCFFFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Wzawx4,
      ADR3 => cortexm0_u_logic_E5awx4,
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR0 => cortexm0_u_logic_Muawx4,
      ADR5 => cortexm0_u_logic_Fuawx4_26410,
      O => cortexm0_u_logic_Jd8wx4
    );
  cortexm0_u_logic_M413z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_M413z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_M413z4_IN,
      O => cortexm0_u_logic_M413z4_26261,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_haddr_o_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y94",
      INIT => X"EAFFEAEAC0FFC0C0"
    )
    port map (
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR0 => cortexm0_u_logic_Pri3z4_4_0,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o,
      ADR1 => cortexm0_u_logic_Mrsvx4,
      ADR2 => cortexm0_u_logic_n16534_1_0,
      O => HADDR(3)
    );
  cortexm0_u_logic_J0n2z4_cortexm0_u_logic_J0n2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N510,
      O => N510_0
    );
  cortexm0_u_logic_G4qwx45_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y102"
    )
    port map (
      IA => N1657,
      IB => N1658,
      O => N510,
      SEL => cortexm0_u_logic_Sjj2z4_25659
    );
  cortexm0_u_logic_G4qwx45_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y102",
      INIT => X"CFCF0000AF00AF00"
    )
    port map (
      ADR5 => cortexm0_u_logic_Wzy2z4_1_26345,
      ADR4 => cortexm0_u_logic_Vcv2z4_26476,
      ADR2 => cortexm0_u_logic_Fgm2z4_2_25727,
      ADR1 => cortexm0_u_logic_N3n2z4_26475,
      ADR3 => cortexm0_u_logic_Md93z4_26465,
      ADR0 => cortexm0_u_logic_Mz63z4_26472,
      O => N1657
    );
  cortexm0_u_logic_G4qwx45_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y102",
      INIT => X"EEEEFA504444FA50"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wzy2z4_1_26345,
      ADR4 => cortexm0_u_logic_Fgm2z4_3_26307,
      ADR3 => cortexm0_u_logic_Y1n2z4_26477,
      ADR5 => cortexm0_u_logic_N3n2z4_26475,
      ADR1 => cortexm0_u_logic_Mz63z4_26472,
      ADR2 => cortexm0_u_logic_J0n2z4_26461,
      O => N1658
    );
  cortexm0_u_logic_J0n2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_J0n2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_J0n2z4_IN,
      O => cortexm0_u_logic_J0n2z4_26461,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx4152 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y99",
      INIT => X"FFFFFFFF7FFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_O2bwx4,
      ADR0 => cortexm0_u_logic_L9zvx431,
      ADR4 => cortexm0_u_logic_Bsawx4_Isawx4_AND_2023_o31,
      ADR5 => N860,
      ADR3 => cortexm0_u_logic_Ox1wx431,
      ADR2 => N706,
      O => cortexm0_u_logic_Mmux_Z78wx4154_29417
    );
  cortexm0_u_logic_Mmux_Z78wx4153 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y99",
      INIT => X"FFFFFFFFFFFFFFEF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Mmux_Z78wx4140_27467,
      ADR2 => cortexm0_u_logic_Jr1wx4,
      ADR1 => cortexm0_u_logic_Mmux_Z78wx4128_27468,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4129_27469,
      ADR0 => N949,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4154_29417,
      O => cortexm0_u_logic_Mmux_Z78wx4155
    );
  cortexm0_u_logic_Z6ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y99",
      INIT => X"022203330AAA0FFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_F32wx4,
      ADR1 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_9_0,
      ADR5 => cortexm0_u_logic_n16534_6_0,
      O => cortexm0_u_logic_Z6ovx4
    );
  cortexm0_u_logic_Szr2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y99",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Szr2z4_CLK,
      I => cortexm0_u_logic_Ohivx4,
      O => cortexm0_u_logic_Szr2z4_26293,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ohivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y99",
      INIT => X"0CFFAEFF0C0CAE0C"
    )
    port map (
      ADR0 => cortexm0_u_logic_Jex2z4_26292,
      ADR4 => cortexm0_u_logic_Pxyvx4,
      ADR3 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Szr2z4_26293,
      ADR1 => cortexm0_u_logic_H3wvx4_25594,
      ADR2 => cortexm0_u_logic_Z6ovx4,
      O => cortexm0_u_logic_Ohivx4
    );
  cortexm0_u_logic_R40wx410_SW1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y93",
      INIT => X"FAFAAAAAAAAAAAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Bv03z4_27739,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => N870
    );
  cortexm0_u_logic_T263z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_T263z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_T263z4_IN,
      O => cortexm0_u_logic_T263z4_26727,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Dmivx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y93",
      INIT => X"C0C8008800880088"
    )
    port map (
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_G6d3z4_26209,
      ADR2 => cortexm0_u_logic_Ffj2z4_25626,
      ADR0 => cortexm0_u_logic_V4d3z4_27722,
      ADR3 => cortexm0_u_logic_Ark2z4_25833,
      O => N132
    );
  cortexm0_u_logic_Vdr2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y90",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vdr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vdr2z4_IN,
      O => cortexm0_u_logic_Vdr2z4_26988,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Rr93z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rr93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rr93z4_IN,
      O => cortexm0_u_logic_Rr93z4_26985,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ll83z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ll83z4_CLK,
      I => cortexm0_u_logic_Qd1wx4_28614,
      O => cortexm0_u_logic_Ll83z4_26984,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qd1wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y93",
      INIT => X"FFFFFFFFFF22FF2F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pri3z4_13_0,
      ADR1 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR3 => N586,
      ADR4 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o,
      ADR2 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4143_o_25796,
      ADR5 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o_26247,
      O => cortexm0_u_logic_Qd1wx4_28614
    );
  cortexm0_u_logic_Umi3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y113",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Umi3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Umi3z4_IN,
      O => cortexm0_u_logic_Umi3z4_27523,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qd1wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y94",
      INIT => X"FFFFFFFF00F3F077"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pg1wx4,
      ADR4 => cortexm0_u_logic_Ejawx4_B19wx4_XOR_77_o,
      ADR2 => cortexm0_u_logic_X8zvx4,
      ADR0 => cortexm0_u_logic_Muawx4,
      ADR1 => cortexm0_u_logic_Fuawx4_26410,
      ADR5 => cortexm0_u_logic_Bpzvx4,
      O => N335
    );
  cortexm0_u_logic_Uf1wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y94",
      INIT => X"FFFFFFFF3BFF3B3B"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pmnwx4,
      ADR2 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o,
      ADR5 => N335,
      ADR1 => N22,
      ADR4 => cortexm0_u_logic_Xd8wx4,
      ADR3 => cortexm0_u_logic_Ze1wx4,
      O => N586
    );
  cortexm0_u_logic_H2wwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y94",
      INIT => X"0530F530053FF53F"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ll83z4_26984,
      ADR4 => cortexm0_u_logic_Cc73z4_26718,
      ADR0 => cortexm0_u_logic_Gcr2z4_26719,
      ADR5 => cortexm0_u_logic_Rr93z4_26985,
      ADR2 => cortexm0_u_logic_Fgm2z4_1_25733,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1273
    );
  cortexm0_u_logic_Gcr2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gcr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gcr2z4_IN,
      O => cortexm0_u_logic_Gcr2z4_26719,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Uehvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y94",
      INIT => X"CCCCCCCCCCCC55F5"
    )
    port map (
      ADR1 => cortexm0_u_logic_Gmd3z4_28016,
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR3 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR0 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR2 => cortexm0_u_logic_Pri3z4_12_0,
      O => N357
    );
  cortexm0_u_logic_Mmux_O2bwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y95",
      INIT => X"5555FFFFCC005500"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Muawx4,
      ADR0 => cortexm0_u_logic_X8zvx4,
      ADR5 => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2059_o,
      ADR4 => cortexm0_u_logic_Sfh2z4,
      ADR3 => cortexm0_u_logic_Fuawx4_26410,
      O => cortexm0_u_logic_O2bwx4
    );
  cortexm0_u_logic_Mxor_Sfh2z4_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y95",
      INIT => X"2DA52DA50F0F2DA5"
    )
    port map (
      ADR1 => cortexm0_u_logic_Viy2z4_26357,
      ADR4 => cortexm0_u_logic_Fzl2z4_26001,
      ADR3 => cortexm0_u_logic_Y29wx4,
      ADR2 => cortexm0_u_logic_Wzawx4,
      ADR5 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2284_o,
      ADR0 => N320,
      O => cortexm0_u_logic_Sfh2z4
    );
  cortexm0_u_logic_H2wwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y95",
      INIT => X"0F5500330F55FF33"
    )
    port map (
      ADR1 => cortexm0_u_logic_Lpv2z4_26986,
      ADR0 => cortexm0_u_logic_Cgu2z4_26987,
      ADR2 => cortexm0_u_logic_Kfr2z4_26720,
      ADR5 => cortexm0_u_logic_Vdr2z4_26988,
      ADR4 => cortexm0_u_logic_Fgm2z4_25658,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1274
    );
  cortexm0_u_logic_Kfr2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y95",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kfr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kfr2z4_IN,
      O => cortexm0_u_logic_Kfr2z4_26720,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_H2wwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y95",
      INIT => X"FFF0FFF0FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR5 => cortexm0_u_logic_Wzy2z4_25662,
      ADR4 => N1273,
      ADR3 => N1274,
      O => cortexm0_u_logic_H2wwx4
    );
  cortexm0_u_logic_B943z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y109",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_B943z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_B943z4_IN,
      O => cortexm0_u_logic_B943z4_27516,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Locvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y105",
      INIT => X"07050F0D02000A08"
    )
    port map (
      ADR5 => cortexm0_u_logic_Q7j2z4_26050,
      ADR3 => cortexm0_u_logic_Lgi3z4_26864,
      ADR0 => cortexm0_u_logic_Duc2z4,
      ADR4 => cortexm0_u_logic_Nozvx44_26865,
      ADR1 => cortexm0_u_logic_Kuc2z4,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      O => cortexm0_u_logic_Locvx4
    );
  cortexm0_u_logic_Rnovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y105",
      INIT => X"00005F135F135F13"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nozvx4,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_K1wvx4,
      ADR0 => cortexm0_u_logic_Pri3z4_26_0,
      ADR4 => cortexm0_u_logic_n16534_23_0,
      O => cortexm0_u_logic_Rnovx4
    );
  cortexm0_u_logic_Lgi3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y105",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lgi3z4_CLK,
      I => cortexm0_u_logic_C1lvx4,
      O => cortexm0_u_logic_Lgi3z4_26864,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_C1lvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y105",
      INIT => X"7F4F77443F0F3300"
    )
    port map (
      ADR5 => cortexm0_u_logic_Zpx2z4_27248,
      ADR0 => cortexm0_u_logic_Pxyvx4,
      ADR1 => cortexm0_u_logic_Df3wx4,
      ADR3 => cortexm0_u_logic_Lgi3z4_26864,
      ADR4 => cortexm0_u_logic_H3wvx4_25594,
      ADR2 => cortexm0_u_logic_Rnovx4,
      O => cortexm0_u_logic_C1lvx4
    );
  cortexm0_u_logic_Jhe2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y106",
      INIT => X"F3F3C0C0EE22EE22"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qzq2z4_25915,
      ADR5 => cortexm0_u_logic_Fzl2z4_26001,
      ADR2 => cortexm0_u_logic_U7uwx4,
      ADR3 => cortexm0_u_logic_Fexwx4,
      ADR0 => cortexm0_u_logic_F8wwx4,
      ADR4 => cortexm0_u_logic_Feqwx4,
      O => cortexm0_u_logic_Jhe2z4
    );
  cortexm0_u_logic_Feqwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y106",
      INIT => X"0000000500005505"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Y1v2z4_26529,
      ADR2 => cortexm0_u_logic_Nz83z4_26530,
      ADR3 => cortexm0_u_logic_Wzy2z4_2_26306,
      ADR0 => cortexm0_u_logic_Fgm2z4_3_26307,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Feqwx41_29427
    );
  cortexm0_u_logic_Feqwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y106",
      INIT => X"FFFFFFFFAFAABBAA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR2 => cortexm0_u_logic_K2k2z4_0,
      ADR1 => cortexm0_u_logic_V0k2z4_26537,
      ADR0 => cortexm0_u_logic_Rni2z4_25661,
      ADR5 => cortexm0_u_logic_Feqwx41_29427,
      O => cortexm0_u_logic_Feqwx42_29426
    );
  cortexm0_u_logic_Ozo2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ozo2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ozo2z4_IN,
      O => cortexm0_u_logic_Ozo2z4_27039,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Feqwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y106",
      INIT => X"FF0FAA0A33032202"
    )
    port map (
      ADR1 => cortexm0_u_logic_Z3k2z4_26531,
      ADR2 => cortexm0_u_logic_Po63z4_26532,
      ADR5 => cortexm0_u_logic_Bah2z4_Nsc2z4_OR_1429_o,
      ADR3 => cortexm0_u_logic_U9h2z4_Nsc2z4_OR_1427_o,
      ADR0 => cortexm0_u_logic_Feqwx43_26535,
      ADR4 => cortexm0_u_logic_Feqwx42_29426,
      O => cortexm0_u_logic_Feqwx4
    );
  cortexm0_u_logic_Lpv2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y89",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lpv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Lpv2z4_IN,
      O => cortexm0_u_logic_Lpv2z4_26986,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Cc73z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cc73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cc73z4_IN,
      O => cortexm0_u_logic_Cc73z4_26718,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hn03z4_cortexm0_u_logic_Hn03z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_N482z4_U482z4_AND_6172_o,
      O => cortexm0_u_logic_N482z4_U482z4_AND_6172_o_0
    );
  cortexm0_u_logic_N482z4_U482z4_AND_6172_o5 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y107"
    )
    port map (
      IA => N1683,
      IB => N1684,
      O => cortexm0_u_logic_N482z4_U482z4_AND_6172_o,
      SEL => cortexm0_u_logic_Kuc2z4
    );
  cortexm0_u_logic_Hn03z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hn03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hn03z4_IN,
      O => cortexm0_u_logic_Hn03z4_26673,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_N482z4_U482z4_AND_6172_o5_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y107",
      INIT => X"330033FF330033FF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR4 => cortexm0_u_logic_B6j2z4_28387,
      ADR1 => cortexm0_u_logic_Q7j2z4_26050,
      O => N1683
    );
  cortexm0_u_logic_N482z4_U482z4_AND_6172_o5_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y107",
      INIT => X"8C008CFF000000FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_N482z4_U482z4_AND_6172_o3_29428,
      ADR1 => cortexm0_u_logic_Mnvwx4,
      ADR0 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1346_o,
      ADR2 => cortexm0_u_logic_Qji3z4_27525,
      ADR4 => cortexm0_u_logic_B6j2z4_28387,
      O => N1684
    );
  cortexm0_u_logic_N482z4_U482z4_AND_6172_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y107",
      INIT => X"150000003F000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Joi3z4_28443,
      ADR5 => cortexm0_u_logic_Umi3z4_27523,
      ADR2 => cortexm0_u_logic_Ue9wx4,
      ADR0 => cortexm0_u_logic_Bf9wx4,
      ADR4 => cortexm0_u_logic_N482z4_U482z4_AND_6172_o2_27797,
      ADR3 => cortexm0_u_logic_N482z4_U482z4_AND_6172_o1_27796,
      O => cortexm0_u_logic_N482z4_U482z4_AND_6172_o3_29428
    );
  cortexm0_u_logic_Tz03z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tz03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tz03z4_IN,
      O => cortexm0_u_logic_Tz03z4_27034,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Yw0wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y107",
      INIT => X"8808CC0CAA0AFF0F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Zxo2z4_27035,
      ADR2 => cortexm0_u_logic_U573z4_27036,
      ADR3 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1206_o,
      ADR5 => cortexm0_u_logic_Tz03z4_27034,
      ADR0 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1202_o,
      ADR1 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1199_o,
      O => cortexm0_u_logic_Yw0wx46_27033
    );
  cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y108",
      INIT => X"080A0C0F88AACCFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Zpj2z4_27085,
      ADR3 => cortexm0_u_logic_Ki53z4_27522,
      ADR5 => cortexm0_u_logic_Umi3z4_27523,
      ADR2 => cortexm0_u_logic_C51xx4,
      ADR1 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1197_o,
      ADR0 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1204_o,
      O => cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o2_29429
    );
  cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o10_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y108",
      INIT => X"03110000FFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o3_27519,
      ADR4 => cortexm0_u_logic_SF1101,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR0 => cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o4_27520,
      ADR2 => cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o5_27521,
      ADR5 => cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o2_29429,
      O => N1191
    );
  cortexm0_u_logic_Ppzvx4_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y108",
      INIT => X"FFFF00004FFF0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR2 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR1 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Pri3z4_26_0,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      O => N763
    );
  cortexm0_u_logic_Nqz2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nqz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nqz2z4_IN,
      O => cortexm0_u_logic_Nqz2z4_26681,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_N482z4_U482z4_AND_6172_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y108",
      INIT => X"F5003100F5F53131"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ki53z4_27522,
      ADR5 => cortexm0_u_logic_B943z4_27516,
      ADR0 => cortexm0_u_logic_Jq13z4_27517,
      ADR4 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      ADR2 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      O => cortexm0_u_logic_N482z4_U482z4_AND_6172_o1_27796
    );
  cortexm0_u_logic_Hmh3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y110",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hmh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hmh3z4_IN,
      O => cortexm0_u_logic_Hmh3z4_28576,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Xsx2z4_cortexm0_u_logic_Xsx2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N595_pack_5,
      O => N595
    );
  cortexm0_u_logic_Qp3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y111",
      INIT => X"3333000033330000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      ADR5 => '1',
      O => cortexm0_u_logic_Qp3wx4
    );
  cortexm0_u_logic_Qfzvx44_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y111",
      INIT => X"DFDDFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_Aok2z4_25625,
      ADR0 => cortexm0_u_logic_Pri3z4_28_0,
      ADR1 => cortexm0_u_logic_Tki2z4_25751,
      ADR4 => cortexm0_u_logic_Npk2z4_25928,
      O => N595_pack_5
    );
  cortexm0_u_logic_Xsx2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y111",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xsx2z4_CLK,
      I => cortexm0_u_logic_Aihvx4_22000,
      O => cortexm0_u_logic_Xsx2z4_27341,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Aihvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y111",
      INIT => X"BABBFEFF8A880200"
    )
    port map (
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6756_o,
      ADR5 => N393_0,
      ADR4 => N595,
      ADR0 => N394,
      ADR3 => N594,
      ADR2 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493,
      O => cortexm0_u_logic_Aihvx4_22000
    );
  cortexm0_u_logic_Qfzvx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y111",
      INIT => X"F0F0FFFFA000AA00"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR0 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o,
      ADR4 => cortexm0_u_logic_Pri3z4_28_0,
      ADR3 => cortexm0_u_logic_Qfzvx43_26070,
      ADR5 => cortexm0_u_logic_Qfzvx42_26492,
      O => N594
    );
  cortexm0_u_logic_Qfzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y111",
      INIT => X"F0FFF0FF00880000"
    )
    port map (
      ADR3 => cortexm0_u_logic_W6iwx4,
      ADR4 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o,
      ADR1 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3656_o,
      ADR0 => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3950_o,
      ADR2 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3935_o,
      ADR5 => cortexm0_u_logic_Qfzvx41_27176,
      O => cortexm0_u_logic_Qfzvx42_26492
    );
  cortexm0_u_logic_Tvt2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tvt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tvt2z4_IN,
      O => cortexm0_u_logic_Tvt2z4_27086,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y112",
      INIT => X"F03F0F05FF3F0F05"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qji3z4_27525,
      ADR0 => cortexm0_u_logic_R293z4_0,
      ADR3 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_Tvt2z4_27086,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o4_27520
    );
  cortexm0_u_logic_Yw0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y105",
      INIT => X"30F033FF10501155"
    )
    port map (
      ADR0 => cortexm0_u_logic_Z203z4_29441,
      ADR4 => cortexm0_u_logic_Djv2z4_27028,
      ADR3 => cortexm0_u_logic_D1p2z4_27029,
      ADR5 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o,
      ADR1 => cortexm0_u_logic_C51xx4,
      ADR2 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1203_o,
      O => cortexm0_u_logic_Yw0wx44_27027
    );
  cortexm0_u_logic_Hy0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y105",
      INIT => X"0000FFDFFFDFFFDF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fgm2z4_25658,
      ADR0 => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6778_o,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      ADR2 => cortexm0_u_logic_Z203z4_29441,
      ADR5 => cortexm0_u_logic_S2p2z4_26285,
      ADR4 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_Hy0wx41_26283
    );
  cortexm0_u_logic_Mxor_M9awx4_B19wx4_XOR_70_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y105",
      INIT => X"A9A99999AAA9AA99"
    )
    port map (
      ADR2 => cortexm0_u_logic_Auk2z4_26485,
      ADR1 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2233_o,
      ADR4 => cortexm0_u_logic_Y29wx4,
      ADR3 => cortexm0_u_logic_W19wx4,
      ADR0 => cortexm0_u_logic_Wzawx4,
      ADR5 => cortexm0_u_logic_Hk0wx4,
      O => cortexm0_u_logic_M9awx4_B19wx4_XOR_70_o
    );
  cortexm0_u_logic_Z203z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z203z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Z203z4_IN,
      O => cortexm0_u_logic_Z203z4_29441,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hk0wx417 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y105",
      INIT => X"FFFF300000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Gfg3z4_26692,
      ADR2 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o,
      ADR3 => cortexm0_u_logic_Hk0wx418,
      ADR4 => cortexm0_u_logic_Hk0wx415,
      ADR5 => cortexm0_u_logic_Hk0wx413_25688,
      O => cortexm0_u_logic_Hk0wx4
    );
  cortexm0_u_logic_Djzvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y106",
      INIT => X"0077777700070707"
    )
    port map (
      ADR4 => cortexm0_u_logic_O5k2z4_26609,
      ADR0 => cortexm0_u_logic_D7k2z4_26608,
      ADR2 => cortexm0_u_logic_Nqz2z4_26681,
      ADR5 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o,
      ADR3 => cortexm0_u_logic_C51xx4,
      ADR1 => cortexm0_u_logic_Y21xx4,
      O => cortexm0_u_logic_Djzvx45_29442
    );
  cortexm0_u_logic_Djzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y106",
      INIT => X"BBBB0B0B00BB000B"
    )
    port map (
      ADR3 => cortexm0_u_logic_Hn03z4_26673,
      ADR1 => cortexm0_u_logic_Nz83z4_26530,
      ADR2 => cortexm0_u_logic_S8k2z4_26674,
      ADR0 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1205_o,
      ADR4 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1194_o,
      ADR5 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1199_o,
      O => cortexm0_u_logic_Djzvx41_29443
    );
  cortexm0_u_logic_H3awx4_O3awx4_AND_1953_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y106",
      INIT => X"FF00B34CFF00A05F"
    )
    port map (
      ADR2 => cortexm0_u_logic_C3z2z4_26486,
      ADR4 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2233_o,
      ADR0 => cortexm0_u_logic_Y29wx4,
      ADR1 => cortexm0_u_logic_Djzvx4,
      ADR5 => cortexm0_u_logic_W19wx4,
      ADR3 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_H3awx4_O3awx4_AND_1953_o
    );
  cortexm0_u_logic_L733z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_L733z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_L733z4_IN,
      O => cortexm0_u_logic_L733z4_26471,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Djzvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y106",
      INIT => X"C0C0C00000000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Djzvx42_0,
      ADR4 => cortexm0_u_logic_Djzvx43_26678,
      ADR5 => N1300_0,
      ADR2 => cortexm0_u_logic_Djzvx45_29442,
      ADR1 => cortexm0_u_logic_Djzvx41_29443,
      O => cortexm0_u_logic_Djzvx4
    );
  cortexm0_u_logic_Y1v2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y1v2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Y1v2z4_IN,
      O => cortexm0_u_logic_Y1v2z4_26529,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Vcv2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vcv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vcv2z4_IN,
      O => cortexm0_u_logic_Vcv2z4_26476,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y107",
      INIT => X"555F5F5FF03FFF3F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tr63z4_27091,
      ADR1 => cortexm0_u_logic_Vmj2z4_27084,
      ADR0 => cortexm0_u_logic_Q7j2z4_26050,
      ADR3 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o5_27521
    );
  cortexm0_u_logic_Art2z4_cortexm0_u_logic_Art2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M3u2z4_22446,
      O => cortexm0_u_logic_M3u2z4_0
    );
  cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y108",
      INIT => X"FF0F000F550F550F"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Hak2z4_26752,
      ADR2 => cortexm0_u_logic_S8k2z4_26674,
      ADR4 => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o4_26753,
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o
    );
  cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y108",
      INIT => X"0444000000000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Hmh3z4_28576,
      ADR2 => cortexm0_u_logic_Bf9wx4,
      ADR1 => cortexm0_u_logic_Fexwx4,
      ADR5 => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o2_28575,
      ADR0 => N1243,
      ADR4 => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o1_28573,
      O => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o4_26753
    );
  cortexm0_u_logic_Fexwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y108",
      INIT => X"0F3355000F3355FF"
    )
    port map (
      ADR5 => cortexm0_u_logic_J0v2z4_26803,
      ADR0 => cortexm0_u_logic_Art2z4_26789,
      ADR2 => cortexm0_u_logic_Kiq2z4_28561,
      ADR1 => cortexm0_u_logic_Vgq2z4_27807,
      ADR3 => cortexm0_u_logic_Fgm2z4_2_25727,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1199
    );
  cortexm0_u_logic_Art2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Art2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Art2z4_IN,
      O => cortexm0_u_logic_Art2z4_26789,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Fexwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y108",
      INIT => X"FFF0FAFAFFF0FAFA"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR0 => N1198,
      ADR3 => N1199,
      ADR5 => '1',
      O => cortexm0_u_logic_Fexwx4
    );
  cortexm0_u_logic_J70wx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X33Y108",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_J70wx4_28617,
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_J70wx4_rt_22449
    );
  cortexm0_u_logic_M3u2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_M3u2z4_CLK,
      I => cortexm0_u_logic_J70wx4_rt_22449,
      O => cortexm0_u_logic_M3u2z4_22446,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y104",
      INIT => X"33BB33BBFFBFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fvovx4_25616,
      ADR5 => cortexm0_u_logic_Rxzvx4,
      ADR2 => cortexm0_u_logic_Yuovx4,
      ADR1 => cortexm0_u_logic_Cqovx4,
      ADR0 => cortexm0_u_logic_Z6ovx4,
      ADR3 => cortexm0_u_logic_Owovx4,
      O => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o8_29440
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y104",
      INIT => X"FFFFFFFF0FFFEFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qr42z4_26060,
      ADR0 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6531_o,
      ADR3 => cortexm0_u_logic_C70wx4,
      ADR2 => cortexm0_u_logic_Y92wx4,
      ADR5 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o8_29440,
      O => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o9_28458
    );
  cortexm0_u_logic_Cqovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y104",
      INIT => X"115533FF0105030F"
    )
    port map (
      ADR5 => cortexm0_u_logic_Pg1wx4,
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR2 => cortexm0_u_logic_Gzvvx4,
      ADR1 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_13_0,
      ADR0 => cortexm0_u_logic_n16534_10_0,
      O => cortexm0_u_logic_Cqovx4
    );
  cortexm0_u_logic_Dkr2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y104",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dkr2z4_CLK,
      I => cortexm0_u_logic_L4jvx4,
      O => cortexm0_u_logic_Dkr2z4_25969,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_L4jvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y104",
      INIT => X"0FCFAFEF00C0AAEA"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fhx2z4_26665,
      ADR3 => cortexm0_u_logic_Pxyvx4,
      ADR2 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Dkr2z4_25969,
      ADR0 => cortexm0_u_logic_H3wvx4_25594,
      ADR4 => cortexm0_u_logic_Cqovx4,
      O => cortexm0_u_logic_L4jvx4
    );
  cortexm0_u_logic_N90wx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y103",
      INIT => X"00FF00F5FFFFF7F7"
    )
    port map (
      ADR5 => cortexm0_u_logic_R6n2z4_26451,
      ADR2 => cortexm0_u_logic_Fgm2z4_25658,
      ADR0 => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6778_o,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      ADR1 => cortexm0_u_logic_Vzz2z4_26478,
      ADR3 => cortexm0_u_logic_Ue9wx4,
      O => N961
    );
  cortexm0_u_logic_Ekcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y103",
      INIT => X"040F04000E0F0E00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Zfh3z4_26444,
      ADR4 => cortexm0_u_logic_Llq2z4_25884,
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR0 => cortexm0_u_logic_Kuc2z4,
      ADR5 => cortexm0_u_logic_N90wx46_29437,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      O => cortexm0_u_logic_Ekcvx4
    );
  cortexm0_u_logic_N90wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y103",
      INIT => X"0AAA088800000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_C5n2z4_26450,
      ADR4 => cortexm0_u_logic_N90wx44_28767,
      ADR3 => cortexm0_u_logic_Bf9wx4,
      ADR5 => cortexm0_u_logic_G4qwx4_0,
      ADR1 => N961,
      ADR0 => cortexm0_u_logic_N90wx43_28766,
      O => cortexm0_u_logic_N90wx46_29437
    );
  cortexm0_u_logic_R6n2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_R6n2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_R6n2z4_IN,
      O => cortexm0_u_logic_R6n2z4_26451,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_N90wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y103",
      INIT => X"F0005555FF0F5555"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Zfh3z4_26444,
      ADR0 => cortexm0_u_logic_Llq2z4_25884,
      ADR4 => cortexm0_u_logic_Duc2z4,
      ADR2 => cortexm0_u_logic_Kuc2z4,
      ADR3 => cortexm0_u_logic_N90wx46_29437,
      O => cortexm0_u_logic_N90wx4
    );
  cortexm0_u_logic_Xl0wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y99",
      INIT => X"FFFF5050FFFFB1FF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Wo0wx4,
      ADR0 => cortexm0_u_logic_Oaawx4_B19wx4_XOR_71_o,
      ADR2 => cortexm0_u_logic_X8zvx4,
      ADR1 => cortexm0_u_logic_Muawx4,
      ADR3 => cortexm0_u_logic_Fuawx4_26410,
      ADR4 => cortexm0_u_logic_Bpzvx4,
      O => N1113
    );
  cortexm0_u_logic_Mmux_Z78wx4132 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y99",
      INIT => X"0ACEFFFF0ACE0ACE"
    )
    port map (
      ADR3 => cortexm0_u_logic_Gdawx4_B19wx4_XOR_73_o,
      ADR5 => cortexm0_u_logic_Nozvx4,
      ADR1 => cortexm0_u_logic_Hy0wx4,
      ADR4 => cortexm0_u_logic_J4awx4_O3awx4_AND_1955_o,
      ADR0 => cortexm0_u_logic_N90wx4,
      ADR2 => cortexm0_u_logic_E5awx4_B19wx4_XOR_68_o,
      O => cortexm0_u_logic_Mmux_Z78wx4131_29435
    );
  cortexm0_u_logic_Mmux_Z78wx4135 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y99",
      INIT => X"FFFFFFFFFFFFFDFC"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fj0wx4,
      ADR0 => cortexm0_u_logic_M9awx4_B19wx4_XOR_70_o,
      ADR2 => cortexm0_u_logic_Mmux_Z78wx4133_27450,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4132_27451,
      ADR1 => cortexm0_u_logic_Mmux_Z78wx4130_27452,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4131_29435,
      O => cortexm0_u_logic_Mmux_Z78wx4134_27448
    );
  cortexm0_u_logic_haddr_o_9_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y96",
      INIT => X"EFEEAFAACFCC0F00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_n16534_7_0,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2139_o,
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_10_0,
      O => HADDR(9)
    );
  cortexm0_u_logic_Mecvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y96",
      INIT => X"0202323233003300"
    )
    port map (
      ADR3 => cortexm0_u_logic_H4p2z4_25593,
      ADR0 => cortexm0_u_logic_W5p2z4_25843,
      ADR5 => cortexm0_u_logic_Duc2z4,
      ADR4 => cortexm0_u_logic_Qs0wx46_26612,
      ADR2 => cortexm0_u_logic_Kuc2z4,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      O => cortexm0_u_logic_Mecvx4
    );
  cortexm0_u_logic_haddr_o_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y96",
      INIT => X"FDF5FCF0DD55CC00"
    )
    port map (
      ADR3 => cortexm0_u_logic_n16534_3_0,
      ADR1 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o,
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR2 => cortexm0_u_logic_Pri3z4_6_0,
      O => HADDR(5)
    );
  cortexm0_u_logic_Mxor_Ecawx4_B19wx4_XOR_72_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y98",
      INIT => X"FDF5FCF0020A030F"
    )
    port map (
      ADR1 => cortexm0_u_logic_K9z2z4_26480,
      ADR2 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2233_o,
      ADR3 => cortexm0_u_logic_Y29wx4,
      ADR4 => cortexm0_u_logic_W19wx4,
      ADR5 => cortexm0_u_logic_Wzawx4,
      ADR0 => cortexm0_u_logic_St0wx4,
      O => cortexm0_u_logic_Ecawx4_B19wx4_XOR_72_o
    );
  cortexm0_u_logic_Mmux_Z78wx4131 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y98",
      INIT => X"3030FF30BABAFFBA"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ns9wx4_B19wx4_XOR_66_o,
      ADR4 => cortexm0_u_logic_Ejawx4_B19wx4_XOR_77_o,
      ADR0 => cortexm0_u_logic_Qs0wx4,
      ADR2 => cortexm0_u_logic_P82wx4,
      ADR3 => cortexm0_u_logic_Pg1wx4,
      ADR5 => cortexm0_u_logic_Ecawx4_B19wx4_XOR_72_o,
      O => cortexm0_u_logic_Mmux_Z78wx4130_27452
    );
  cortexm0_u_logic_Vp52z4_Zk52z4_OR_1201_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y98",
      INIT => X"FFFFF0FFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Svk2z4_25556,
      ADR3 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Vp52z4_Zk52z4_OR_1201_o
    );
  cortexm0_u_logic_Ixh3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ixh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ixh3z4_IN,
      O => cortexm0_u_logic_Ixh3z4_26299,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Rtpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y98",
      INIT => X"8C00AF008C8CAFAF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Lpt2z4_26367,
      ADR4 => cortexm0_u_logic_Yoz2z4_26695,
      ADR2 => cortexm0_u_logic_Cqo2z4_26663,
      ADR0 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1194_o,
      ADR1 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o,
      ADR3 => cortexm0_u_logic_Vp52z4_Zk52z4_OR_1201_o,
      O => cortexm0_u_logic_Rtpvx42_27394
    );
  cortexm0_u_logic_Fi93z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fi93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fi93z4_IN,
      O => cortexm0_u_logic_Fi93z4_26729,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_H1qwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y101",
      INIT => X"000C000C000C0F0F"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_F473z4_27970,
      ADR2 => cortexm0_u_logic_Wzy2z4_1_26345,
      ADR5 => cortexm0_u_logic_Fi93z4_26729,
      ADR1 => cortexm0_u_logic_Fgm2z4_1_25733,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_H1qwx44_28783
    );
  cortexm0_u_logic_Duuwx4211 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y101",
      INIT => X"F0F0F0F0F0FFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Fgm2z4_1_25733,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Duuwx421
    );
  cortexm0_u_logic_Jxovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y97",
      INIT => X"000D0D0D00DDDDDD"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o,
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_11_0,
      ADR4 => cortexm0_u_logic_n16534_8_0,
      O => cortexm0_u_logic_Jxovx4
    );
  cortexm0_u_logic_Ey03z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y97",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ey03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ey03z4_IN,
      O => cortexm0_u_logic_Ey03z4_27282,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y97",
      INIT => X"F1F3F3F3F5FFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ekovx4,
      ADR4 => cortexm0_u_logic_Yuovx4,
      ADR1 => cortexm0_u_logic_S4qvx4,
      ADR5 => cortexm0_u_logic_Xxovx4,
      ADR2 => cortexm0_u_logic_Gv92z4_Nv92z4_AND_6424_o,
      ADR3 => cortexm0_u_logic_Jxovx4,
      O => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o5_27093
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y100",
      INIT => X"8000C0C0FFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fvovx4_25616,
      ADR1 => cortexm0_u_logic_Ekovx4,
      ADR2 => cortexm0_u_logic_Yuovx4,
      ADR0 => cortexm0_u_logic_Z6ovx4,
      ADR3 => cortexm0_u_logic_Xxovx4,
      ADR5 => cortexm0_u_logic_Owovx4,
      O => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o6_29436
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y100",
      INIT => X"FFFFF7FFF7FFF7FF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Jxovx4,
      ADR1 => cortexm0_u_logic_Ug0wx4,
      ADR3 => cortexm0_u_logic_Ql0wx4,
      ADR0 => cortexm0_u_logic_Fc0wx4,
      ADR5 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o6_29436,
      ADR2 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o5_27093,
      O => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o7_28459
    );
  cortexm0_u_logic_Mmux_Sl8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y100",
      INIT => X"AFAF0F0FFFFF5F5F"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Uz9wx4_B19wx4_XOR_67_o,
      ADR4 => cortexm0_u_logic_X8zvx4,
      ADR5 => cortexm0_u_logic_Muawx4,
      ADR2 => cortexm0_u_logic_Fuawx4_26410,
      O => cortexm0_u_logic_Sl8wx4
    );
  cortexm0_u_logic_Ekhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y100",
      INIT => X"AAAAA0A0AAAAAFA0"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Fhx2z4_26665,
      ADR2 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR3 => cortexm0_u_logic_Pri3z4_13_0,
      O => N370
    );
  cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y102",
      INIT => X"55DD008855DD0088"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_B6j2z4_28387,
      ADR4 => cortexm0_u_logic_Zfh3z4_26444,
      ADR0 => cortexm0_u_logic_Duc2z41_27425,
      ADR3 => cortexm0_u_logic_Kuc2z4,
      O => N716
    );
  cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y102",
      INIT => X"0000000080FFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Icxwx4,
      ADR1 => cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o4_26968,
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR0 => cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o3_26969,
      ADR4 => cortexm0_u_logic_Kuc2z4,
      ADR5 => N716,
      O => cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o
    );
  cortexm0_u_logic_L9zvx4311 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y102",
      INIT => X"FFFFA0AAFFFF000A"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Muawx4,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR4 => cortexm0_u_logic_Q8zvx4,
      ADR2 => cortexm0_u_logic_Dih2z4,
      ADR0 => cortexm0_u_logic_Fuawx4_26410,
      O => cortexm0_u_logic_L9zvx431
    );
  cortexm0_u_logic_Pw03z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pw03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pw03z4_IN,
      O => cortexm0_u_logic_Pw03z4_26473,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wa0wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y102",
      INIT => X"02020033020288BB"
    )
    port map (
      ADR3 => cortexm0_u_logic_M3u2z4_0,
      ADR2 => cortexm0_u_logic_N3n2z4_26475,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_Pw03z4_26473,
      ADR1 => cortexm0_u_logic_T1d3z4_25557,
      ADR0 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Wa0wx46_26468
    );
  cortexm0_u_logic_Fexwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y110",
      INIT => X"5533000F5533FF0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Yx83z4_28559,
      ADR1 => cortexm0_u_logic_Jw73z4_26788,
      ADR0 => cortexm0_u_logic_An63z4_28560,
      ADR5 => cortexm0_u_logic_Gfq2z4_27808,
      ADR4 => cortexm0_u_logic_Fgm2z4_2_25727,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1198
    );
  cortexm0_u_logic_Jw73z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y110",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jw73z4_CLK,
      I => cortexm0_u_logic_Cfzvx4,
      O => cortexm0_u_logic_Jw73z4_26788,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Cfzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y110",
      INIT => X"FFFFFFFFFFFF0F7F"
    )
    port map (
      ADR4 => N419,
      ADR0 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4162_o,
      ADR2 => cortexm0_u_logic_Xfzvx42_26156,
      ADR1 => cortexm0_u_logic_Qfzvx43_26070,
      ADR3 => cortexm0_u_logic_Qfzvx42_26492,
      ADR5 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493,
      O => cortexm0_u_logic_Cfzvx4
    );
  cortexm0_u_logic_Qji3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y114",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qji3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qji3z4_IN,
      O => cortexm0_u_logic_Qji3z4_27525,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Sa23z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sa23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sa23z4_IN,
      O => cortexm0_u_logic_Sa23z4_26241,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Vgq2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vgq2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vgq2z4_IN,
      O => cortexm0_u_logic_Vgq2z4_27807,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Zb83z4_cortexm0_u_logic_Zb83z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_A272z4_H272z4_AND_6016_o111,
      O => cortexm0_u_logic_A272z4_H272z4_AND_6016_o111_0
    );
  cortexm0_u_logic_Mmux_Z78wx4137 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y99",
      INIT => X"FFFF0F00FFFFAFAA"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Lf0wx4,
      ADR5 => cortexm0_u_logic_U6awx4_B19wx4_XOR_69_o,
      ADR3 => cortexm0_u_logic_Qk1wx4,
      ADR2 => cortexm0_u_logic_R99wx4_B19wx4_XOR_64_o,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4135_27492,
      O => cortexm0_u_logic_Mmux_Z78wx4136_29449
    );
  cortexm0_u_logic_Mmux_Z78wx4141 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y99",
      INIT => X"DFDFCCCCDF5FCC00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Muawx4,
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR0 => cortexm0_u_logic_Fuawx4_26410,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx4134_27448,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4139,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4136_29449,
      O => cortexm0_u_logic_Mmux_Z78wx4140_27467
    );
  cortexm0_u_logic_Zb83z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zb83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zb83z4_IN,
      O => cortexm0_u_logic_Zb83z4_26551,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_C61wx41111 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y99",
      INIT => X"DFFF3FFFDFFF3FFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR1 => cortexm0_u_logic_Fgm2z4_25658,
      ADR0 => cortexm0_u_logic_M1j2z4_25871,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR5 => '1',
      O => cortexm0_u_logic_C61wx4111
    );
  cortexm0_u_logic_A272z4_H272z4_AND_6016_o1111 : X_LUT5
    generic map(
      LOC => "SLICE_X34Y99",
      INIT => X"DFCFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR1 => cortexm0_u_logic_Fgm2z4_25658,
      ADR0 => cortexm0_u_logic_M1j2z4_25871,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      O => cortexm0_u_logic_A272z4_H272z4_AND_6016_o111
    );
  cortexm0_u_logic_Q273z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Q273z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Q273z4_IN,
      O => cortexm0_u_logic_Q273z4_26302,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qk1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y94",
      INIT => X"CC55CC550F550F55"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Rkd3z4_26432,
      ADR2 => cortexm0_u_logic_Wce3z4_25703,
      ADR1 => cortexm0_u_logic_Qk1wx44_26430,
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Qk1wx4
    );
  cortexm0_u_logic_Aud3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Aud3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Aud3z4_IN,
      O => cortexm0_u_logic_Aud3z4_26426,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qk1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y94",
      INIT => X"CF450000CF45CF45"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pvd3z4_26427,
      ADR0 => cortexm0_u_logic_Tyd3z4_25698,
      ADR1 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      ADR5 => cortexm0_u_logic_Aud3z4_26426,
      ADR4 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      O => cortexm0_u_logic_Qk1wx42_26425
    );
  cortexm0_u_logic_Pg1wx45_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y93",
      INIT => X"F000FAAAFCCCFEEE"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kt43z4_27888,
      ADR1 => cortexm0_u_logic_T263z4_26727,
      ADR3 => cortexm0_u_logic_Zgr2z4_26726,
      ADR5 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      ADR2 => cortexm0_u_logic_Bf9wx4,
      O => N1319
    );
  cortexm0_u_logic_Pg1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y93",
      INIT => X"00000000A2000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_S703z4_26717,
      ADR3 => cortexm0_u_logic_Pg1wx43_26260,
      ADR2 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1346_o,
      ADR4 => cortexm0_u_logic_H2wwx4,
      ADR0 => cortexm0_u_logic_Pg1wx41_29445,
      ADR5 => N1319,
      O => cortexm0_u_logic_Pg1wx45_25970
    );
  cortexm0_u_logic_Ze1wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y93",
      INIT => X"03330FFF01110555"
    )
    port map (
      ADR1 => cortexm0_u_logic_Oir2z4_29446,
      ADR2 => cortexm0_u_logic_Zgr2z4_26726,
      ADR0 => cortexm0_u_logic_T263z4_26727,
      ADR3 => cortexm0_u_logic_C51xx4,
      ADR5 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1197_o,
      ADR4 => cortexm0_u_logic_Y21xx4,
      O => cortexm0_u_logic_Ze1wx49_26725
    );
  cortexm0_u_logic_Oir2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Oir2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Oir2z4_IN,
      O => cortexm0_u_logic_Oir2z4_29446,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Pg1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y93",
      INIT => X"7077707770777077"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Sa23z4_26241,
      ADR1 => cortexm0_u_logic_Oir2z4_29446,
      ADR2 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      ADR0 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_Pg1wx41_29445
    );
  cortexm0_u_logic_Bjkvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y96",
      INIT => X"A2A0220022002200"
    )
    port map (
      ADR0 => cortexm0_u_logic_O5t2z4_25752,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Trq2z4_26216,
      ADR5 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_R8x2z4_27716,
      ADR1 => cortexm0_u_logic_Ark2z4_25833,
      O => N126
    );
  cortexm0_u_logic_Yuovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y96",
      INIT => X"0070707000777777"
    )
    port map (
      ADR2 => cortexm0_u_logic_A272z4_H272z4_AND_6016_o,
      ADR1 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_5_0,
      ADR5 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR0 => cortexm0_u_logic_n16534_2_0,
      O => cortexm0_u_logic_Yuovx4
    );
  cortexm0_u_logic_Ovc3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ovc3z4_CLK,
      I => cortexm0_u_logic_Bjkvx4_22634,
      O => cortexm0_u_logic_Ovc3z4_26723,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Bjkvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y96",
      INIT => X"DDDDFFDD8888FF88"
    )
    port map (
      ADR2 => '1',
      ADR1 => N126,
      ADR0 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Ovc3z4_26723,
      ADR3 => cortexm0_u_logic_H3wvx4_25594,
      ADR4 => cortexm0_u_logic_Yuovx4,
      O => cortexm0_u_logic_Bjkvx4_22634
    );
  cortexm0_u_logic_N4cvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y95",
      INIT => X"0022332230223022"
    )
    port map (
      ADR0 => cortexm0_u_logic_Rkd3z4_26432,
      ADR2 => cortexm0_u_logic_Wce3z4_25703,
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR4 => cortexm0_u_logic_Qk1wx44_26430,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      O => cortexm0_u_logic_N4cvx4
    );
  cortexm0_u_logic_Y5cvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y95",
      INIT => X"0555444400504444"
    )
    port map (
      ADR5 => cortexm0_u_logic_Dkr2z4_25969,
      ADR1 => cortexm0_u_logic_Wce3z4_25703,
      ADR4 => cortexm0_u_logic_Duc2z4,
      ADR3 => cortexm0_u_logic_Pg1wx45_25970,
      ADR2 => cortexm0_u_logic_Kuc2z4,
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      O => cortexm0_u_logic_Y5cvx4
    );
  cortexm0_u_logic_Wce3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wce3z4_CLK,
      I => cortexm0_u_logic_Wzivx4,
      O => cortexm0_u_logic_Wce3z4_25703,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wzivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y95",
      INIT => X"2F22FFFF2F220F00"
    )
    port map (
      ADR0 => cortexm0_u_logic_Gmd3z4_28016,
      ADR1 => cortexm0_u_logic_Pxyvx4,
      ADR4 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Wce3z4_25703,
      ADR3 => cortexm0_u_logic_H3wvx4_25594,
      ADR2 => cortexm0_u_logic_Owovx4,
      O => cortexm0_u_logic_Wzivx4
    );
  cortexm0_u_logic_Tr63z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y116",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tr63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tr63z4_IN,
      O => cortexm0_u_logic_Tr63z4_27091,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_I443z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y109",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_I443z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_I443z4_IN,
      O => cortexm0_u_logic_I443z4_26786,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y109",
      INIT => X"F0305010FF335511"
    )
    port map (
      ADR1 => cortexm0_u_logic_Rd53z4_26802,
      ADR5 => cortexm0_u_logic_Ql13z4_28574,
      ADR4 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      ADR0 => cortexm0_u_logic_I443z4_26786,
      ADR3 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR2 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      O => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o1_28573
    );
  cortexm0_u_logic_Mnvwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y109",
      INIT => X"300030F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Tr63z4_27091,
      ADR1 => cortexm0_u_logic_F9j2z4_27092,
      ADR3 => cortexm0_u_logic_Wzy2z4_1_26345,
      ADR2 => cortexm0_u_logic_Fgm2z4_2_25727,
      ADR5 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Mnvwx43_27088
    );
  cortexm0_u_logic_X543z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y109",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_X543z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_X543z4_IN,
      O => cortexm0_u_logic_X543z4_27760,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Efp2z4_cortexm0_u_logic_Efp2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N783,
      O => N783_0
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o10_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y97",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Kop2z4_25852,
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => '1',
      O => N782
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o10_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X34Y97",
      INIT => X"F7F77777"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Rxzvx4,
      ADR1 => cortexm0_u_logic_Ekovx4,
      ADR2 => cortexm0_u_logic_Kop2z4_25852,
      ADR4 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      O => N783
    );
  cortexm0_u_logic_Efp2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y97",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Efp2z4_CLK,
      I => cortexm0_u_logic_Qnkvx4_22651,
      O => cortexm0_u_logic_Efp2z4_26724,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qnkvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y97",
      INIT => X"F3F3C0C0FFF3FFC0"
    )
    port map (
      ADR0 => '1',
      ADR2 => N134,
      ADR1 => cortexm0_u_logic_Df3wx4,
      ADR4 => cortexm0_u_logic_Efp2z4_26724,
      ADR3 => cortexm0_u_logic_H3wvx4_25594,
      ADR5 => cortexm0_u_logic_Rxzvx4,
      O => cortexm0_u_logic_Qnkvx4_22651
    );
  cortexm0_u_logic_Rxzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y97",
      INIT => X"0051515100F3F3F3"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5990_o,
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR0 => cortexm0_u_logic_Pri3z4_6_0,
      ADR3 => cortexm0_u_logic_n16534_3_0,
      O => cortexm0_u_logic_Rxzvx4
    );
  cortexm0_u_logic_K1wvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y97",
      INIT => X"00000000FFFFABFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Emi2z4_25916,
      ADR0 => cortexm0_u_logic_K1wvx41_28787,
      ADR4 => cortexm0_u_logic_K1wvx43_27913,
      ADR1 => cortexm0_u_logic_Duc2z4,
      ADR2 => cortexm0_u_logic_I0d2z4_0,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      O => cortexm0_u_logic_K1wvx4
    );
  cortexm0_u_logic_Yx83z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y111",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yx83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yx83z4_IN,
      O => cortexm0_u_logic_Yx83z4_28559,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_N482z4_U482z4_AND_6172_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y113",
      INIT => X"FF33FF335F13FF33"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sz23z4_27524,
      ADR0 => cortexm0_u_logic_Fli3z4_27528,
      ADR2 => cortexm0_u_logic_Fgm2z4_25658,
      ADR5 => cortexm0_u_logic_Sjj2z4_25659,
      ADR4 => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6778_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      O => cortexm0_u_logic_N482z4_U482z4_AND_6172_o2_27797
    );
  cortexm0_u_logic_Zpj2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y113",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zpj2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zpj2z4_IN,
      O => cortexm0_u_logic_Zpj2z4_27085,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y113",
      INIT => X"5707570700000000"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Sz23z4_27524,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Xr42z4_Es42z4_AND_5709_o3_27519
    );
  cortexm0_u_logic_Sz23z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y115",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sz23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sz23z4_IN,
      O => cortexm0_u_logic_Sz23z4_27524,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_An63z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y109",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_An63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_An63z4_IN,
      O => cortexm0_u_logic_An63z4_28560,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y110",
      INIT => X"F000F000F222F000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Wnh3z4_27809,
      ADR0 => cortexm0_u_logic_Djh3z4_26801,
      ADR1 => cortexm0_u_logic_Fgm2z4_25658,
      ADR5 => cortexm0_u_logic_Sjj2z4_25659,
      ADR4 => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6778_o,
      ADR2 => cortexm0_u_logic_Ue9wx4,
      O => N1243
    );
  cortexm0_u_logic_Rd53z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y110",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rd53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rd53z4_IN,
      O => cortexm0_u_logic_Rd53z4_26802,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Cgu2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cgu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cgu2z4_IN,
      O => cortexm0_u_logic_Cgu2z4_26987,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wa0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y103",
      INIT => X"22222277AFAFAFAF"
    )
    port map (
      ADR2 => cortexm0_u_logic_J0n2z4_26461,
      ADR3 => cortexm0_u_logic_Ug43z4_26462,
      ADR1 => cortexm0_u_logic_Cy13z4_26463,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Wa0wx42_29452
    );
  cortexm0_u_logic_Wa0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y103",
      INIT => X"FF770000FF5F0000"
    )
    port map (
      ADR2 => cortexm0_u_logic_C5n2z4_26450,
      ADR1 => cortexm0_u_logic_R6n2z4_26451,
      ADR5 => cortexm0_u_logic_M1j2z4_25871,
      ADR3 => cortexm0_u_logic_H3d3z4_25555,
      ADR0 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Wa0wx41_29453
    );
  cortexm0_u_logic_Wa0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y103",
      INIT => X"FFB8FFB8FFB8FFB8"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Svk2z4_25556,
      ADR0 => cortexm0_u_logic_Wa0wx42_29452,
      ADR2 => cortexm0_u_logic_Wa0wx43_26464,
      ADR3 => cortexm0_u_logic_Wa0wx41_29453,
      O => cortexm0_u_logic_Wa0wx44_29451
    );
  cortexm0_u_logic_C5n2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_C5n2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_C5n2z4_IN,
      O => cortexm0_u_logic_C5n2z4_26450,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wa0wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y103",
      INIT => X"FDFD0000ECEC0000"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_Wa0wx46_26468,
      ADR5 => cortexm0_u_logic_Wa0wx47_26469,
      ADR1 => cortexm0_u_logic_Wa0wx45_26470,
      ADR4 => cortexm0_u_logic_Wa0wx44_29451,
      O => cortexm0_u_logic_Wa0wx4
    );
  cortexm0_u_logic_Hk0wx416 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y105",
      INIT => X"00F3005100000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Sog3z4_26690,
      ADR1 => cortexm0_u_logic_Tzg3z4_25885,
      ADR2 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1194_o,
      ADR3 => N1139,
      ADR5 => cortexm0_u_logic_Hk0wx411_27713,
      ADR4 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1202_o,
      O => cortexm0_u_logic_Hk0wx418
    );
  cortexm0_u_logic_Fj0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y105",
      INIT => X"8800080000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Avg3z4_25686,
      ADR4 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o,
      ADR0 => cortexm0_u_logic_Fj0wx42_28815,
      ADR1 => cortexm0_u_logic_Fj0wx43_28816,
      ADR5 => cortexm0_u_logic_Fj0wx41_28814,
      ADR3 => cortexm0_u_logic_Dmvwx4,
      O => cortexm0_u_logic_Fj0wx44_26605
    );
  cortexm0_u_logic_Dmvwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y105",
      INIT => X"F0305010FF335511"
    )
    port map (
      ADR4 => cortexm0_u_logic_U9h2z4_Erc2z4_OR_1421_o,
      ADR0 => cortexm0_u_logic_Rdg3z4_28535,
      ADR3 => cortexm0_u_logic_Bah2z4_Erc2z4_OR_1422_o,
      ADR1 => cortexm0_u_logic_Hqg3z4_25687,
      ADR2 => cortexm0_u_logic_Dmvwx44_26691,
      ADR5 => N508,
      O => cortexm0_u_logic_Dmvwx4
    );
  cortexm0_u_logic_Ccg3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ccg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ccg3z4_IN,
      O => cortexm0_u_logic_Ccg3z4_25679,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Dmvwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y105",
      INIT => X"000B000B000B0009"
    )
    port map (
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR1 => cortexm0_u_logic_Fgm2z4_25658,
      ADR5 => cortexm0_u_logic_Ccg3z4_25679,
      ADR0 => cortexm0_u_logic_Sjj2z4_25659,
      ADR3 => cortexm0_u_logic_Dmvwx43_26689,
      O => N508
    );
  cortexm0_u_logic_Xd8wx4_cortexm0_u_logic_Xd8wx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N845_pack_8,
      O => N845
    );
  cortexm0_u_logic_J70wx4_SW0_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y101"
    )
    port map (
      IA => N1365,
      IB => N1366,
      O => N845_pack_8,
      SEL => cortexm0_u_logic_Jd8wx4
    );
  cortexm0_u_logic_J70wx4_SW0_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y101",
      INIT => X"C341FF55FF55FF55"
    )
    port map (
      ADR3 => cortexm0_u_logic_Wa0wx4,
      ADR5 => cortexm0_u_logic_X8zvx4,
      ADR2 => cortexm0_u_logic_E5awx4,
      ADR1 => cortexm0_u_logic_Wzawx4,
      ADR4 => cortexm0_u_logic_N90wx4,
      ADR0 => cortexm0_u_logic_Xd8wx4,
      O => N1365
    );
  cortexm0_u_logic_J70wx4_SW0_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y101",
      INIT => X"8088A0AA2022A0AA"
    )
    port map (
      ADR0 => cortexm0_u_logic_N90wx4,
      ADR2 => cortexm0_u_logic_Wa0wx4,
      ADR4 => cortexm0_u_logic_X8zvx4,
      ADR1 => cortexm0_u_logic_Wzawx4,
      ADR5 => cortexm0_u_logic_E5awx4,
      ADR3 => cortexm0_u_logic_Xd8wx4,
      O => N1366
    );
  cortexm0_u_logic_Xd8wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y101",
      INIT => X"1010000010101000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pdi2z4_26172,
      ADR0 => cortexm0_u_logic_Tki2z4_25751,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR3 => cortexm0_u_logic_Fij2z4_25836,
      ADR4 => cortexm0_u_logic_Ark2z4_25833,
      O => cortexm0_u_logic_Xd8wx4
    );
  cortexm0_u_logic_Ia0wx41_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y101",
      INIT => X"FFF3FFFFFFF0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => N845,
      ADR2 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR1 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR5 => cortexm0_u_logic_Pri3z4_23_0,
      ADR3 => cortexm0_u_logic_Bpzvx4,
      O => N1047
    );
  cortexm0_u_logic_Uhzvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y108",
      INIT => X"FFFFFF30FFFFFF75"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pri3z4_27_0,
      ADR1 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR4 => N584,
      ADR0 => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3579_o_0,
      ADR5 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3648_o,
      ADR3 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3650_o_26493,
      O => cortexm0_u_logic_Uhzvx4_28631
    );
  cortexm0_u_logic_Nz83z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nz83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nz83z4_IN,
      O => cortexm0_u_logic_Nz83z4_26530,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Pdbwx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y108",
      INIT => X"20F020FA2AF02AFA"
    )
    port map (
      ADR5 => cortexm0_u_logic_Kiq2z4_28561,
      ADR4 => cortexm0_u_logic_An63z4_28560,
      ADR1 => cortexm0_u_logic_Hak2z4_26752,
      ADR0 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => N1461
    );
  cortexm0_u_logic_Fj0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y104",
      INIT => X"033303330FFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Eyg3z4_29456,
      ADR1 => cortexm0_u_logic_Pwg3z4_25691,
      ADR5 => cortexm0_u_logic_Bf9wx4,
      ADR2 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_Fj0wx43_28816
    );
  cortexm0_u_logic_Hk0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y104",
      INIT => X"0FFF0FFF05550555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Eyg3z4_29456,
      ADR0 => cortexm0_u_logic_Ccg3z4_25679,
      ADR3 => cortexm0_u_logic_Y21xx4,
      ADR5 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1204_o,
      O => cortexm0_u_logic_Hk0wx41_29454
    );
  cortexm0_u_logic_Hk0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y104",
      INIT => X"0000F531F531F531"
    )
    port map (
      ADR5 => cortexm0_u_logic_Pwg3z4_25691,
      ADR1 => cortexm0_u_logic_Wrg3z4_25692,
      ADR0 => cortexm0_u_logic_Vgg3z4_25693,
      ADR4 => cortexm0_u_logic_C51xx4,
      ADR2 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1197_o,
      ADR3 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1208_o,
      O => cortexm0_u_logic_Hk0wx46
    );
  cortexm0_u_logic_Eyg3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Eyg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Eyg3z4_IN,
      O => cortexm0_u_logic_Eyg3z4_29456,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hk0wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y104",
      INIT => X"AA000000AAA0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_C51xx4,
      ADR2 => cortexm0_u_logic_Hk0wx412_25690,
      ADR4 => cortexm0_u_logic_Hk0wx45_25680,
      ADR0 => cortexm0_u_logic_Hk0wx41_29454,
      ADR3 => cortexm0_u_logic_Hk0wx46,
      O => cortexm0_u_logic_Hk0wx413_25688
    );
  cortexm0_u_logic_Ow23z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ow23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ow23z4_IN,
      O => cortexm0_u_logic_Ow23z4_26680,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Djzvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y106",
      INIT => X"5F550F77FFFF0F77"
    )
    port map (
      ADR1 => cortexm0_u_logic_Gf53z4_26679,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR4 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_Ow23z4_26680,
      ADR0 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Djzvx43_26678
    );
  cortexm0_u_logic_Po63z4_cortexm0_u_logic_Po63z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1300,
      O => N1300_0
    );
  cortexm0_u_logic_Djzvx44_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y107"
    )
    port map (
      IA => N1621,
      IB => N1622,
      O => N1300,
      SEL => cortexm0_u_logic_H3d3z4_25555
    );
  cortexm0_u_logic_Djzvx44_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y107",
      INIT => X"EEEEDDFFEFEFDDFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Yaz2z4_25558,
      ADR3 => cortexm0_u_logic_Y1v2z4_26529,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_V0k2z4_26537,
      ADR1 => cortexm0_u_logic_Djzvx46_29459,
      O => N1621
    );
  cortexm0_u_logic_Djzvx44_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y107",
      INIT => X"FFFF3FFFAAAA2AAA"
    )
    port map (
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      ADR1 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_Fn13z4_26880,
      ADR5 => cortexm0_u_logic_Djzvx46_29459,
      ADR0 => cortexm0_u_logic_Djzvx47_29458,
      O => N1622
    );
  cortexm0_u_logic_Djzvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y107",
      INIT => X"F050F073FF50F073"
    )
    port map (
      ADR1 => cortexm0_u_logic_Yx73z4_26539,
      ADR5 => cortexm0_u_logic_Z3k2z4_26531,
      ADR0 => cortexm0_u_logic_X543z4_27760,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Djzvx46_29459
    );
  cortexm0_u_logic_Po63z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Po63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Po63z4_IN,
      O => cortexm0_u_logic_Po63z4_26532,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Djzvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y107",
      INIT => X"FF11FF00FF11FFAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Pst2z4_26538,
      ADR0 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_Po63z4_26532,
      ADR3 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Djzvx47_29458
    );
  cortexm0_u_logic_Fn13z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y111",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fn13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fn13z4_IN,
      O => cortexm0_u_logic_Fn13z4_26880,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_St0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y100",
      INIT => X"FF0F550533031101"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fi93z4_26729,
      ADR0 => cortexm0_u_logic_Eun2z4_26730,
      ADR2 => cortexm0_u_logic_K103z4_29450,
      ADR5 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1205_o,
      ADR3 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o,
      ADR4 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1208_o,
      O => cortexm0_u_logic_St0wx41_26728
    );
  cortexm0_u_logic_Qs0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y100",
      INIT => X"5555515555555555"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ixn2z4_26654,
      ADR1 => cortexm0_u_logic_K103z4_29450,
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR4 => cortexm0_u_logic_Fgm2z4_25658,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      ADR3 => cortexm0_u_logic_Wzy2z4_25662,
      O => cortexm0_u_logic_Qs0wx45_26653
    );
  cortexm0_u_logic_K103z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_K103z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_K103z4_IN,
      O => cortexm0_u_logic_K103z4_29450,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qs0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y100",
      INIT => X"00000000FFFF7FFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fgm2z4_25658,
      ADR1 => cortexm0_u_logic_Rni2z4_25661,
      ADR3 => cortexm0_u_logic_Wzy2z4_25662,
      ADR5 => cortexm0_u_logic_K103z4_29450,
      ADR0 => cortexm0_u_logic_M1j2z4_25871,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Qs0wx44_26652
    );
  cortexm0_u_logic_Y92wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y102",
      INIT => X"02030A0F2233AAFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_n16534_21_0,
      ADR2 => cortexm0_u_logic_Pri3z4_24_0,
      O => cortexm0_u_logic_Y92wx4
    );
  cortexm0_u_logic_B6j2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y102",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_B6j2z4_CLK,
      I => cortexm0_u_logic_K8ivx4,
      O => cortexm0_u_logic_B6j2z4_28387,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_K8ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y102",
      INIT => X"3030AAAAFF30FFAA"
    )
    port map (
      ADR2 => cortexm0_u_logic_Kaf3z4_26942,
      ADR1 => cortexm0_u_logic_Pxyvx4,
      ADR4 => cortexm0_u_logic_Df3wx4,
      ADR0 => cortexm0_u_logic_B6j2z4_28387,
      ADR3 => cortexm0_u_logic_H3wvx4_25594,
      ADR5 => cortexm0_u_logic_Y92wx4,
      O => cortexm0_u_logic_K8ivx4
    );
  cortexm0_u_logic_Wa0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y102",
      INIT => X"20A520F520AF20FF"
    )
    port map (
      ADR4 => cortexm0_u_logic_L733z4_26471,
      ADR5 => cortexm0_u_logic_Mz63z4_26472,
      ADR1 => cortexm0_u_logic_Zfh3z4_26444,
      ADR0 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Wa0wx45_26470
    );
  cortexm0_u_logic_Hlzvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y101",
      INIT => X"8000800000008000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fn13z4_26880,
      ADR5 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      ADR3 => cortexm0_u_logic_Hlzvx41_26881,
      ADR0 => cortexm0_u_logic_Hlzvx43_26882,
      ADR1 => cortexm0_u_logic_Hlzvx42_26607,
      ADR2 => cortexm0_u_logic_Feqwx4,
      O => cortexm0_u_logic_Hlzvx44_26879
    );
  cortexm0_u_logic_Do1wx4311 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y101",
      INIT => X"C238C030F2F8F0F0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Muawx4,
      ADR5 => cortexm0_u_logic_X8zvx4,
      ADR3 => cortexm0_u_logic_Wzawx4,
      ADR2 => cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o,
      ADR1 => cortexm0_u_logic_S3cwx4,
      ADR0 => cortexm0_u_logic_Fuawx4_26410,
      O => cortexm0_u_logic_Do1wx4311_29467
    );
  cortexm0_u_logic_F8u2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_F8u2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_F8u2z4_IN,
      O => cortexm0_u_logic_F8u2z4_27283,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Do1wx4312 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y101",
      INIT => X"AFAF8C00AFAF2300"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wzawx4,
      ADR5 => cortexm0_u_logic_S3cwx4,
      ADR3 => cortexm0_u_logic_Olzvx4,
      ADR0 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR4 => cortexm0_u_logic_Do1wx4311_29467,
      ADR2 => cortexm0_u_logic_Pri3z4_11_0,
      O => cortexm0_u_logic_Do1wx431
    );
  cortexm0_u_logic_Ze1wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y94",
      INIT => X"A0AAF0FF20223033"
    )
    port map (
      ADR1 => cortexm0_u_logic_Gcr2z4_26719,
      ADR4 => cortexm0_u_logic_Kfr2z4_26720,
      ADR3 => cortexm0_u_logic_Dkr2z4_25969,
      ADR2 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1194_o,
      ADR5 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1204_o,
      ADR0 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1208_o,
      O => cortexm0_u_logic_Ze1wx47_29461
    );
  cortexm0_u_logic_Ze1wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y94",
      INIT => X"BB000B00BBBB0B0B"
    )
    port map (
      ADR2 => cortexm0_u_logic_S703z4_26717,
      ADR1 => cortexm0_u_logic_Cc73z4_26718,
      ADR5 => cortexm0_u_logic_M413z4_26261,
      ADR0 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1206_o,
      ADR4 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o,
      ADR3 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1199_o,
      O => cortexm0_u_logic_Ze1wx46_29460
    );
  cortexm0_u_logic_Mxor_Ejawx4_B19wx4_XOR_77_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y94",
      INIT => X"CCC6C6C6CCC3C3C3"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fzl2z4_26001,
      ADR2 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2233_o,
      ADR3 => cortexm0_u_logic_Y29wx4,
      ADR0 => cortexm0_u_logic_Ze1wx4,
      ADR5 => cortexm0_u_logic_W19wx4,
      ADR1 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Ejawx4_B19wx4_XOR_77_o
    );
  cortexm0_u_logic_Zgr2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zgr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zgr2z4_IN,
      O => cortexm0_u_logic_Zgr2z4_26726,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ze1wx410 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y94",
      INIT => X"80000000C0000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR0 => N1292,
      ADR3 => cortexm0_u_logic_Ze1wx45_0,
      ADR4 => cortexm0_u_logic_Ze1wx49_26725,
      ADR1 => cortexm0_u_logic_Ze1wx46_29460,
      ADR2 => cortexm0_u_logic_Ze1wx47_29461,
      O => cortexm0_u_logic_Ze1wx4
    );
  cortexm0_u_logic_Wpcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y102",
      INIT => X"030F03000A0F0A00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Lgi3z4_26864,
      ADR0 => cortexm0_u_logic_S8k2z4_26674,
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR1 => cortexm0_u_logic_Hlzvx44_26879,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      O => cortexm0_u_logic_Wpcvx4
    );
  cortexm0_u_logic_Ia0wx41_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y102",
      INIT => X"FFFFFFFF2FFF22FF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Xd8wx4,
      ADR2 => cortexm0_u_logic_Nn0wx4,
      ADR1 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR5 => N1113,
      ADR0 => cortexm0_u_logic_Pri3z4_20_0,
      ADR3 => cortexm0_u_logic_Bo0wx4_28664,
      O => N1040
    );
  cortexm0_u_logic_Mmux_Z78wx4150 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y102",
      INIT => X"7F773F335F550F00"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ejawx4_B19wx4_XOR_77_o,
      ADR3 => cortexm0_u_logic_H3awx4_O3awx4_AND_1953_o,
      ADR4 => cortexm0_u_logic_Gdawx4_B19wx4_XOR_73_o,
      ADR1 => cortexm0_u_logic_Pg1wx4,
      ADR2 => cortexm0_u_logic_Hlzvx4,
      ADR0 => cortexm0_u_logic_Hy0wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4152_26884
    );
  cortexm0_u_logic_Y1n2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y1n2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Y1n2z4_IN,
      O => cortexm0_u_logic_Y1n2z4_26477,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hlzvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y102",
      INIT => X"FF55005533333333"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Lgi3z4_26864,
      ADR0 => cortexm0_u_logic_S8k2z4_26674,
      ADR4 => cortexm0_u_logic_Hlzvx44_26879,
      ADR5 => cortexm0_u_logic_Duc2z4,
      ADR3 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Hlzvx4
    );
  cortexm0_u_logic_X1e3z4_cortexm0_u_logic_X1e3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pap2z4_pack_2,
      O => cortexm0_u_logic_Pap2z4_26547
    );
  cortexm0_u_logic_Gm1wx421 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y97",
      INIT => X"C4F5C4F50000C4F5"
    )
    port map (
      ADR4 => cortexm0_u_logic_Snd3z4_28335,
      ADR0 => cortexm0_u_logic_X1e3z4_28332,
      ADR3 => cortexm0_u_logic_M3e3z4_28334,
      ADR5 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1205_o,
      ADR1 => cortexm0_u_logic_Vp52z4_Zk52z4_OR_1201_o,
      ADR2 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1202_o,
      O => cortexm0_u_logic_Gm1wx42_29463
    );
  cortexm0_u_logic_Gm1wx417 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y97",
      INIT => X"FFECFFE0CCCCC0C0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Gm1wx451,
      ADR2 => cortexm0_u_logic_Gm1wx49_28123,
      ADR0 => cortexm0_u_logic_Gm1wx410,
      ADR3 => cortexm0_u_logic_Gm1wx414_0,
      ADR4 => cortexm0_u_logic_Gm1wx417_0,
      ADR5 => cortexm0_u_logic_Gm1wx42_29463,
      O => cortexm0_u_logic_Gm1wx418_28541
    );
  cortexm0_u_logic_Nn0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y97",
      INIT => X"135F135F0000135F"
    )
    port map (
      ADR2 => cortexm0_u_logic_M0i3z4_26795,
      ADR1 => cortexm0_u_logic_Xyh3z4_26790,
      ADR4 => cortexm0_u_logic_Pap2z4_26547,
      ADR3 => cortexm0_u_logic_C51xx4,
      ADR0 => cortexm0_u_logic_Y21xx4,
      ADR5 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1202_o,
      O => cortexm0_u_logic_Nn0wx41_25909
    );
  cortexm0_u_logic_X1e3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y97",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_X1e3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_X1e3z4_IN,
      O => cortexm0_u_logic_X1e3z4_28332,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Vp52z4_Vb52z4_OR_1202_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y97",
      INIT => X"FBFBFFFFFBFBFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Svk2z4_25556,
      ADR0 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => '1',
      O => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1202_o
    );
  cortexm0_u_logic_Xl0wx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X35Y97",
      INIT => X"FF00FF00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Xl0wx4_28594,
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_Xl0wx4_rt_23076
    );
  cortexm0_u_logic_Pap2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y97",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pap2z4_CLK,
      I => cortexm0_u_logic_Xl0wx4_rt_23076,
      O => cortexm0_u_logic_Pap2z4_pack_2,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hk0wx410_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y104",
      INIT => X"2211220000110000"
    )
    port map (
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Wrg3z4_25692,
      ADR4 => cortexm0_u_logic_Dng3z4_25685,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR1 => cortexm0_u_logic_T1d3z4_25557,
      O => N1147
    );
  cortexm0_u_logic_Dng3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dng3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Dng3z4_IN,
      O => cortexm0_u_logic_Dng3z4_25685,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Dmvwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y104",
      INIT => X"0C0C44000CCC44CC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Wrg3z4_25692,
      ADR0 => cortexm0_u_logic_Sog3z4_26690,
      ADR1 => cortexm0_u_logic_Wzy2z4_2_26306,
      ADR5 => cortexm0_u_logic_Dng3z4_25685,
      ADR4 => cortexm0_u_logic_Fgm2z4_3_26307,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Dmvwx43_26689
    );
  cortexm0_u_logic_S703z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y95",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_S703z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_S703z4_IN,
      O => cortexm0_u_logic_S703z4_26717,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Nn0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y95",
      INIT => X"F0F0F0F05F5F5F5F"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Tvh3z4_26304,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Nn0wx44_29462
    );
  cortexm0_u_logic_Tvh3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y95",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tvh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tvh3z4_IN,
      O => cortexm0_u_logic_Tvh3z4_26304,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Nn0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y95",
      INIT => X"FFFFFA57FFFFFF57"
    )
    port map (
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR0 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      ADR5 => cortexm0_u_logic_Q273z4_26302,
      ADR1 => cortexm0_u_logic_Pa33z4_26303,
      ADR4 => cortexm0_u_logic_Nn0wx44_29462,
      O => cortexm0_u_logic_Nn0wx45_25911
    );
  cortexm0_u_logic_Mmux_Z78wx4138 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y100",
      INIT => X"0505373705FF37FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_H3awx4_O3awx4_AND_1953_o,
      ADR2 => cortexm0_u_logic_Hlzvx4,
      ADR5 => cortexm0_u_logic_P82wx4,
      ADR3 => cortexm0_u_logic_Ns9wx4_B19wx4_XOR_66_o,
      ADR4 => cortexm0_u_logic_Oaawx4_B19wx4_XOR_71_o,
      ADR1 => cortexm0_u_logic_Wo0wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4137_29466
    );
  cortexm0_u_logic_Mmux_Z78wx4140 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y100",
      INIT => X"FFFFFFFF555F777F"
    )
    port map (
      ADR0 => N528,
      ADR3 => cortexm0_u_logic_U6awx4_B19wx4_XOR_69_o,
      ADR2 => cortexm0_u_logic_Lf0wx4,
      ADR1 => cortexm0_u_logic_Hy0wx4,
      ADR4 => cortexm0_u_logic_Gdawx4_B19wx4_XOR_73_o,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4137_29466,
      O => cortexm0_u_logic_Mmux_Z78wx4139
    );
  cortexm0_u_logic_Mmux_Z78wx4139_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y100",
      INIT => X"FFFFFF00CCCCCC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Ejawx4_B19wx4_XOR_77_o,
      ADR3 => cortexm0_u_logic_Lk9wx4_B19wx4_XOR_65_o,
      ADR4 => cortexm0_u_logic_F32wx4,
      ADR5 => cortexm0_u_logic_Pg1wx4,
      O => N528
    );
  cortexm0_u_logic_Eun2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Eun2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Eun2z4_IN,
      O => cortexm0_u_logic_Eun2z4_26730,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Pg1wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y100",
      INIT => X"F3030000F303FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Dkr2z4_25969,
      ADR5 => cortexm0_u_logic_Wce3z4_25703,
      ADR3 => cortexm0_u_logic_Pg1wx45_25970,
      ADR4 => cortexm0_u_logic_Duc2z4,
      ADR2 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Pg1wx4
    );
  cortexm0_u_logic_Zz1wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y96",
      INIT => X"CCFCFCDDCCFFFCFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_F32wx4,
      ADR4 => cortexm0_u_logic_Lk9wx4_B19wx4_XOR_65_o,
      ADR2 => cortexm0_u_logic_X8zvx4,
      ADR0 => cortexm0_u_logic_Muawx4,
      ADR5 => cortexm0_u_logic_Fuawx4_26410,
      ADR1 => cortexm0_u_logic_Bpzvx4,
      O => N339
    );
  cortexm0_u_logic_Pa33z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y96",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pa33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pa33z4_IN,
      O => cortexm0_u_logic_Pa33z4_26303,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ai9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y96",
      INIT => X"0000030000030303"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_I0e3z4_27725,
      ADR5 => cortexm0_u_logic_Snd3z4_28335,
      ADR3 => cortexm0_u_logic_Wzy2z4_2_26306,
      ADR1 => cortexm0_u_logic_Fgm2z4_3_26307,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Ai9wx41_28798
    );
  cortexm0_u_logic_haddr_o_8_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y99",
      INIT => X"FFFF8F888F888F88"
    )
    port map (
      ADR1 => cortexm0_u_logic_n16534_6_0,
      ADR0 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_F32wx4,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_9_0,
      O => HADDR(8)
    );
  cortexm0_u_logic_haddr_o_23_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y99",
      INIT => X"EAEAC0C0FFEAFFC0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_n16534_21_0,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR5 => cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR0 => cortexm0_u_logic_Pri3z4_24_0,
      O => HADDR(23)
    );
  cortexm0_u_logic_Bjxwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y99",
      INIT => X"000000550000CCDD"
    )
    port map (
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Q273z4_26302,
      ADR0 => cortexm0_u_logic_Qg93z4_26297,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR1 => cortexm0_u_logic_Fgm2z4_25658,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Bjxwx44_26548
    );
  cortexm0_u_logic_Qg93z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qg93z4_CLK,
      I => cortexm0_u_logic_Xl0wx4_28594,
      O => cortexm0_u_logic_Qg93z4_26297,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Xl0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y99",
      INIT => X"ECECECECECECECFC"
    )
    port map (
      ADR0 => cortexm0_u_logic_U2ewx4,
      ADR2 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR1 => N1040,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_25633,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_25643,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644,
      O => cortexm0_u_logic_Xl0wx4_28594
    );
  cortexm0_u_logic_Hc1wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y98",
      INIT => X"03330FFF01110555"
    )
    port map (
      ADR4 => cortexm0_u_logic_O2g3z4_26164,
      ADR2 => cortexm0_u_logic_Z0g3z4_26185,
      ADR0 => cortexm0_u_logic_Na73z4_28677,
      ADR5 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1206_o,
      ADR3 => cortexm0_u_logic_C51xx4,
      ADR1 => cortexm0_u_logic_Y21xx4,
      O => cortexm0_u_logic_Hc1wx44_28811
    );
  cortexm0_u_logic_Hk0wx412 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y98",
      INIT => X"A0F0A2F320302233"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ltg3z4_28536,
      ADR4 => cortexm0_u_logic_Gfg3z4_26692,
      ADR3 => cortexm0_u_logic_Tzg3z4_25885,
      ADR2 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1206_o,
      ADR0 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1194_o,
      ADR5 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o,
      O => cortexm0_u_logic_Hk0wx414
    );
  cortexm0_u_logic_Xyh3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xyh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Xyh3z4_IN,
      O => cortexm0_u_logic_Xyh3z4_26790,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hk0wx413 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y98",
      INIT => X"F300000051000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Sog3z4_26690,
      ADR1 => cortexm0_u_logic_Rdg3z4_28535,
      ADR3 => cortexm0_u_logic_Hk0wx411_27713,
      ADR4 => cortexm0_u_logic_Hk0wx414,
      ADR5 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1202_o,
      ADR2 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1200_o,
      O => cortexm0_u_logic_Hk0wx415
    );
  cortexm0_u_logic_Gm1wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y93",
      INIT => X"0055005500550055"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      O => cortexm0_u_logic_Gm1wx410
    );
  cortexm0_u_logic_Tyd3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tyd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tyd3z4_IN,
      O => cortexm0_u_logic_Tyd3z4_25698,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ze1wx410_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y93",
      INIT => X"F3FFFFF0F3FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Ll83z4_26984,
      ADR1 => cortexm0_u_logic_Sa23z4_26241,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => N1292
    );
  cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y103",
      INIT => X"0F0FFFFF000F00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1346_o,
      ADR3 => cortexm0_u_logic_Qrf3z4_27210,
      ADR4 => cortexm0_u_logic_Uuf3z4_27211,
      ADR2 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o4_26968
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5743_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y103",
      INIT => X"0FFF0FDF0FFF0BFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Orj2z4_27820,
      ADR2 => cortexm0_u_logic_Qrf3z4_27210,
      ADR4 => cortexm0_u_logic_H3d3z4_25555,
      ADR1 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR0 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5743_o4_29469
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5743_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y103",
      INIT => X"7777070305000500"
    )
    port map (
      ADR1 => cortexm0_u_logic_M4j2z4_27207,
      ADR2 => cortexm0_u_logic_Aff3z4_27818,
      ADR4 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1206_o,
      ADR0 => cortexm0_u_logic_C51xx4,
      ADR3 => cortexm0_u_logic_U052z4_B152z4_AND_5743_o4_29469,
      ADR5 => cortexm0_u_logic_U052z4_B152z4_AND_5743_o3_29468,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5743_o5
    );
  cortexm0_u_logic_Gfg3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gfg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gfg3z4_IN,
      O => cortexm0_u_logic_Gfg3z4_26692,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5743_o31 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y103",
      INIT => X"FFF7FFF7FCFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Orj2z4_27820,
      ADR0 => cortexm0_u_logic_Qrf3z4_27210,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR1 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5743_o3_29468
    );
  cortexm0_u_logic_Pvd3z4_cortexm0_u_logic_Pvd3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Gm1wx414,
      O => cortexm0_u_logic_Gm1wx414_0
    );
  cortexm0_u_logic_Gm1wx413 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y93"
    )
    port map (
      IA => N1679,
      IB => N1680,
      O => cortexm0_u_logic_Gm1wx414,
      SEL => cortexm0_u_logic_T1d3z4_25557
    );
  cortexm0_u_logic_Gm1wx413_F : X_LUT6
    generic map(
      LOC => "SLICE_X36Y93",
      INIT => X"FC37FF37FCF7FFF7"
    )
    port map (
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR1 => cortexm0_u_logic_Svk2z4_25556,
      ADR4 => cortexm0_u_logic_I0e3z4_27725,
      ADR5 => cortexm0_u_logic_Lsd3z4_27724,
      ADR0 => cortexm0_u_logic_Hpd3z4_28331,
      O => N1679
    );
  cortexm0_u_logic_Gm1wx413_G : X_LUT6
    generic map(
      LOC => "SLICE_X36Y93",
      INIT => X"FCFFFCFFCCCCFCFC"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_Exd3z4_26429,
      ADR5 => cortexm0_u_logic_Svk2z4_25556,
      ADR3 => cortexm0_u_logic_Pvd3z4_26427,
      ADR1 => cortexm0_u_logic_Yaz2z4_25558,
      O => N1680
    );
  cortexm0_u_logic_Qk1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y93",
      INIT => X"FF5FFF3FFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_F8e3z4_25721,
      ADR1 => cortexm0_u_logic_Exd3z4_26429,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR5 => cortexm0_u_logic_Fgm2z4_25658,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Qk1wx43_26428
    );
  cortexm0_u_logic_Pvd3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pvd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pvd3z4_IN,
      O => cortexm0_u_logic_Pvd3z4_26427,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Gm1wx4511 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y93",
      INIT => X"0000000000000033"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Lsd3z4_27724,
      ADR5 => cortexm0_u_logic_Pvd3z4_26427,
      ADR4 => cortexm0_u_logic_Exd3z4_26429,
      ADR1 => cortexm0_u_logic_I0e3z4_27725,
      O => cortexm0_u_logic_Gm1wx451
    );
  cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y109",
      INIT => X"FF55FF550F050F05"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Zu23z4_26800,
      ADR2 => cortexm0_u_logic_Skh3z4_29474,
      ADR5 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      O => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o2_28575
    );
  cortexm0_u_logic_Pdbwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y109",
      INIT => X"00000000474744FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Skh3z4_29474,
      ADR3 => cortexm0_u_logic_Jw73z4_26788,
      ADR2 => cortexm0_u_logic_Art2z4_26789,
      ADR5 => cortexm0_u_logic_Svk2z4_25556,
      ADR1 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Pdbwx42_29473
    );
  cortexm0_u_logic_Skh3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y109",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Skh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Skh3z4_IN,
      O => cortexm0_u_logic_Skh3z4_29474,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Pdbwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y109",
      INIT => X"FFAFFFAFFFAF5505"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_I443z4_26786,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_SF1101,
      ADR5 => N1461,
      ADR4 => cortexm0_u_logic_Pdbwx42_29473,
      O => cortexm0_u_logic_Pdbwx44_26785
    );
  cortexm0_u_logic_Z3k2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z3k2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Z3k2z4_IN,
      O => cortexm0_u_logic_Z3k2z4_26531,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wa0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y107",
      INIT => X"F373F37FFF73FF7F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Vcv2z4_26476,
      ADR5 => cortexm0_u_logic_Y1n2z4_26477,
      ADR0 => cortexm0_u_logic_Vzz2z4_26478,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR1 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Wa0wx47_26469
    );
  cortexm0_u_logic_Mxor_R99wx4_B19wx4_XOR_64_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y95",
      INIT => X"FF8FFF8800700077"
    )
    port map (
      ADR0 => cortexm0_u_logic_Dvy2z4_25981,
      ADR3 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2233_o,
      ADR1 => cortexm0_u_logic_Y29wx4,
      ADR4 => cortexm0_u_logic_W19wx4,
      ADR5 => cortexm0_u_logic_Wzawx4,
      ADR2 => cortexm0_u_logic_Gm1wx4,
      O => cortexm0_u_logic_R99wx4_B19wx4_XOR_64_o
    );
  cortexm0_u_logic_Gm1wx418 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y95",
      INIT => X"AA00A000AA008000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Gm1wx48_25720,
      ADR2 => cortexm0_u_logic_Gm1wx44,
      ADR1 => cortexm0_u_logic_Gm1wx46_25715,
      ADR5 => cortexm0_u_logic_Gm1wx47_29476,
      ADR0 => cortexm0_u_logic_Gm1wx418_28541,
      ADR4 => cortexm0_u_logic_Gm1wx43_25696,
      O => cortexm0_u_logic_Gm1wx4
    );
  cortexm0_u_logic_Gm1wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y95",
      INIT => X"03000F0001000500"
    )
    port map (
      ADR1 => cortexm0_u_logic_U9e3z4_25697,
      ADR0 => cortexm0_u_logic_Tyd3z4_25698,
      ADR2 => cortexm0_u_logic_Wce3z4_25703,
      ADR5 => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1196_o,
      ADR4 => cortexm0_u_logic_C51xx4,
      ADR3 => cortexm0_u_logic_SF27911,
      O => cortexm0_u_logic_Gm1wx47_29476
    );
  cortexm0_u_logic_Snd3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y95",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Snd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Snd3z4_IN,
      O => cortexm0_u_logic_Snd3z4_28335,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_SF279111 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y95",
      INIT => X"5F5F5F5F5F135F5F"
    )
    port map (
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR1 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1206_o1,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR4 => cortexm0_u_logic_Wqd3z4_27703,
      ADR0 => cortexm0_u_logic_Ibe3z4_25716,
      ADR2 => cortexm0_u_logic_Y21xx4,
      O => cortexm0_u_logic_SF27911
    );
  cortexm0_u_logic_Dmvwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y105",
      INIT => X"000C050D000C050D"
    )
    port map (
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Gfg3z4_26692,
      ADR0 => cortexm0_u_logic_Nag3z4_25684,
      ADR2 => cortexm0_u_logic_Wzy2z4_25662,
      ADR1 => cortexm0_u_logic_Fgm2z4_25658,
      ADR4 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Dmvwx44_26691
    );
  cortexm0_u_logic_Bh0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y105",
      INIT => X"CC44C04000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4236_o,
      ADR0 => cortexm0_u_logic_W6iwx4,
      ADR1 => N623,
      ADR3 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4266_o,
      ADR5 => N10,
      ADR4 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4204_o,
      O => N310
    );
  cortexm0_u_logic_Olg3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Olg3z4_CLK,
      I => cortexm0_u_logic_Bh0wx4_28684,
      O => cortexm0_u_logic_Olg3z4_25681,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Bh0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y105",
      INIT => X"5DFF0CFFFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Xd8wx4,
      ADR2 => cortexm0_u_logic_Hk0wx4,
      ADR0 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR4 => cortexm0_u_logic_Pri3z4_21_0,
      ADR3 => N310,
      ADR5 => cortexm0_u_logic_Ia0wx4,
      O => cortexm0_u_logic_Bh0wx4_28684
    );
  cortexm0_u_logic_Ia0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y105",
      INIT => X"0555055505550545"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bpzvx4,
      ADR3 => cortexm0_u_logic_U2ewx4,
      ADR2 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR1 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_25633,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_25643,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644,
      O => cortexm0_u_logic_Ia0wx4
    );
  cortexm0_u_logic_Zu23z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zu23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zu23z4_IN,
      O => cortexm0_u_logic_Zu23z4_26800,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ya8wx4_cortexm0_u_logic_Ya8wx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Gm1wx417_23514,
      O => cortexm0_u_logic_Gm1wx417_0
    );
  cortexm0_u_logic_Gm1wx416 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y96"
    )
    port map (
      IA => N1673,
      IB => N1674,
      O => cortexm0_u_logic_Gm1wx417_23514,
      SEL => cortexm0_u_logic_Svk2z4_25556
    );
  cortexm0_u_logic_Gm1wx416_F : X_LUT6
    generic map(
      LOC => "SLICE_X36Y96",
      INIT => X"FFFF0FFFFF00FF33"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_M3e3z4_28334,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      ADR1 => cortexm0_u_logic_Snd3z4_28335,
      O => N1673
    );
  cortexm0_u_logic_Gm1wx416_G : X_LUT6
    generic map(
      LOC => "SLICE_X36Y96",
      INIT => X"FFFFFFFFCDFDCDFD"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      ADR3 => cortexm0_u_logic_X1e3z4_28332,
      ADR0 => cortexm0_u_logic_Hpd3z4_28331,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      O => N1674
    );
  cortexm0_u_logic_Mmux_Ya8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y96",
      INIT => X"A0A0AFAFFFFFFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_R99wx4_B19wx4_XOR_64_o,
      ADR0 => cortexm0_u_logic_X8zvx4,
      ADR4 => cortexm0_u_logic_Muawx4,
      ADR5 => cortexm0_u_logic_Fuawx4_26410,
      O => cortexm0_u_logic_Ya8wx4
    );
  cortexm0_u_logic_Nd3wx42141 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y96",
      INIT => X"00000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Nd3wx4214
    );
  cortexm0_u_logic_Gf53z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gf53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gf53z4_IN,
      O => cortexm0_u_logic_Gf53z4_26679,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wnh3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y111",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wnh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wnh3z4_IN,
      O => cortexm0_u_logic_Wnh3z4_27809,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ai9wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y97",
      INIT => X"FFFFFFFFF2F2F0FA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Sjj2z4_25659,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR1 => cortexm0_u_logic_X1e3z4_28332,
      ADR3 => cortexm0_u_logic_Hpd3z4_28331,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR5 => cortexm0_u_logic_Ai9wx41_28798,
      O => cortexm0_u_logic_Ai9wx42_29477
    );
  cortexm0_u_logic_B5e3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y97",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_B5e3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_B5e3z4_IN,
      O => cortexm0_u_logic_B5e3z4_25702,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ai9wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y97",
      INIT => X"D0D0D000DDDDDD00"
    )
    port map (
      ADR0 => cortexm0_u_logic_Lsd3z4_27724,
      ADR2 => cortexm0_u_logic_Bah2z4_Nsc2z4_OR_1429_o,
      ADR1 => cortexm0_u_logic_U9h2z4_Nsc2z4_OR_1427_o,
      ADR5 => cortexm0_u_logic_B5e3z4_25702,
      ADR3 => cortexm0_u_logic_Ai9wx43_28799,
      ADR4 => cortexm0_u_logic_Ai9wx42_29477,
      O => cortexm0_u_logic_Ai9wx4
    );
  cortexm0_u_logic_Exd3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Exd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Exd3z4_IN,
      O => cortexm0_u_logic_Exd3z4_26429,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wo0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y98",
      INIT => X"4C0000005F000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Xyh3z4_26790,
      ADR5 => cortexm0_u_logic_Ixh3z4_26299,
      ADR1 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o,
      ADR0 => cortexm0_u_logic_Bf9wx4,
      ADR3 => cortexm0_u_logic_Wo0wx41_26791,
      ADR4 => cortexm0_u_logic_Bjxwx4,
      O => cortexm0_u_logic_Wo0wx42_29478
    );
  cortexm0_u_logic_Wo0wx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y98",
      INIT => X"5F0A5F0A55005500"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_W5p2z4_25843,
      ADR5 => cortexm0_u_logic_L7p2z4_26438,
      ADR0 => cortexm0_u_logic_Duc2z41_27425,
      ADR2 => cortexm0_u_logic_Kuc2z4,
      O => N830
    );
  cortexm0_u_logic_A9p2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_A9p2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_A9p2z4_IN,
      O => cortexm0_u_logic_A9p2z4_26545,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wo0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y98",
      INIT => X"0B0B0F0F0B030F0F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Wo0wx43_26792,
      ADR5 => cortexm0_u_logic_Wo0wx45_26794,
      ADR0 => cortexm0_u_logic_Wo0wx42_29478,
      ADR4 => cortexm0_u_logic_Duc2z4,
      ADR1 => cortexm0_u_logic_Kuc2z4,
      ADR2 => N830,
      O => cortexm0_u_logic_Wo0wx4
    );
  cortexm0_u_logic_Qk1wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y94",
      INIT => X"4C00000000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_U9e3z4_25697,
      ADR4 => cortexm0_u_logic_Qk1wx43_26428,
      ADR0 => cortexm0_u_logic_Bf9wx4,
      ADR1 => cortexm0_u_logic_Qk1wx41_26422,
      ADR3 => cortexm0_u_logic_Qk1wx42_26425,
      ADR5 => cortexm0_u_logic_Ai9wx4,
      O => cortexm0_u_logic_Qk1wx44_26430
    );
  cortexm0_u_logic_Gm1wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y94",
      INIT => X"FF7FFF7FFFFFFFFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_F8e3z4_25721,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR0 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Gm1wx48_25720
    );
  cortexm0_u_logic_M3e3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_M3e3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_M3e3z4_IN,
      O => cortexm0_u_logic_M3e3z4_28334,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Gm1wx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y94",
      INIT => X"FF004000F0004000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Tyd3z4_25698,
      ADR1 => cortexm0_u_logic_U9e3z4_25697,
      ADR0 => cortexm0_u_logic_M1j2z4_25871,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR4 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => N1307
    );
  cortexm0_u_logic_Pdbwx49 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y110",
      INIT => X"0F0033FF0F5533FF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Djh3z4_26801,
      ADR5 => cortexm0_u_logic_Rd53z4_26802,
      ADR1 => cortexm0_u_logic_J0v2z4_26803,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Pdbwx49_29475
    );
  cortexm0_u_logic_V0k2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y110",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_V0k2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_V0k2z4_IN,
      O => cortexm0_u_logic_V0k2z4_26537,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Pdbwx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y110",
      INIT => X"A2AAA2AAFFFFA2AA"
    )
    port map (
      ADR1 => cortexm0_u_logic_Zu23z4_26800,
      ADR5 => cortexm0_u_logic_Svk2z4_25556,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      ADR4 => cortexm0_u_logic_Pdbwx49_29475,
      O => N1321
    );
  cortexm0_u_logic_Sog3z4_cortexm0_u_logic_Sog3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_K2k2z4_23322,
      O => cortexm0_u_logic_K2k2z4_0
    );
  cortexm0_u_logic_Uhzvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y106",
      INIT => X"FFFF5B03FFFF5F07"
    )
    port map (
      ADR2 => cortexm0_u_logic_Hlzvx4,
      ADR0 => cortexm0_u_logic_H3awx4_O3awx4_AND_1953_o,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR5 => cortexm0_u_logic_Muawx4,
      ADR1 => cortexm0_u_logic_Fuawx4_26410,
      ADR4 => cortexm0_u_logic_Bpzvx4,
      O => N333
    );
  cortexm0_u_logic_Yjzvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y106",
      INIT => X"FFFF44F4FFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Xd8wx4,
      ADR0 => cortexm0_u_logic_Djzvx4,
      ADR4 => N333,
      ADR5 => N34_0,
      ADR2 => cortexm0_u_logic_W6iwx4,
      ADR3 => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3553_o,
      O => N584
    );
  cortexm0_u_logic_Sog3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sog3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sog3z4_IN,
      O => cortexm0_u_logic_Sog3z4_26690,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Uhzvx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X35Y106",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Uhzvx4_28631,
      O => cortexm0_u_logic_Uhzvx4_rt_23327
    );
  cortexm0_u_logic_K2k2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_K2k2z4_CLK,
      I => cortexm0_u_logic_Uhzvx4_rt_23327,
      O => cortexm0_u_logic_K2k2z4_23322,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ym93z4_cortexm0_u_logic_Ym93z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rdyvx4,
      O => cortexm0_u_logic_Rdyvx4_0
    );
  cortexm0_u_logic_Ym93z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y101",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ym93z4_CLK,
      I => cortexm0_u_logic_Eijvx4,
      O => cortexm0_u_logic_Ym93z4_28492,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Eijvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y101",
      INIT => X"7373FF734040FF40"
    )
    port map (
      ADR2 => cortexm0_u_logic_Dkx2z4_27008,
      ADR0 => cortexm0_u_logic_Pxyvx4,
      ADR1 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Ym93z4_28492,
      ADR3 => cortexm0_u_logic_H3wvx4_25594,
      ADR4 => cortexm0_u_logic_Vpovx4,
      O => cortexm0_u_logic_Eijvx4
    );
  cortexm0_u_logic_Siqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y101",
      INIT => X"0800080008000800"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Ob2wx4_27679,
      ADR1 => cortexm0_u_logic_Vb2wx4_27680,
      ADR3 => cortexm0_u_logic_Xc2wx4_27678,
      ADR2 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1323_o_27672,
      ADR5 => '1',
      O => cortexm0_u_logic_Siqvx4
    );
  cortexm0_u_logic_Rdyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X36Y101",
      INIT => X"04000400"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Ob2wx4_27679,
      ADR1 => cortexm0_u_logic_Vb2wx4_27680,
      ADR3 => cortexm0_u_logic_Xc2wx4_27678,
      ADR2 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1323_o_27672,
      O => cortexm0_u_logic_Rdyvx4
    );
  cortexm0_u_logic_Nag3z4_cortexm0_u_logic_Nag3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(11),
      O => cortexm0_u_logic_Roh2z4_11_0
    );
  cortexm0_u_logic_Nag3z4_cortexm0_u_logic_Nag3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(10),
      O => cortexm0_u_logic_Roh2z4_10_0
    );
  cortexm0_u_logic_Nag3z4_cortexm0_u_logic_Nag3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(9),
      O => cortexm0_u_logic_Roh2z4_9_0
    );
  cortexm0_u_logic_Nag3z4_cortexm0_u_logic_Nag3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(8),
      O => cortexm0_u_logic_Roh2z4_8_0
    );
  cortexm0_u_logic_Nag3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nag3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nag3z4_IN,
      O => cortexm0_u_logic_Nag3z4_25684,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Fhx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y105",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Fhx2z4_26665,
      ADR5 => '1',
      O => cortexm0_u_logic_Fhx2z4_rt_23709
    );
  ahbmo_htrans_0_OBUF_1_84_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y105",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_84_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X36Y105"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Roh2z4_cy_7_Q_28239,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Roh2z4_cy_11_Q_28243,
      CO(2) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_11_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Roh2z4(11),
      O(2) => cortexm0_u_logic_Roh2z4(10),
      O(1) => cortexm0_u_logic_Roh2z4(9),
      O(0) => cortexm0_u_logic_Roh2z4(8),
      S(3) => cortexm0_u_logic_Fhx2z4_rt_23709,
      S(2) => cortexm0_u_logic_Gmd3z4_rt_23720,
      S(1) => cortexm0_u_logic_Ufx2z4_rt_23726,
      S(0) => cortexm0_u_logic_V4d3z4_rt_23727
    );
  cortexm0_u_logic_Gmd3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y105",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Gmd3z4_28016,
      ADR5 => '1',
      O => cortexm0_u_logic_Gmd3z4_rt_23720
    );
  ahbmo_htrans_0_OBUF_1_85_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y105",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_85_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Ufx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y105",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Ufx2z4_28219,
      ADR5 => '1',
      O => cortexm0_u_logic_Ufx2z4_rt_23726
    );
  ahbmo_htrans_0_OBUF_1_86_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y105",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_86_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_V4d3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y105",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_V4d3z4_27722,
      ADR5 => '1',
      O => cortexm0_u_logic_V4d3z4_rt_23727
    );
  ahbmo_htrans_0_OBUF_1_87_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y105",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_87_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Pwg3z4_cortexm0_u_logic_Pwg3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(7),
      O => cortexm0_u_logic_Roh2z4_7_0
    );
  cortexm0_u_logic_Pwg3z4_cortexm0_u_logic_Pwg3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(6),
      O => cortexm0_u_logic_Roh2z4_6_0
    );
  cortexm0_u_logic_Pwg3z4_cortexm0_u_logic_Pwg3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(5),
      O => cortexm0_u_logic_Roh2z4_5_0
    );
  cortexm0_u_logic_Pwg3z4_cortexm0_u_logic_Pwg3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(4),
      O => cortexm0_u_logic_Roh2z4_4_0
    );
  cortexm0_u_logic_Pwg3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pwg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pwg3z4_IN,
      O => cortexm0_u_logic_Pwg3z4_25691,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Jex2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y104",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Jex2z4_26292,
      ADR5 => '1',
      O => cortexm0_u_logic_Jex2z4_rt_23692
    );
  ahbmo_htrans_0_OBUF_1_88_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y104",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_88_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_M4j2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_M4j2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_M4j2z4_IN,
      O => cortexm0_u_logic_M4j2z4_27207,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X36Y104"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Roh2z4_cy_3_Q_28235,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Roh2z4_cy_7_Q_28239,
      CO(2) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_7_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Roh2z4(7),
      O(2) => cortexm0_u_logic_Roh2z4(6),
      O(1) => cortexm0_u_logic_Roh2z4(5),
      O(0) => cortexm0_u_logic_Roh2z4(4),
      S(3) => cortexm0_u_logic_Jex2z4_rt_23692,
      S(2) => cortexm0_u_logic_Ycx2z4_rt_23677,
      S(1) => cortexm0_u_logic_Nbx2z4_rt_23682,
      S(0) => cortexm0_u_logic_Pwg3z4_cortexm0_u_logic_Cax2z4_rt_23700
    );
  cortexm0_u_logic_Ycx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y104",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Ycx2z4_28109,
      ADR5 => '1',
      O => cortexm0_u_logic_Ycx2z4_rt_23677
    );
  ahbmo_htrans_0_OBUF_1_89_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y104",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_89_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Nbx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y104",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Nbx2z4_27014,
      ADR5 => '1',
      O => cortexm0_u_logic_Nbx2z4_rt_23682
    );
  ahbmo_htrans_0_OBUF_1_90_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y104",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_90_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Pwg3z4_cortexm0_u_logic_Cax2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y104",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Cax2z4_27225,
      ADR5 => '1',
      O => cortexm0_u_logic_Pwg3z4_cortexm0_u_logic_Cax2z4_rt_23700
    );
  ahbmo_htrans_0_OBUF_1_91_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y104",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_91_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Md93z4_cortexm0_u_logic_Md93z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(3),
      O => cortexm0_u_logic_Roh2z4_3_0
    );
  cortexm0_u_logic_Md93z4_cortexm0_u_logic_Md93z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(2),
      O => cortexm0_u_logic_Roh2z4_2_0
    );
  cortexm0_u_logic_Md93z4_cortexm0_u_logic_Md93z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(1),
      O => cortexm0_u_logic_Roh2z4_1_0
    );
  cortexm0_u_logic_Md93z4_cortexm0_u_logic_Md93z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(0),
      O => cortexm0_u_logic_Roh2z4_0_0
    );
  cortexm0_u_logic_Md93z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Md93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Md93z4_IN,
      O => cortexm0_u_logic_Md93z4_26465,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Md93z4_cortexm0_u_logic_R8x2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y103",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_R8x2z4_27716,
      ADR5 => '1',
      O => cortexm0_u_logic_Md93z4_cortexm0_u_logic_R8x2z4_rt_23658
    );
  ahbmo_htrans_0_OBUF_1_92_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y103",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_92_D5LUT_O_UNCONNECTED
    );
  ProtoComp2522_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X36Y103"
    )
    port map (
      O => ProtoComp2522_CYINITGND_0
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X36Y103"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp2522_CYINITGND_0,
      CO(3) => cortexm0_u_logic_Madd_Roh2z4_cy_3_Q_28235,
      CO(2) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => cortexm0_u_logic_Roh2z4(3),
      O(2) => cortexm0_u_logic_Roh2z4(2),
      O(1) => cortexm0_u_logic_Roh2z4(1),
      O(0) => cortexm0_u_logic_Roh2z4(0),
      S(3) => cortexm0_u_logic_Md93z4_cortexm0_u_logic_R8x2z4_rt_23658,
      S(2) => cortexm0_u_logic_Md93z4_cortexm0_u_logic_G7x2z4_rt_23668,
      S(1) => cortexm0_u_logic_J4x2z4_rt_23664,
      S(0) => cortexm0_u_logic_Madd_Roh2z4_lut(0)
    );
  cortexm0_u_logic_Md93z4_cortexm0_u_logic_G7x2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y103",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_G7x2z4_27175,
      ADR5 => '1',
      O => cortexm0_u_logic_Md93z4_cortexm0_u_logic_G7x2z4_rt_23668
    );
  ahbmo_htrans_0_OBUF_1_93_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y103",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_93_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_J4x2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y103",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_J4x2z4_26389,
      ADR5 => '1',
      O => cortexm0_u_logic_J4x2z4_rt_23664
    );
  ahbmo_htrans_0_OBUF_1_94_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y103",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_94_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Roh2z4_lut_0_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y103",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Fcj2z4_26798,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_Roh2z4_lut(0)
    );
  ahbmo_hprot_1_OBUF_1_26_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y103",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_26_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Wrg3z4_cortexm0_u_logic_Wrg3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(15),
      O => cortexm0_u_logic_Roh2z4_15_0
    );
  cortexm0_u_logic_Wrg3z4_cortexm0_u_logic_Wrg3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(14),
      O => cortexm0_u_logic_Roh2z4_14_0
    );
  cortexm0_u_logic_Wrg3z4_cortexm0_u_logic_Wrg3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(13),
      O => cortexm0_u_logic_Roh2z4_13_0
    );
  cortexm0_u_logic_Wrg3z4_cortexm0_u_logic_Wrg3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(12),
      O => cortexm0_u_logic_Roh2z4_12_0
    );
  cortexm0_u_logic_Wrg3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wrg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wrg3z4_IN,
      O => cortexm0_u_logic_Wrg3z4_25692,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wrg3z4_cortexm0_u_logic_Dkx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y106",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Dkx2z4_27008,
      ADR5 => '1',
      O => cortexm0_u_logic_Wrg3z4_cortexm0_u_logic_Dkx2z4_rt_23736
    );
  ahbmo_htrans_0_OBUF_1_80_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y106",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_80_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X36Y106"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Roh2z4_cy_11_Q_28243,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Roh2z4_cy_15_Q_28247,
      CO(2) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_15_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Roh2z4(15),
      O(2) => cortexm0_u_logic_Roh2z4(14),
      O(1) => cortexm0_u_logic_Roh2z4(13),
      O(0) => cortexm0_u_logic_Roh2z4(12),
      S(3) => cortexm0_u_logic_Wrg3z4_cortexm0_u_logic_Dkx2z4_rt_23736,
      S(2) => cortexm0_u_logic_Wrg3z4_cortexm0_u_logic_Jwf3z4_rt_23747,
      S(1) => cortexm0_u_logic_Wrg3z4_cortexm0_u_logic_Rix2z4_rt_23753,
      S(0) => cortexm0_u_logic_Tme3z4_rt_23754
    );
  cortexm0_u_logic_Wrg3z4_cortexm0_u_logic_Jwf3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y106",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Jwf3z4_27916,
      ADR5 => '1',
      O => cortexm0_u_logic_Wrg3z4_cortexm0_u_logic_Jwf3z4_rt_23747
    );
  ahbmo_htrans_0_OBUF_1_81_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y106",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_81_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Wrg3z4_cortexm0_u_logic_Rix2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y106",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Rix2z4_28119,
      ADR5 => '1',
      O => cortexm0_u_logic_Wrg3z4_cortexm0_u_logic_Rix2z4_rt_23753
    );
  ahbmo_htrans_0_OBUF_1_82_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y106",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_82_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Tme3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y106",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Tme3z4_25744,
      ADR5 => '1',
      O => cortexm0_u_logic_Tme3z4_rt_23754
    );
  ahbmo_htrans_0_OBUF_1_83_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y106",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_83_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Nn0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y99",
      INIT => X"FFFFFDFDFFFFFFFF"
    )
    port map (
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR0 => cortexm0_u_logic_Zfv2z4_26301,
      ADR1 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Nn0wx43_25906
    );
  cortexm0_u_logic_Qs0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y99",
      INIT => X"0FFF000003330000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_V223z4_26650,
      ADR2 => cortexm0_u_logic_Tvn2z4_26651,
      ADR4 => cortexm0_u_logic_Qs0wx42_26646,
      ADR3 => cortexm0_u_logic_Bf9wx4,
      ADR5 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      O => cortexm0_u_logic_Qs0wx43_26649
    );
  cortexm0_u_logic_V223z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_V223z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_V223z4_IN,
      O => cortexm0_u_logic_V223z4_26650,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_M41wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y99",
      INIT => X"FFFF33DFFFFF001F"
    )
    port map (
      ADR3 => cortexm0_u_logic_C61wx4,
      ADR1 => cortexm0_u_logic_Mgawx4_B19wx4_XOR_75_o,
      ADR5 => cortexm0_u_logic_X8zvx4,
      ADR0 => cortexm0_u_logic_Muawx4,
      ADR2 => cortexm0_u_logic_Fuawx4_26410,
      ADR4 => cortexm0_u_logic_Bpzvx4,
      O => N345
    );
  cortexm0_u_logic_Od83z4_cortexm0_u_logic_Od83z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N843,
      O => N843_0
    );
  cortexm0_u_logic_Qz0wx4_SW0_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y100"
    )
    port map (
      IA => N1363,
      IB => N1364,
      O => N843,
      SEL => cortexm0_u_logic_Fuawx4_26410
    );
  cortexm0_u_logic_Qz0wx4_SW0_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X36Y100",
      INIT => X"F3F3000051510000"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_U11wx4,
      ADR2 => cortexm0_u_logic_W21wx4,
      ADR1 => cortexm0_u_logic_Xd8wx4,
      ADR5 => cortexm0_u_logic_Kfawx4_B19wx4_XOR_74_o,
      ADR0 => cortexm0_u_logic_X8zvx4,
      O => N1363
    );
  cortexm0_u_logic_Qz0wx4_SW0_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X36Y100",
      INIT => X"F3F300F300F3A2A2"
    )
    port map (
      ADR4 => cortexm0_u_logic_U11wx4,
      ADR5 => cortexm0_u_logic_Kfawx4_B19wx4_XOR_74_o,
      ADR1 => cortexm0_u_logic_Xd8wx4,
      ADR2 => cortexm0_u_logic_W21wx4,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR0 => cortexm0_u_logic_Muawx4,
      O => N1364
    );
  cortexm0_u_logic_X8zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y100",
      INIT => X"0000000000000088"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR1 => cortexm0_u_logic_Pdi2z4_26172,
      ADR3 => cortexm0_u_logic_Ffj2z4_25626,
      ADR4 => cortexm0_u_logic_Emi2z4_25916,
      O => cortexm0_u_logic_X8zvx4
    );
  cortexm0_u_logic_Od83z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Od83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Od83z4_IN,
      O => cortexm0_u_logic_Od83z4_27971,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Muawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y100",
      INIT => X"FFFFFFFFCF05CFCF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      ADR1 => cortexm0_u_logic_Emi2z4_25916,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      O => cortexm0_u_logic_Muawx4
    );
  cortexm0_u_logic_Gv92z4_Nv92z4_AND_6424_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y102",
      INIT => X"002A003F2A2A3F3F"
    )
    port map (
      ADR0 => cortexm0_u_logic_C61wx4,
      ADR1 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_15_0,
      ADR2 => cortexm0_u_logic_n16534_12_0,
      O => cortexm0_u_logic_Gv92z4_Nv92z4_AND_6424_o
    );
  cortexm0_u_logic_J7q2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y102",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_J7q2z4_CLK,
      I => cortexm0_u_logic_Pdjvx4,
      O => cortexm0_u_logic_J7q2z4_26205,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Pdjvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y102",
      INIT => X"2F2FFF2F2020FF20"
    )
    port map (
      ADR0 => cortexm0_u_logic_Rix2z4_28119,
      ADR1 => cortexm0_u_logic_Pxyvx4,
      ADR2 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_J7q2z4_26205,
      ADR3 => cortexm0_u_logic_H3wvx4_25594,
      ADR4 => cortexm0_u_logic_Gv92z4_Nv92z4_AND_6424_o,
      O => cortexm0_u_logic_Pdjvx4
    );
  cortexm0_u_logic_J0v2z4_cortexm0_u_logic_J0v2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(30),
      O => cortexm0_u_logic_Roh2z4_30_0
    );
  cortexm0_u_logic_J0v2z4_cortexm0_u_logic_J0v2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(29),
      O => cortexm0_u_logic_Roh2z4_29_0
    );
  cortexm0_u_logic_J0v2z4_cortexm0_u_logic_J0v2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(28),
      O => cortexm0_u_logic_Roh2z4_28_0
    );
  cortexm0_u_logic_J0v2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y110",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_J0v2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_J0v2z4_IN,
      O => cortexm0_u_logic_J0v2z4_26803,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Madd_Roh2z4_xor_30_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X36Y110"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Roh2z4_cy_27_Q_28251,
      CYINIT => '0',
      CO(3) => NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_3_UNCONNECTED,
      CO(2) => NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_0_UNCONNECTED,
      DI(3) => NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_DI_3_UNCONNECTED,
      DI(2) => NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_O_3_UNCONNECTED,
      O(2) => cortexm0_u_logic_Roh2z4(30),
      O(1) => cortexm0_u_logic_Roh2z4(29),
      O(0) => cortexm0_u_logic_Roh2z4(28),
      S(3) => NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_S_3_UNCONNECTED,
      S(2) => cortexm0_u_logic_J0l2z4_rt_23824,
      S(1) => cortexm0_u_logic_Omk2z4_rt_23826,
      S(0) => cortexm0_u_logic_Vvx2z4_rt_23814
    );
  cortexm0_u_logic_J0l2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y110",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_J0l2z4_26148,
      O => cortexm0_u_logic_J0l2z4_rt_23824
    );
  cortexm0_u_logic_Omk2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y110",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Omk2z4_26112,
      ADR5 => '1',
      O => cortexm0_u_logic_Omk2z4_rt_23826
    );
  ahbmo_htrans_0_OBUF_1_66_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y110",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_66_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Vvx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y110",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Vvx2z4_26896,
      ADR5 => '1',
      O => cortexm0_u_logic_Vvx2z4_rt_23814
    );
  ahbmo_htrans_0_OBUF_1_67_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y110",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_67_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Lsd3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y91",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lsd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Lsd3z4_IN,
      O => cortexm0_u_logic_Lsd3z4_27724,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Aj1wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y94",
      INIT => X"FFFFFFFF3300DF1F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qk1wx4,
      ADR1 => cortexm0_u_logic_R99wx4_B19wx4_XOR_64_o,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR0 => cortexm0_u_logic_Muawx4,
      ADR2 => cortexm0_u_logic_Fuawx4_26410,
      ADR5 => cortexm0_u_logic_Bpzvx4,
      O => N341
    );
  cortexm0_u_logic_Ll1wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y94",
      INIT => X"0F0FFF0F0000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Xd8wx4,
      ADR2 => cortexm0_u_logic_Gm1wx4,
      ADR3 => cortexm0_u_logic_Pri3z4_12_0,
      ADR4 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      O => N580
    );
  cortexm0_u_logic_Q6e3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y94",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Q6e3z4_CLK,
      I => cortexm0_u_logic_Aj1wx4_28623,
      O => cortexm0_u_logic_Q6e3z4_25701,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Aj1wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y94",
      INIT => X"FFFFFFFFFFF0FFFD"
    )
    port map (
      ADR1 => cortexm0_u_logic_Imnwx4_26140,
      ADR2 => N341,
      ADR5 => N580,
      ADR4 => cortexm0_u_logic_Ll1wx42_26143,
      ADR0 => cortexm0_u_logic_Ll1wx43_26142,
      ADR3 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4152_o_26247,
      O => cortexm0_u_logic_Aj1wx4_28623
    );
  cortexm0_u_logic_Gm1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y95",
      INIT => X"000700F70707F7F7"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ibe3z4_25716,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR0 => N1308_0,
      ADR1 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1206_o1,
      ADR4 => N1307,
      ADR3 => cortexm0_u_logic_Y21xx4,
      O => cortexm0_u_logic_Gm1wx46_25715
    );
  cortexm0_u_logic_Gm1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y95",
      INIT => X"3323332333333333"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_B5e3z4_25702,
      ADR0 => cortexm0_u_logic_Svk2z4_25556,
      ADR3 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Gm1wx44
    );
  cortexm0_u_logic_Wqd3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y95",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wqd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wqd3z4_IN,
      O => cortexm0_u_logic_Wqd3z4_27703,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Ai9wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y95",
      INIT => X"F3F00000F3FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_M3e3z4_28334,
      ADR3 => cortexm0_u_logic_Wzy2z4_25662,
      ADR5 => cortexm0_u_logic_Wqd3z4_27703,
      ADR4 => cortexm0_u_logic_Fgm2z4_25658,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Ai9wx43_28799
    );
  cortexm0_u_logic_Gm1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y96",
      INIT => X"CC0C0000DD0DDD0D"
    )
    port map (
      ADR5 => cortexm0_u_logic_Q6e3z4_25701,
      ADR0 => cortexm0_u_logic_B5e3z4_25702,
      ADR2 => cortexm0_u_logic_Wce3z4_25703,
      ADR3 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1194_o,
      ADR4 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o,
      ADR1 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1208_o,
      O => cortexm0_u_logic_Gm1wx41_29482
    );
  cortexm0_u_logic_Gm1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y96",
      INIT => X"008A8A8A00000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_U9e3z4_25697,
      ADR2 => cortexm0_u_logic_Tyd3z4_25698,
      ADR1 => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1196_o,
      ADR4 => cortexm0_u_logic_C51xx4,
      ADR0 => cortexm0_u_logic_SF27911,
      ADR5 => cortexm0_u_logic_Gm1wx41_29482,
      O => cortexm0_u_logic_Gm1wx43_25696
    );
  cortexm0_u_logic_Vp52z4_Gl52z4_OR_1208_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y96",
      INIT => X"FFFF0FFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1208_o
    );
  cortexm0_u_logic_I0e3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y96",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_I0e3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_I0e3z4_IN,
      O => cortexm0_u_logic_I0e3z4_27725,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Nn0wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y96",
      INIT => X"AF230000AF23AF23"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ecp2z4_26546,
      ADR1 => cortexm0_u_logic_A9p2z4_26545,
      ADR2 => cortexm0_u_logic_L7p2z4_26438,
      ADR0 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1194_o,
      ADR3 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1204_o,
      ADR4 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1208_o,
      O => cortexm0_u_logic_Nn0wx48_25913
    );
  cortexm0_u_logic_Hqg3z4_cortexm0_u_logic_Hqg3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(19),
      O => cortexm0_u_logic_Roh2z4_19_0
    );
  cortexm0_u_logic_Hqg3z4_cortexm0_u_logic_Hqg3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(18),
      O => cortexm0_u_logic_Roh2z4_18_0
    );
  cortexm0_u_logic_Hqg3z4_cortexm0_u_logic_Hqg3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(17),
      O => cortexm0_u_logic_Roh2z4_17_0
    );
  cortexm0_u_logic_Hqg3z4_cortexm0_u_logic_Hqg3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(16),
      O => cortexm0_u_logic_Roh2z4_16_0
    );
  cortexm0_u_logic_Hqg3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hqg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hqg3z4_IN,
      O => cortexm0_u_logic_Hqg3z4_25687,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hqg3z4_cortexm0_u_logic_B9g3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y107",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_B9g3z4_26494,
      ADR5 => '1',
      O => cortexm0_u_logic_Hqg3z4_cortexm0_u_logic_B9g3z4_rt_23763
    );
  ahbmo_htrans_0_OBUF_1_76_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y107",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_76_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X36Y107"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Roh2z4_cy_15_Q_28247,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Roh2z4_cy_19_Q_28248,
      CO(2) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_19_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_19_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_19_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Roh2z4(19),
      O(2) => cortexm0_u_logic_Roh2z4(18),
      O(1) => cortexm0_u_logic_Roh2z4(17),
      O(0) => cortexm0_u_logic_Roh2z4(16),
      S(3) => cortexm0_u_logic_Hqg3z4_cortexm0_u_logic_B9g3z4_rt_23763,
      S(2) => cortexm0_u_logic_Hqg3z4_cortexm0_u_logic_Zjq2z4_rt_23774,
      S(1) => cortexm0_u_logic_Hqg3z4_cortexm0_u_logic_Bnx2z4_rt_23780,
      S(0) => cortexm0_u_logic_Hqg3z4_cortexm0_u_logic_Plx2z4_rt_23781
    );
  cortexm0_u_logic_Hqg3z4_cortexm0_u_logic_Zjq2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y107",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Zjq2z4_26437,
      ADR5 => '1',
      O => cortexm0_u_logic_Hqg3z4_cortexm0_u_logic_Zjq2z4_rt_23774
    );
  ahbmo_htrans_0_OBUF_1_77_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y107",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_77_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Hqg3z4_cortexm0_u_logic_Bnx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y107",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Bnx2z4_25842,
      ADR5 => '1',
      O => cortexm0_u_logic_Hqg3z4_cortexm0_u_logic_Bnx2z4_rt_23780
    );
  ahbmo_htrans_0_OBUF_1_78_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y107",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_78_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Hqg3z4_cortexm0_u_logic_Plx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y107",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Plx2z4_25590,
      ADR5 => '1',
      O => cortexm0_u_logic_Hqg3z4_cortexm0_u_logic_Plx2z4_rt_23781
    );
  ahbmo_htrans_0_OBUF_1_79_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y107",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_79_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_U9e3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y92",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_U9e3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_U9e3z4_IN,
      O => cortexm0_u_logic_U9e3z4_25697,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_O5k2z4_cortexm0_u_logic_O5k2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(23),
      O => cortexm0_u_logic_Roh2z4_23_0
    );
  cortexm0_u_logic_O5k2z4_cortexm0_u_logic_O5k2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(22),
      O => cortexm0_u_logic_Roh2z4_22_0
    );
  cortexm0_u_logic_O5k2z4_cortexm0_u_logic_O5k2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(21),
      O => cortexm0_u_logic_Roh2z4_21_0
    );
  cortexm0_u_logic_O5k2z4_cortexm0_u_logic_O5k2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(20),
      O => cortexm0_u_logic_Roh2z4_20_0
    );
  cortexm0_u_logic_O5k2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_O5k2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_O5k2z4_IN,
      O => cortexm0_u_logic_O5k2z4_26609,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_O5k2z4_cortexm0_u_logic_Xyk2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y108",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Xyk2z4_26597,
      ADR5 => '1',
      O => cortexm0_u_logic_O5k2z4_cortexm0_u_logic_Xyk2z4_rt_23790
    );
  ahbmo_htrans_0_OBUF_1_72_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y108",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_72_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_23_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X36Y108"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Roh2z4_cy_19_Q_28248,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Roh2z4_cy_23_Q_28249,
      CO(2) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_23_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_23_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_23_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Roh2z4(23),
      O(2) => cortexm0_u_logic_Roh2z4(22),
      O(1) => cortexm0_u_logic_Roh2z4(21),
      O(0) => cortexm0_u_logic_Roh2z4(20),
      S(3) => cortexm0_u_logic_O5k2z4_cortexm0_u_logic_Xyk2z4_rt_23790,
      S(2) => cortexm0_u_logic_O5k2z4_cortexm0_u_logic_Kaf3z4_rt_23801,
      S(1) => cortexm0_u_logic_O5k2z4_cortexm0_u_logic_Nox2z4_rt_23807,
      S(0) => cortexm0_u_logic_O5k2z4_cortexm0_u_logic_Foe3z4_rt_23808
    );
  cortexm0_u_logic_O5k2z4_cortexm0_u_logic_Kaf3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y108",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Kaf3z4_26942,
      ADR5 => '1',
      O => cortexm0_u_logic_O5k2z4_cortexm0_u_logic_Kaf3z4_rt_23801
    );
  ahbmo_htrans_0_OBUF_1_73_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y108",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_73_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_O5k2z4_cortexm0_u_logic_Nox2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y108",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Nox2z4_27254,
      ADR5 => '1',
      O => cortexm0_u_logic_O5k2z4_cortexm0_u_logic_Nox2z4_rt_23807
    );
  ahbmo_htrans_0_OBUF_1_74_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y108",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_74_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_O5k2z4_cortexm0_u_logic_Foe3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X36Y108",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Foe3z4_26448,
      ADR5 => '1',
      O => cortexm0_u_logic_O5k2z4_cortexm0_u_logic_Foe3z4_rt_23808
    );
  ahbmo_htrans_0_OBUF_1_75_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X36Y108",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_75_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Djh3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y111",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Djh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Djh3z4_IN,
      O => cortexm0_u_logic_Djh3z4_26801,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_F8e3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_F8e3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_F8e3z4_IN,
      O => cortexm0_u_logic_F8e3z4_25721,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_haddr_o_11_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y93",
      INIT => X"EFCFEECCAF0FAA00"
    )
    port map (
      ADR1 => cortexm0_u_logic_n16534_9_0,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_Qk1wx4,
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_12_0,
      O => HADDR(11)
    );
  cortexm0_u_logic_Kiq2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y111",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kiq2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kiq2z4_IN,
      O => cortexm0_u_logic_Kiq2z4_28561,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hpd3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y93",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hpd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hpd3z4_IN,
      O => cortexm0_u_logic_Hpd3z4_28331,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Rkd3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y94",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rkd3z4_CLK,
      I => cortexm0_u_logic_Hvivx4,
      O => cortexm0_u_logic_Rkd3z4_26432,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hvivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y94",
      INIT => X"7F4F77443F0F3300"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ufx2z4_28219,
      ADR0 => cortexm0_u_logic_Pxyvx4,
      ADR1 => cortexm0_u_logic_Df3wx4,
      ADR3 => cortexm0_u_logic_Rkd3z4_26432,
      ADR4 => cortexm0_u_logic_H3wvx4_25594,
      ADR2 => cortexm0_u_logic_Jxovx4,
      O => cortexm0_u_logic_Hvivx4
    );
  cortexm0_u_logic_Bjxwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y99",
      INIT => X"3737000005F50000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ecp2z4_26546,
      ADR3 => cortexm0_u_logic_Pap2z4_26547,
      ADR0 => cortexm0_u_logic_Zfv2z4_26301,
      ADR4 => cortexm0_u_logic_Wzy2z4_2_26306,
      ADR5 => cortexm0_u_logic_Fgm2z4_3_26307,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Bjxwx43_29484
    );
  cortexm0_u_logic_Zfv2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zfv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zfv2z4_IN,
      O => cortexm0_u_logic_Zfv2z4_26301,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Bjxwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y99",
      INIT => X"000000000000F5E5"
    )
    port map (
      ADR1 => cortexm0_u_logic_A9p2z4_26545,
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      ADR3 => cortexm0_u_logic_Wzy2z4_25662,
      ADR0 => cortexm0_u_logic_Fgm2z4_25658,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      ADR4 => cortexm0_u_logic_Bjxwx43_29484,
      O => N506
    );
  cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y103",
      INIT => X"FF550000FF55FF55"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Ilf3z4_27208,
      ADR5 => cortexm0_u_logic_Pgf3z4_27209,
      ADR4 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      O => cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o2_29486
    );
  cortexm0_u_logic_Ilf3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ilf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ilf3z4_IN,
      O => cortexm0_u_logic_Ilf3z4_27208,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y103",
      INIT => X"3F00000015000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Eif3z4_27206,
      ADR1 => cortexm0_u_logic_M4j2z4_27207,
      ADR2 => cortexm0_u_logic_Bf9wx4,
      ADR5 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      ADR4 => cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o1_27203,
      ADR3 => cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o2_29486,
      O => cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o3_26969
    );
  cortexm0_u_logic_Pst2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pst2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pst2z4_IN,
      O => cortexm0_u_logic_Pst2z4_26538,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Feqwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y107",
      INIT => X"F0F5FFF500000000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Yx73z4_26539,
      ADR3 => cortexm0_u_logic_Wzy2z4_25662,
      ADR4 => cortexm0_u_logic_Pst2z4_26538,
      ADR5 => cortexm0_u_logic_Fgm2z4_25658,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Feqwx43_26535
    );
  cortexm0_u_logic_Gfq2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y110",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gfq2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gfq2z4_IN,
      O => cortexm0_u_logic_Gfq2z4_27808,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Wo0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y98",
      INIT => X"2233020300000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ht53z4_26793,
      ADR3 => cortexm0_u_logic_Yj43z4_25905,
      ADR5 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1346_o,
      ADR0 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR1 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_Wo0wx43_26792
    );
  cortexm0_u_logic_Mmux_Tb8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y98",
      INIT => X"F0FF000FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Ciawx4_B19wx4_XOR_76_o,
      ADR4 => cortexm0_u_logic_X8zvx4,
      ADR3 => cortexm0_u_logic_Muawx4,
      ADR5 => cortexm0_u_logic_Fuawx4_26410,
      O => cortexm0_u_logic_Tb8wx4
    );
  cortexm0_u_logic_Ecp2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ecp2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ecp2z4_IN,
      O => cortexm0_u_logic_Ecp2z4_26546,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Nn0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y98",
      INIT => X"A020AA22F030FF33"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qg93z4_26297,
      ADR5 => cortexm0_u_logic_Q6u2z4_26298,
      ADR1 => cortexm0_u_logic_Ixh3z4_26299,
      ADR2 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1205_o,
      ADR0 => cortexm0_u_logic_Vp52z4_Zk52z4_OR_1201_o,
      ADR3 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1199_o,
      O => cortexm0_u_logic_Nn0wx42_25912
    );
  cortexm0_u_logic_Fj0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y100",
      INIT => X"FF0F000F330F330F"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_L7p2z4_26438,
      ADR1 => cortexm0_u_logic_Tzg3z4_25885,
      ADR4 => cortexm0_u_logic_Fj0wx44_26605,
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Fj0wx4
    );
  cortexm0_u_logic_H1qwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y100",
      INIT => X"507000305070F030"
    )
    port map (
      ADR0 => cortexm0_u_logic_Eun2z4_26730,
      ADR5 => cortexm0_u_logic_Psn2z4_26735,
      ADR1 => cortexm0_u_logic_Ohv2z4_26732,
      ADR2 => cortexm0_u_logic_Wzy2z4_2_26306,
      ADR4 => cortexm0_u_logic_Fgm2z4_3_26307,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_H1qwx43_28782
    );
  cortexm0_u_logic_Ia0wx41_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y100",
      INIT => X"FF7FFF5FFF3FFF0F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Xd8wx4,
      ADR1 => cortexm0_u_logic_St0wx4,
      ADR0 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2245_o,
      ADR3 => N1213,
      ADR5 => cortexm0_u_logic_Pri3z4_19_0,
      ADR2 => cortexm0_u_logic_Et0wx4_28666,
      O => N1042
    );
  cortexm0_u_logic_Ixn2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ixn2z4_CLK,
      I => cortexm0_u_logic_Mq0wx4_28598,
      O => cortexm0_u_logic_Ixn2z4_26654,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mq0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y100",
      INIT => X"F8F8F8F8F8F8F8FA"
    )
    port map (
      ADR1 => cortexm0_u_logic_U2ewx4,
      ADR0 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR2 => N1042,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_25633,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_25643,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644,
      O => cortexm0_u_logic_Mq0wx4_28598
    );
  cortexm0_u_logic_haddr_o_25_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y102",
      INIT => X"FFFFD5C0D5C0D5C0"
    )
    port map (
      ADR1 => cortexm0_u_logic_n16534_23_0,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_Nozvx4,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_26_0,
      O => HADDR(25)
    );
  cortexm0_u_logic_Qrf3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qrf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qrf3z4_IN,
      O => cortexm0_u_logic_Qrf3z4_27210,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qnkvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y97",
      INIT => X"8C880C000C000C00"
    )
    port map (
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR5 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_Tdp2z4_26215,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR3 => cortexm0_u_logic_Cax2z4_27225,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      O => N134
    );
  cortexm0_u_logic_St0wx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y97",
      INIT => X"FAFFF0FFAAFF00FF"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Y21xx4,
      ADR5 => cortexm0_u_logic_Ixn2z4_26654,
      ADR0 => cortexm0_u_logic_Tvn2z4_26651,
      ADR4 => cortexm0_u_logic_C51xx4,
      ADR3 => cortexm0_u_logic_St0wx49_27281,
      O => N548
    );
  cortexm0_u_logic_Tvn2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y97",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tvn2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tvn2z4_IN,
      O => cortexm0_u_logic_Tvn2z4_26651,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_St0wx410 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y97",
      INIT => X"0000D00000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wu53z4_26647,
      ADR5 => cortexm0_u_logic_St0wx42_26731,
      ADR1 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1197_o,
      ADR3 => cortexm0_u_logic_St0wx41_26728,
      ADR2 => cortexm0_u_logic_St0wx48_26737,
      ADR4 => N548,
      O => cortexm0_u_logic_St0wx4
    );
  cortexm0_u_logic_Vjnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y106",
      INIT => X"8C0C0C0C88000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR3 => cortexm0_u_logic_Z7i2z4_26989,
      ADR4 => cortexm0_u_logic_Ffj2z4_25626,
      ADR5 => cortexm0_u_logic_Xyk2z4_26597,
      ADR2 => cortexm0_u_logic_Ark2z4_25833,
      O => N140
    );
  cortexm0_u_logic_Rdg3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rdg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rdg3z4_IN,
      O => cortexm0_u_logic_Rdg3z4_28535,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hk0wx416_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y106",
      INIT => X"0000000C00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_Rdg3z4_28535,
      ADR4 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => N1139
    );
  cortexm0_u_logic_Mq0wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y101",
      INIT => X"FFFF5055FFFFB1F5"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qs0wx4,
      ADR5 => cortexm0_u_logic_Ecawx4_B19wx4_XOR_72_o,
      ADR2 => cortexm0_u_logic_X8zvx4,
      ADR1 => cortexm0_u_logic_Muawx4,
      ADR3 => cortexm0_u_logic_Fuawx4_26410,
      ADR4 => cortexm0_u_logic_Bpzvx4,
      O => N1213
    );
  cortexm0_u_logic_Bjxwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y101",
      INIT => X"A0AA2022F0FF3033"
    )
    port map (
      ADR0 => cortexm0_u_logic_U9h2z4_Erc2z4_OR_1421_o,
      ADR5 => cortexm0_u_logic_Zb83z4_26551,
      ADR2 => cortexm0_u_logic_Bah2z4_Erc2z4_OR_1422_o,
      ADR3 => cortexm0_u_logic_Q6u2z4_26298,
      ADR4 => cortexm0_u_logic_Bjxwx44_26548,
      ADR1 => N506,
      O => cortexm0_u_logic_Bjxwx4
    );
  cortexm0_u_logic_Arn2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y101",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Arn2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Arn2z4_IN,
      O => cortexm0_u_logic_Arn2z4_27284,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4404_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y101",
      INIT => X"FF77FF7088008F00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fzl2z4_26001,
      ADR0 => cortexm0_u_logic_Hnwwx4,
      ADR2 => cortexm0_u_logic_Bxxwx4,
      ADR4 => cortexm0_u_logic_V7ywx4,
      ADR3 => cortexm0_u_logic_D9uwx4,
      ADR5 => cortexm0_u_logic_Bjxwx4,
      O => N112
    );
  cortexm0_u_logic_Yx73z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y108",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yx73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yx73z4_IN,
      O => cortexm0_u_logic_Yx73z4_26539,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_D7k2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y109",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_D7k2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_D7k2z4_IN,
      O => cortexm0_u_logic_D7k2z4_26608,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Fj0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y105",
      INIT => X"F3F300F351510051"
    )
    port map (
      ADR3 => cortexm0_u_logic_Zjg3z4_27715,
      ADR0 => cortexm0_u_logic_Vgg3z4_25693,
      ADR1 => cortexm0_u_logic_Olg3z4_25681,
      ADR4 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      ADR2 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1347_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      O => cortexm0_u_logic_Fj0wx41_28814
    );
  cortexm0_u_logic_Hk0wx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y105",
      INIT => X"FFFFFFFFBFBF77FF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Kig3z4_27714,
      ADR3 => cortexm0_u_logic_Zjg3z4_27715,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR1 => cortexm0_u_logic_T1d3z4_25557,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Hk0wx411_27713
    );
  cortexm0_u_logic_Hy0wx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y105",
      INIT => X"CCFFFCFFEEFFFEFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tz03z4_27034,
      ADR2 => cortexm0_u_logic_Td33z4_0,
      ADR5 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1345_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      ADR3 => cortexm0_u_logic_Hy0wx41_26283,
      ADR1 => N546,
      O => N1185
    );
  cortexm0_u_logic_Kig3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kig3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kig3z4_IN,
      O => cortexm0_u_logic_Kig3z4_27714,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hy0wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y105",
      INIT => X"33550F0F00550F0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ym93z4_28492,
      ADR0 => cortexm0_u_logic_H4p2z4_25593,
      ADR5 => cortexm0_u_logic_Xcuwx4,
      ADR1 => N1185,
      ADR4 => cortexm0_u_logic_Duc2z4,
      ADR3 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Hy0wx4
    );
  cortexm0_u_logic_haddr_o_30_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y104",
      INIT => X"FF8F8F8FFF888888"
    )
    port map (
      ADR3 => cortexm0_u_logic_n16534_28_0,
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR5 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_Q8zvx4,
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR1 => cortexm0_u_logic_Pri3z4_31_0,
      O => HADDR(30)
    );
  cortexm0_u_logic_Ltg3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ltg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ltg3z4_IN,
      O => cortexm0_u_logic_Ltg3z4_28536,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Fj0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y104",
      INIT => X"F5F5F531F5F5F5F5"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kig3z4_27714,
      ADR4 => cortexm0_u_logic_Fgm2z4_25658,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      ADR5 => cortexm0_u_logic_Ltg3z4_28536,
      ADR1 => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6778_o,
      ADR2 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      O => cortexm0_u_logic_Fj0wx42_28815
    );
  cortexm0_u_logic_Hk0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y105",
      INIT => X"5F555FFF0F000F00"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Avg3z4_25686,
      ADR4 => cortexm0_u_logic_Hqg3z4_25687,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_T1d3z4_25557,
      ADR0 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Hk0wx44_25683
    );
  cortexm0_u_logic_Hk0wx410_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y105",
      INIT => X"8484040480800000"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Olg3z4_25681,
      ADR5 => cortexm0_u_logic_Vgg3z4_25693,
      ADR2 => cortexm0_u_logic_Svk2z4_25556,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR1 => cortexm0_u_logic_T1d3z4_25557,
      O => N1146
    );
  cortexm0_u_logic_Avg3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Avg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Avg3z4_IN,
      O => cortexm0_u_logic_Avg3z4_25686,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hk0wx410 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y105",
      INIT => X"0000001100010001"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nag3z4_25684,
      ADR3 => cortexm0_u_logic_Hqg3z4_25687,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      ADR1 => cortexm0_u_logic_Avg3z4_25686,
      ADR4 => N1147,
      ADR2 => N1146,
      O => cortexm0_u_logic_Hk0wx412_25690
    );
  cortexm0_u_logic_Q6u2z4_cortexm0_u_logic_Q6u2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(7),
      O => cortexm0_u_logic_n16534_7_0
    );
  cortexm0_u_logic_Q6u2z4_cortexm0_u_logic_Q6u2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(6),
      O => cortexm0_u_logic_n16534_6_0
    );
  cortexm0_u_logic_Q6u2z4_cortexm0_u_logic_Q6u2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(5),
      O => cortexm0_u_logic_n16534_5_0
    );
  cortexm0_u_logic_Q6u2z4_cortexm0_u_logic_Q6u2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(4),
      O => cortexm0_u_logic_n16534_4_0
    );
  cortexm0_u_logic_Q6u2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Q6u2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Q6u2z4_IN,
      O => cortexm0_u_logic_Q6u2z4_26298,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Q6u2z4_cortexm0_u_logic_V4d3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y98",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_V4d3z4_27722,
      ADR5 => '1',
      O => cortexm0_u_logic_Q6u2z4_cortexm0_u_logic_V4d3z4_rt_24262
    );
  ahbmo_htrans_0_OBUF_1_58_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y98",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_58_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16534_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y98"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16534_cy_3_Q_28217,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16534_cy_7_Q_28218,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16534_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16534_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16534_cy_7_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_n16534(7),
      O(2) => cortexm0_u_logic_n16534(6),
      O(1) => cortexm0_u_logic_n16534(5),
      O(0) => cortexm0_u_logic_n16534(4),
      S(3) => cortexm0_u_logic_Q6u2z4_cortexm0_u_logic_V4d3z4_rt_24262,
      S(2) => cortexm0_u_logic_Q6u2z4_cortexm0_u_logic_Jex2z4_rt_24273,
      S(1) => cortexm0_u_logic_Q6u2z4_cortexm0_u_logic_Ycx2z4_rt_24279,
      S(0) => cortexm0_u_logic_Q6u2z4_cortexm0_u_logic_Nbx2z4_rt_24280
    );
  cortexm0_u_logic_Q6u2z4_cortexm0_u_logic_Jex2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y98",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Jex2z4_26292,
      ADR5 => '1',
      O => cortexm0_u_logic_Q6u2z4_cortexm0_u_logic_Jex2z4_rt_24273
    );
  ahbmo_htrans_0_OBUF_1_59_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y98",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_59_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Q6u2z4_cortexm0_u_logic_Ycx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y98",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Ycx2z4_28109,
      ADR5 => '1',
      O => cortexm0_u_logic_Q6u2z4_cortexm0_u_logic_Ycx2z4_rt_24279
    );
  ahbmo_htrans_0_OBUF_1_60_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y98",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_60_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Q6u2z4_cortexm0_u_logic_Nbx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y98",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Nbx2z4_27014,
      ADR5 => '1',
      O => cortexm0_u_logic_Q6u2z4_cortexm0_u_logic_Nbx2z4_rt_24280
    );
  ahbmo_htrans_0_OBUF_1_61_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y98",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_61_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Zjg3z4_cortexm0_u_logic_Zjg3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(29),
      O => cortexm0_u_logic_n16534_29_0
    );
  cortexm0_u_logic_Zjg3z4_cortexm0_u_logic_Zjg3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(28),
      O => cortexm0_u_logic_n16534_28_0
    );
  cortexm0_u_logic_Zjg3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zjg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zjg3z4_IN,
      O => cortexm0_u_logic_Zjg3z4_27715,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Fa2wx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y104",
      INIT => X"333F777FFFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4236_o,
      ADR4 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4178_o,
      ADR1 => cortexm0_u_logic_Va3wx4_26154,
      ADR5 => N18,
      ADR0 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4368_o,
      ADR3 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4394_o,
      O => N990
    );
  cortexm0_u_logic_Madd_n16534_xor_29_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y104"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16534_cy_27_Q_28229,
      CYINIT => '0',
      CO(3) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_CO_3_UNCONNECTED,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_CO_0_UNCONNECTED,
      DI(3) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_DI_3_UNCONNECTED,
      DI(2) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_DI_2_UNCONNECTED,
      DI(1) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_O_3_UNCONNECTED,
      O(2) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_O_2_UNCONNECTED,
      O(1) => cortexm0_u_logic_n16534(29),
      O(0) => cortexm0_u_logic_n16534(28),
      S(3) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_S_3_UNCONNECTED,
      S(2) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_S_2_UNCONNECTED,
      S(1) => cortexm0_u_logic_Zjg3z4_cortexm0_u_logic_J0l2z4_rt_24350,
      S(0) => cortexm0_u_logic_Zjg3z4_cortexm0_u_logic_Omk2z4_rt_24355
    );
  cortexm0_u_logic_Fa2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y104",
      INIT => X"FF88FF88FF88FF8C"
    )
    port map (
      ADR0 => cortexm0_u_logic_U2ewx4,
      ADR1 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4302_o2_27011,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o10_25643,
      ADR2 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o4_25633,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4325_o7_25644,
      ADR3 => N990,
      O => cortexm0_u_logic_Fa2wx4
    );
  cortexm0_u_logic_Zjg3z4_cortexm0_u_logic_J0l2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y104",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_J0l2z4_26148,
      O => cortexm0_u_logic_Zjg3z4_cortexm0_u_logic_J0l2z4_rt_24350
    );
  cortexm0_u_logic_Zjg3z4_cortexm0_u_logic_Omk2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y104",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Omk2z4_26112,
      ADR5 => '1',
      O => cortexm0_u_logic_Zjg3z4_cortexm0_u_logic_Omk2z4_rt_24355
    );
  ahbmo_htrans_0_OBUF_1_37_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y104",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_37_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Psn2z4_cortexm0_u_logic_Psn2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(11),
      O => cortexm0_u_logic_n16534_11_0
    );
  cortexm0_u_logic_Psn2z4_cortexm0_u_logic_Psn2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(10),
      O => cortexm0_u_logic_n16534_10_0
    );
  cortexm0_u_logic_Psn2z4_cortexm0_u_logic_Psn2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(9),
      O => cortexm0_u_logic_n16534_9_0
    );
  cortexm0_u_logic_Psn2z4_cortexm0_u_logic_Psn2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(8),
      O => cortexm0_u_logic_n16534_8_0
    );
  cortexm0_u_logic_Psn2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y99",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Psn2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Psn2z4_IN,
      O => cortexm0_u_logic_Psn2z4_26735,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Psn2z4_cortexm0_u_logic_Tme3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y99",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Tme3z4_25744,
      ADR5 => '1',
      O => cortexm0_u_logic_Psn2z4_cortexm0_u_logic_Tme3z4_rt_24289
    );
  ahbmo_htrans_0_OBUF_1_54_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y99",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_54_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16534_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y99"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16534_cy_7_Q_28218,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16534_cy_11_Q_28220,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16534_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16534_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16534_cy_11_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_n16534(11),
      O(2) => cortexm0_u_logic_n16534(10),
      O(1) => cortexm0_u_logic_n16534(9),
      O(0) => cortexm0_u_logic_n16534(8),
      S(3) => cortexm0_u_logic_Psn2z4_cortexm0_u_logic_Tme3z4_rt_24289,
      S(2) => cortexm0_u_logic_Psn2z4_cortexm0_u_logic_Fhx2z4_rt_24300,
      S(1) => cortexm0_u_logic_Psn2z4_cortexm0_u_logic_Gmd3z4_rt_24306,
      S(0) => cortexm0_u_logic_Psn2z4_cortexm0_u_logic_Ufx2z4_rt_24307
    );
  cortexm0_u_logic_Psn2z4_cortexm0_u_logic_Fhx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y99",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Fhx2z4_26665,
      ADR5 => '1',
      O => cortexm0_u_logic_Psn2z4_cortexm0_u_logic_Fhx2z4_rt_24300
    );
  ahbmo_htrans_0_OBUF_1_55_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y99",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_55_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Psn2z4_cortexm0_u_logic_Gmd3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y99",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Gmd3z4_28016,
      ADR5 => '1',
      O => cortexm0_u_logic_Psn2z4_cortexm0_u_logic_Gmd3z4_rt_24306
    );
  ahbmo_htrans_0_OBUF_1_56_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y99",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_56_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Psn2z4_cortexm0_u_logic_Ufx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y99",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Ufx2z4_28219,
      ADR5 => '1',
      O => cortexm0_u_logic_Psn2z4_cortexm0_u_logic_Ufx2z4_rt_24307
    );
  ahbmo_htrans_0_OBUF_1_57_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y99",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_57_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Yj43z4_cortexm0_u_logic_Yj43z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N786,
      O => N786_0
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o10_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y96",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_J6i2z4_25617,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR5 => '1',
      O => N785
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o10_SW3 : X_LUT5
    generic map(
      LOC => "SLICE_X38Y96",
      INIT => X"CF0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Fvovx4_25616,
      ADR4 => cortexm0_u_logic_S4qvx4,
      ADR3 => cortexm0_u_logic_J6i2z4_25617,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      O => N786
    );
  cortexm0_u_logic_S4qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y96",
      INIT => X"0031313100F5F5F5"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5938_o,
      ADR1 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_8_0,
      ADR5 => cortexm0_u_logic_n16534_5_0,
      O => cortexm0_u_logic_S4qvx4
    );
  cortexm0_u_logic_Fvovx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y96",
      INIT => X"FF0000FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Fcj2z4_26798,
      ADR3 => cortexm0_u_logic_Wnnvx4_Pnnvx4_XOR_40_o,
      ADR4 => cortexm0_u_logic_Hlsvx4,
      O => N108
    );
  cortexm0_u_logic_Yj43z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y96",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yj43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yj43z4_IN,
      O => cortexm0_u_logic_Yj43z4_25905,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Fvovx4 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y96",
      INIT => X"51510051F3F300F3"
    )
    port map (
      ADR2 => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o,
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_3_0,
      ADR4 => N108,
      O => cortexm0_u_logic_Fvovx4_25616
    );
  cortexm0_u_logic_Jucwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y95",
      INIT => X"FF0FFF0FFF0EFF0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_A4t2z4_26089,
      ADR0 => cortexm0_u_logic_Aok2z4_25625,
      ADR4 => cortexm0_u_logic_L8t2z4_25926,
      ADR1 => cortexm0_u_logic_Nsk2z4_25835,
      ADR5 => cortexm0_u_logic_Tki2z4_25751,
      ADR3 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Jucwx4
    );
  cortexm0_u_logic_Herwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y95",
      INIT => X"0000000000C20000"
    )
    port map (
      ADR3 => cortexm0_u_logic_L8t2z4_25926,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Dvy2z4_25981,
      ADR2 => cortexm0_u_logic_H9i2z4_25943,
      ADR1 => cortexm0_u_logic_U2x2z4_25977,
      ADR0 => cortexm0_u_logic_Qem2z4_25973,
      O => N92
    );
  cortexm0_u_logic_haddr_o_14_1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y95",
      INIT => X"FFFFAE0CAE0CAE0C"
    )
    port map (
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_15_0,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_C61wx4,
      ADR0 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_n16534_12_0,
      O => HADDR(14)
    );
  cortexm0_u_logic_Orj2z4_cortexm0_u_logic_Orj2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(27),
      O => cortexm0_u_logic_n16534_27_0
    );
  cortexm0_u_logic_Orj2z4_cortexm0_u_logic_Orj2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(26),
      O => cortexm0_u_logic_n16534_26_0
    );
  cortexm0_u_logic_Orj2z4_cortexm0_u_logic_Orj2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(25),
      O => cortexm0_u_logic_n16534_25_0
    );
  cortexm0_u_logic_Orj2z4_cortexm0_u_logic_Orj2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(24),
      O => cortexm0_u_logic_n16534_24_0
    );
  cortexm0_u_logic_Orj2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Orj2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Orj2z4_IN,
      O => cortexm0_u_logic_Orj2z4_27820,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Orj2z4_cortexm0_u_logic_Vvx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y103",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Vvx2z4_26896,
      ADR5 => '1',
      O => cortexm0_u_logic_Orj2z4_cortexm0_u_logic_Vvx2z4_rt_24316
    );
  ahbmo_htrans_0_OBUF_1_38_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y103",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_38_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16534_cy_27_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y103"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16534_cy_23_Q_28228,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16534_cy_27_Q_28229,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16534_cy_27_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16534_cy_27_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16534_cy_27_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_n16534(27),
      O(2) => cortexm0_u_logic_n16534(26),
      O(1) => cortexm0_u_logic_n16534(25),
      O(0) => cortexm0_u_logic_n16534(24),
      S(3) => cortexm0_u_logic_Orj2z4_cortexm0_u_logic_Vvx2z4_rt_24316,
      S(2) => cortexm0_u_logic_Orj2z4_cortexm0_u_logic_Jux2z4_rt,
      S(1) => cortexm0_u_logic_Orj2z4_cortexm0_u_logic_Xsx2z4_rt,
      S(0) => cortexm0_u_logic_Orj2z4_cortexm0_u_logic_Lrx2z4_rt
    );
  cortexm0_u_logic_Jux2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y103",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Jux2z4_27201,
      ADR5 => '1',
      O => cortexm0_u_logic_Orj2z4_cortexm0_u_logic_Jux2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_39_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y103",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_39_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Xsx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y103",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Xsx2z4_27341,
      ADR5 => '1',
      O => cortexm0_u_logic_Orj2z4_cortexm0_u_logic_Xsx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_40_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y103",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_40_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Lrx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y103",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Lrx2z4_27021,
      ADR5 => '1',
      O => cortexm0_u_logic_Orj2z4_cortexm0_u_logic_Lrx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_41_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y103",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_41_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Vgg3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vgg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vgg3z4_IN,
      O => cortexm0_u_logic_Vgg3z4_25693,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qb3wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y106",
      INIT => X"A0550A558A450A45"
    )
    port map (
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR0 => cortexm0_u_logic_Ffj2z4_25626,
      ADR2 => cortexm0_u_logic_Nsk2z4_25835,
      ADR4 => cortexm0_u_logic_Aok2z4_25625,
      ADR5 => cortexm0_u_logic_Sgj2z4_25754,
      ADR1 => cortexm0_u_logic_O5t2z4_25752,
      O => cortexm0_u_logic_Qb3wx42_26177
    );
  cortexm0_u_logic_Vzz2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vzz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vzz2z4_IN,
      O => cortexm0_u_logic_Vzz2z4_26478,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_N90wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y107",
      INIT => X"0000F7FF0000FFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fgm2z4_25658,
      ADR0 => cortexm0_u_logic_Wzy2z4_25662,
      ADR1 => cortexm0_u_logic_M1j2z4_25871,
      ADR4 => cortexm0_u_logic_Vzz2z4_26478,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      ADR5 => cortexm0_u_logic_Rni2z4_25661,
      O => cortexm0_u_logic_N90wx44_28767
    );
  cortexm0_u_logic_haddr_o_12_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y93",
      INIT => X"EEAAFEFACC00FCF0"
    )
    port map (
      ADR5 => cortexm0_u_logic_n16534_10_0,
      ADR0 => cortexm0_u_logic_Mrsvx4,
      ADR2 => cortexm0_u_logic_Gzvvx4,
      ADR4 => cortexm0_u_logic_Pg1wx4,
      ADR1 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_13_0,
      O => HADDR(12)
    );
  cortexm0_u_logic_M0i3z4_cortexm0_u_logic_M0i3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1308,
      O => N1308_0
    );
  cortexm0_u_logic_haddr_o_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y96",
      INIT => X"FFCEFF0ACECE0A0A"
    )
    port map (
      ADR5 => cortexm0_u_logic_n16534_5_0,
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5938_o,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR1 => cortexm0_u_logic_Pri3z4_8_0,
      O => HADDR(7)
    );
  cortexm0_u_logic_St0wx47_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y96",
      INIT => X"FF00AAAAFF00AAAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_F473z4_27970,
      ADR0 => cortexm0_u_logic_Od83z4_27971,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => '1',
      O => N1193
    );
  cortexm0_u_logic_Gm1wx45_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X39Y96",
      INIT => X"0000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Wqd3z4_27703,
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      O => N1308
    );
  cortexm0_u_logic_St0wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y96",
      INIT => X"FFFFFFFFD8FAD8D8"
    )
    port map (
      ADR3 => cortexm0_u_logic_V223z4_26650,
      ADR0 => cortexm0_u_logic_H3d3z4_25555,
      ADR1 => cortexm0_u_logic_Nd3wx4211,
      ADR4 => cortexm0_u_logic_Nd3wx4214,
      ADR2 => cortexm0_u_logic_St0wx44_26734,
      ADR5 => cortexm0_u_logic_St0wx47_29493,
      O => cortexm0_u_logic_St0wx48_26737
    );
  cortexm0_u_logic_M0i3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y96",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_M0i3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_M0i3z4_IN,
      O => cortexm0_u_logic_M0i3z4_26795,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_St0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y96",
      INIT => X"00F5F0F503F303F3"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ec33z4_26736,
      ADR4 => cortexm0_u_logic_W5p2z4_25843,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      ADR1 => N1193,
      O => cortexm0_u_logic_St0wx47_29493
    );
  cortexm0_u_logic_Ibe3z4_cortexm0_u_logic_Ibe3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ac8wx4_pack_4,
      O => cortexm0_u_logic_Ac8wx4
    );
  cortexm0_u_logic_Mmux_Cd8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y95",
      INIT => X"CF0FCF0FCFFFCFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_M9awx4_B19wx4_XOR_70_o,
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR5 => cortexm0_u_logic_Muawx4,
      ADR2 => cortexm0_u_logic_Fuawx4_26410,
      O => cortexm0_u_logic_Cd8wx4
    );
  cortexm0_u_logic_Mmux_Bn8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y95",
      INIT => X"D5DFD5DFD5DFD5DF"
    )
    port map (
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Mgawx4_B19wx4_XOR_75_o,
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR3 => cortexm0_u_logic_Muawx4,
      ADR0 => cortexm0_u_logic_Fuawx4_26410,
      ADR5 => '1',
      O => cortexm0_u_logic_Bn8wx4
    );
  cortexm0_u_logic_Mmux_Ac8wx411 : X_LUT5
    generic map(
      LOC => "SLICE_X39Y95",
      INIT => X"DDDD55FF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Kfawx4_B19wx4_XOR_74_o,
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR3 => cortexm0_u_logic_Muawx4,
      ADR0 => cortexm0_u_logic_Fuawx4_26410,
      O => cortexm0_u_logic_Ac8wx4_pack_4
    );
  cortexm0_u_logic_Ibe3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y95",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ibe3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ibe3z4_IN,
      O => cortexm0_u_logic_Ibe3z4_25716,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx4130 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y95",
      INIT => X"55DD00CCF5FDF0FC"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fj0wx4,
      ADR0 => cortexm0_u_logic_C61wx4,
      ADR5 => cortexm0_u_logic_U11wx4,
      ADR2 => cortexm0_u_logic_Ac8wx4,
      ADR1 => cortexm0_u_logic_Cd8wx4,
      ADR4 => cortexm0_u_logic_Bn8wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4129_27469
    );
  cortexm0_u_logic_haddr_o_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y94",
      INIT => X"FFCECECEFF0A0A0A"
    )
    port map (
      ADR4 => cortexm0_u_logic_n16534_2_0,
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_A272z4_H272z4_AND_6016_o,
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR1 => cortexm0_u_logic_Pri3z4_5_0,
      O => HADDR(4)
    );
  cortexm0_u_logic_Qk1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y94",
      INIT => X"55FF51F355FF55FF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fgm2z4_25658,
      ADR1 => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6778_o,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      ADR5 => cortexm0_u_logic_Q6e3z4_25701,
      ADR3 => cortexm0_u_logic_Ibe3z4_25716,
      ADR0 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_Qk1wx41_26422
    );
  cortexm0_u_logic_Icxwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y104",
      INIT => X"333355550F0F00FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Xmf3z4_27824,
      ADR2 => cortexm0_u_logic_Bqf3z4_28388,
      ADR1 => cortexm0_u_logic_Fpi2z4_27839,
      ADR0 => cortexm0_u_logic_Mof3z4_27817,
      ADR4 => cortexm0_u_logic_Fgm2z4_2_25727,
      ADR5 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1159
    );
  cortexm0_u_logic_Mof3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mof3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mof3z4_IN,
      O => cortexm0_u_logic_Mof3z4_27817,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Icxwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y104",
      INIT => X"FFFFF0F0FCFCFCFC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR5 => cortexm0_u_logic_Wzy2z4_25662,
      ADR1 => N1158,
      ADR4 => N1159,
      O => cortexm0_u_logic_Icxwx4
    );
  cortexm0_u_logic_Glhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y101",
      INIT => X"FF00CF03FF00CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Nbx2z4_27014,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6702_o,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR5 => cortexm0_u_logic_Pri3z4_7_0,
      O => N367
    );
  cortexm0_u_logic_Ihcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y100",
      INIT => X"030F0B0B000C0808"
    )
    port map (
      ADR5 => cortexm0_u_logic_L7p2z4_26438,
      ADR0 => cortexm0_u_logic_Tzg3z4_25885,
      ADR1 => cortexm0_u_logic_Duc2z4,
      ADR3 => cortexm0_u_logic_Fj0wx44_26605,
      ADR4 => cortexm0_u_logic_Kuc2z4,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      O => cortexm0_u_logic_Ihcvx4
    );
  cortexm0_u_logic_Ug0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y100",
      INIT => X"0700070777007777"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fj0wx4,
      ADR1 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR2 => cortexm0_u_logic_Pri3z4_21_0,
      ADR0 => cortexm0_u_logic_n16534_18_0,
      O => cortexm0_u_logic_Ug0wx4
    );
  cortexm0_u_logic_Tzg3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y100",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tzg3z4_CLK,
      I => cortexm0_u_logic_M0kvx4,
      O => cortexm0_u_logic_Tzg3z4_25885,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_M0kvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y100",
      INIT => X"30FFBAFF3000BAAA"
    )
    port map (
      ADR2 => cortexm0_u_logic_B9g3z4_26494,
      ADR1 => cortexm0_u_logic_Pxyvx4,
      ADR3 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Tzg3z4_25885,
      ADR0 => cortexm0_u_logic_H3wvx4_25594,
      ADR4 => cortexm0_u_logic_Ug0wx4,
      O => cortexm0_u_logic_M0kvx4
    );
  cortexm0_u_logic_Mxor_T7cwx4_B19wx4_XOR_84_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y105",
      INIT => X"FAAAFEEE05550111"
    )
    port map (
      ADR3 => N714_0,
      ADR0 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2233_o,
      ADR2 => cortexm0_u_logic_Y29wx4,
      ADR1 => cortexm0_u_logic_W19wx4,
      ADR5 => cortexm0_u_logic_Wzawx4,
      ADR4 => cortexm0_u_logic_U052z4_B152z4_AND_5743_o,
      O => cortexm0_u_logic_T7cwx4_B19wx4_XOR_84_o
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5743_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y105",
      INIT => X"8888888888888000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      ADR4 => cortexm0_u_logic_U052z4_B152z4_AND_5743_o10,
      ADR5 => cortexm0_u_logic_U052z4_B152z4_AND_5743_o9_27827,
      ADR2 => cortexm0_u_logic_U052z4_B152z4_AND_5743_o8_27823,
      ADR0 => cortexm0_u_logic_U052z4_B152z4_AND_5743_o1_0,
      ADR1 => N976,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5743_o
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5743_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y105",
      INIT => X"0050000000100000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mof3z4_27817,
      ADR0 => cortexm0_u_logic_Aff3z4_27818,
      ADR4 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1195_o,
      ADR3 => cortexm0_u_logic_C51xx4,
      ADR5 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1202_o,
      ADR2 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1204_o,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5743_o2_29498
    );
  cortexm0_u_logic_Ftf3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ftf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ftf3z4_IN,
      O => cortexm0_u_logic_Ftf3z4_27204,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5743_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y105",
      INIT => X"FF8F8888FF8F8888"
    )
    port map (
      ADR5 => '1',
      ADR2 => cortexm0_u_logic_Pgf3z4_27209,
      ADR1 => cortexm0_u_logic_U052z4_B152z4_AND_5743_o6_27815,
      ADR3 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1197_o,
      ADR0 => cortexm0_u_logic_U052z4_B152z4_AND_5743_o5,
      ADR4 => cortexm0_u_logic_U052z4_B152z4_AND_5743_o2_29498,
      O => N976
    );
  cortexm0_u_logic_Wo0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y96",
      INIT => X"F5F50000F5F5F5F5"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Ht53z4_26793,
      ADR0 => cortexm0_u_logic_Yj43z4_25905,
      ADR4 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1350_o,
      ADR2 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1349_o,
      O => cortexm0_u_logic_Wo0wx44_29499
    );
  cortexm0_u_logic_Wo0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y96",
      INIT => X"0F0000003F3F0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_M0i3z4_26795,
      ADR5 => cortexm0_u_logic_Tvh3z4_26304,
      ADR3 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1346_o,
      ADR1 => cortexm0_u_logic_Ue9wx4,
      ADR4 => cortexm0_u_logic_Wo0wx44_29499,
      O => cortexm0_u_logic_Wo0wx45_26794
    );
  cortexm0_u_logic_haddr_o_16_1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y97",
      INIT => X"FFD5D5D5FFC0C0C0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_n16534_14_0,
      ADR5 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_U11wx4,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_17_0,
      O => HADDR(16)
    );
  cortexm0_u_logic_Nl43z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y97",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nl43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nl43z4_IN,
      O => cortexm0_u_logic_Nl43z4_26648,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Nd3wx42111 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y97",
      INIT => X"00000000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Nd3wx4211
    );
  cortexm0_u_logic_haddr_o_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y97",
      INIT => X"FF22FFF22222F2F2"
    )
    port map (
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_3_0,
      ADR1 => N108,
      ADR0 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2094_o,
      ADR2 => cortexm0_u_logic_Gzvvx4,
      O => HADDR(2)
    );
  cortexm0_u_logic_haddr_o_10_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y97",
      INIT => X"FCFEF0FACCEE00AA"
    )
    port map (
      ADR1 => cortexm0_u_logic_n16534_8_0,
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6506_o,
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR2 => cortexm0_u_logic_Pri3z4_11_0,
      O => HADDR(10)
    );
  cortexm0_u_logic_haddr_o_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y98",
      INIT => X"FFFFA0ECA0ECA0EC"
    )
    port map (
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR2 => cortexm0_u_logic_Pri3z4_7_0,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_Euzvx4,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_n16534_4_0,
      O => HADDR(6)
    );
  cortexm0_u_logic_Wu53z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wu53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wu53z4_IN,
      O => cortexm0_u_logic_Wu53z4_26647,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Qs0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y98",
      INIT => X"FFFFCFEFFFFFDFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nl43z4_26648,
      ADR4 => cortexm0_u_logic_Wzy2z4_25662,
      ADR1 => cortexm0_u_logic_Fgm2z4_25658,
      ADR5 => cortexm0_u_logic_Wu53z4_26647,
      ADR2 => cortexm0_u_logic_Rni2z4_25661,
      ADR0 => cortexm0_u_logic_Sjj2z4_25659,
      O => cortexm0_u_logic_Qs0wx42_26646
    );
  N390_N390_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N393,
      O => N393_0
    );
  cortexm0_u_logic_Hihvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y107",
      INIT => X"FF00FF33FF00FF33"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR3 => cortexm0_u_logic_Lrx2z4_27021,
      ADR5 => '1',
      O => N390
    );
  cortexm0_u_logic_Aihvx4_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X39Y107",
      INIT => X"F0F0F3F3"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Xsx2z4_27341,
      ADR1 => ahbbridge_statemachine_curstate_FSM_FFd1_25618,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6706_o,
      ADR3 => '1',
      O => N393
    );
  cortexm0_u_logic_Mxor_Oaawx4_B19wx4_XOR_71_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y98",
      INIT => X"FFFF0000AE0C51F3"
    )
    port map (
      ADR0 => cortexm0_u_logic_I2t2z4_26252,
      ADR5 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2233_o,
      ADR3 => cortexm0_u_logic_Y29wx4,
      ADR1 => cortexm0_u_logic_W19wx4,
      ADR4 => cortexm0_u_logic_Wzawx4,
      ADR2 => cortexm0_u_logic_Nn0wx4,
      O => cortexm0_u_logic_Oaawx4_B19wx4_XOR_71_o
    );
  cortexm0_u_logic_Mmux_Z78wx4136 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y98",
      INIT => X"33F300F0BBFBAAFA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ciawx4_B19wx4_XOR_76_o,
      ADR1 => cortexm0_u_logic_Kfawx4_B19wx4_XOR_74_o,
      ADR2 => cortexm0_u_logic_Ra1wx4,
      ADR4 => cortexm0_u_logic_U11wx4,
      ADR5 => cortexm0_u_logic_Oaawx4_B19wx4_XOR_71_o,
      ADR0 => cortexm0_u_logic_Wo0wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4135_27492
    );
  cortexm0_u_logic_Nn0wx49_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y98",
      INIT => X"5D55FFFFFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_G123z4_25910,
      ADR3 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_SF1101,
      ADR0 => cortexm0_u_logic_Nn0wx45_25911,
      ADR4 => cortexm0_u_logic_Nn0wx42_25912,
      ADR5 => cortexm0_u_logic_Nn0wx48_25913,
      O => N550
    );
  cortexm0_u_logic_F473z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y98",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_F473z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_F473z4_IN,
      O => cortexm0_u_logic_F473z4_27970,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Nn0wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y98",
      INIT => X"0000D00000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Yj43z4_25905,
      ADR2 => cortexm0_u_logic_Nn0wx43_25906,
      ADR1 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1198_o,
      ADR3 => cortexm0_u_logic_Nn0wx47_25908,
      ADR5 => cortexm0_u_logic_Nn0wx41_25909,
      ADR4 => N550,
      O => cortexm0_u_logic_Nn0wx4
    );
  cortexm0_u_logic_K1wvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y99",
      INIT => X"C000C000C000C444"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fij2z4_25836,
      ADR5 => cortexm0_u_logic_O5t2z4_25752,
      ADR4 => cortexm0_u_logic_Sgj2z4_25754,
      ADR0 => cortexm0_u_logic_Nsk2z4_25835,
      ADR3 => cortexm0_u_logic_Npk2z4_25928,
      ADR2 => cortexm0_u_logic_Aok2z4_25625,
      O => cortexm0_u_logic_K1wvx41_28787
    );
  cortexm0_u_logic_Aff3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Aff3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Aff3z4_IN,
      O => cortexm0_u_logic_Aff3z4_27818,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Icxwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y103",
      INIT => X"220A770A225F775F"
    )
    port map (
      ADR5 => cortexm0_u_logic_Wbf3z4_27829,
      ADR2 => cortexm0_u_logic_Ldf3z4_27828,
      ADR4 => cortexm0_u_logic_Orj2z4_27820,
      ADR1 => cortexm0_u_logic_Aff3z4_27818,
      ADR0 => cortexm0_u_logic_Fgm2z4_2_25727,
      ADR3 => cortexm0_u_logic_Sjj2z4_25659,
      O => N1158
    );
  cortexm0_u_logic_haddr_o_28_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y102",
      INIT => X"FCFECCEEF0FA00AA"
    )
    port map (
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_n16534_26_0,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_Re72z4_Ye72z4_AND_6068_o,
      ADR1 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_29_0,
      O => HADDR(28)
    );
  cortexm0_u_logic_Mz63z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y102",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mz63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mz63z4_IN,
      O => cortexm0_u_logic_Mz63z4_26472,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Eif3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Eif3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Eif3z4_IN,
      O => cortexm0_u_logic_Eif3z4_27206,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5743_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y106",
      INIT => X"1D00DD001F00DF00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR1 => cortexm0_u_logic_H3d3z4_25555,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      ADR5 => cortexm0_u_logic_Eif3z4_27206,
      ADR4 => cortexm0_u_logic_Fpi2z4_27839,
      ADR0 => cortexm0_u_logic_T1d3z4_25557,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5743_o10
    );
  cortexm0_u_logic_haddr_o_20_1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y95",
      INIT => X"FFB3B3B3FFA0A0A0"
    )
    port map (
      ADR0 => cortexm0_u_logic_n16534_18_0,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR5 => cortexm0_u_logic_Gzvvx4,
      ADR1 => cortexm0_u_logic_Fj0wx4,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_21_0,
      O => HADDR(20)
    );
  cortexm0_u_logic_Tj0wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y105",
      INIT => X"A5FFA0F0A0FAA0F0"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Fuawx4_26410,
      ADR0 => cortexm0_u_logic_M9awx4_B19wx4_XOR_70_o,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR2 => cortexm0_u_logic_Fj0wx4,
      ADR5 => cortexm0_u_logic_Muawx4,
      O => N623
    );
  cortexm0_u_logic_Iv0wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y105",
      INIT => X"F0FBFAF3F0FBFAFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Hy0wx4,
      ADR4 => cortexm0_u_logic_Gdawx4_B19wx4_XOR_73_o,
      ADR0 => cortexm0_u_logic_X8zvx4,
      ADR5 => cortexm0_u_logic_Muawx4,
      ADR1 => cortexm0_u_logic_Fuawx4_26410,
      ADR2 => cortexm0_u_logic_Bpzvx4,
      O => N1215
    );
  cortexm0_u_logic_C70wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y99",
      INIT => X"005F00135F5F1313"
    )
    port map (
      ADR4 => cortexm0_u_logic_N90wx4,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR0 => cortexm0_u_logic_n16534_20_0,
      ADR5 => cortexm0_u_logic_Pri3z4_23_0,
      O => cortexm0_u_logic_C70wx4
    );
  cortexm0_u_logic_Zfh3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y99",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zfh3z4_CLK,
      I => cortexm0_u_logic_Q9kvx4,
      O => cortexm0_u_logic_Zfh3z4_26444,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Q9kvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y99",
      INIT => X"30FFBAFF3000BAAA"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nox2z4_27254,
      ADR1 => cortexm0_u_logic_Pxyvx4,
      ADR3 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Zfh3z4_26444,
      ADR0 => cortexm0_u_logic_H3wvx4_25594,
      ADR4 => cortexm0_u_logic_C70wx4,
      O => cortexm0_u_logic_Q9kvx4
    );
  cortexm0_u_logic_Hk0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y104",
      INIT => X"CCDDCCDDFCFDFFFD"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nag3z4_25684,
      ADR4 => cortexm0_u_logic_Dng3z4_25685,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR1 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Hk0wx43_29503
    );
  cortexm0_u_logic_Wbf3z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wbf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wbf3z4_IN,
      O => cortexm0_u_logic_Wbf3z4_27829,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Hk0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y104",
      INIT => X"FFF03330FFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Olg3z4_25681,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR4 => cortexm0_u_logic_SF1101,
      ADR3 => cortexm0_u_logic_Hk0wx44_25683,
      ADR2 => cortexm0_u_logic_Hk0wx43_29503,
      O => cortexm0_u_logic_Hk0wx45_25680
    );
  cortexm0_u_logic_haddr_o_19_1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y97",
      INIT => X"EEAAFEFACC00FCF0"
    )
    port map (
      ADR0 => cortexm0_u_logic_n16534_17_0,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR2 => cortexm0_u_logic_Gzvvx4,
      ADR4 => cortexm0_u_logic_Wo0wx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR1 => cortexm0_u_logic_Pri3z4_20_0,
      O => HADDR(19)
    );
  cortexm0_u_logic_St0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y97",
      INIT => X"F0FFFFFF3FFF3FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Psn2z4_26735,
      ADR4 => cortexm0_u_logic_Nl43z4_26648,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_St0wx44_26734
    );
  cortexm0_u_logic_haddr_o_15_1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y100",
      INIT => X"FFAEFF0CAEAE0C0C"
    )
    port map (
      ADR5 => cortexm0_u_logic_n16534_13_0,
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_P82wx4,
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_16_0,
      O => HADDR(15)
    );
  cortexm0_u_logic_Ohv2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y100",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ohv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ohv2z4_IN,
      O => cortexm0_u_logic_Ohv2z4_26732,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_St0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y100",
      INIT => X"FFFFFFFFFCFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_Ohv2z4_26732,
      ADR1 => cortexm0_u_logic_Svk2z4_25556,
      ADR3 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_St0wx42_26731
    );
  cortexm0_u_logic_haddr_o_27_1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y102",
      INIT => X"FFAEFF0CAEAE0C0C"
    )
    port map (
      ADR4 => cortexm0_u_logic_n16534_25_0,
      ADR0 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o,
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_28_0,
      O => HADDR(27)
    );
  cortexm0_u_logic_Tjf3z4_cortexm0_u_logic_Tjf3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_U052z4_B152z4_AND_5743_o1_24796,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5743_o1_0
    );
  cortexm0_u_logic_Tjf3z4_cortexm0_u_logic_Tjf3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Djzvx42_24785,
      O => cortexm0_u_logic_Djzvx42_0
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5743_o13 : X_MUX2
    generic map(
      LOC => "SLICE_X40Y103"
    )
    port map (
      IA => N1429,
      IB => N1430,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5743_o1_24796,
      SEL => cortexm0_u_logic_T1d3z4_25557
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5743_o13_F : X_LUT6
    generic map(
      LOC => "SLICE_X40Y103",
      INIT => X"FFFF7FFFFFFF3FFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Yaz2z4_25558,
      ADR3 => cortexm0_u_logic_Bqf3z4_28388,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_T1d3z4_25557,
      ADR0 => cortexm0_u_logic_Ftf3z4_27204,
      O => N1429
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5743_o13_G : X_LUT6
    generic map(
      LOC => "SLICE_X40Y103",
      INIT => X"3F3FFF0F5F5FFF0F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ilf3z4_27208,
      ADR1 => cortexm0_u_logic_B6j2z4_28387,
      ADR4 => cortexm0_u_logic_Svk2z4_25556,
      ADR2 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_Yaz2z4_25558,
      ADR3 => cortexm0_u_logic_U052z4_B152z4_AND_5743_o11_29502,
      O => N1430
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5743_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y103",
      INIT => X"1111B1B11111B1B1"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Tjf3z4_29501,
      ADR4 => cortexm0_u_logic_Ftf3z4_27204,
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR0 => cortexm0_u_logic_Yaz2z4_25558,
      ADR5 => '1',
      O => cortexm0_u_logic_U052z4_B152z4_AND_5743_o11_29502
    );
  cortexm0_u_logic_Djzvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X40Y103",
      INIT => X"A0AFA0AF"
    )
    port map (
      ADR3 => cortexm0_u_logic_K2k2z4_0,
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR0 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_Djzvx42_24785
    );
  cortexm0_u_logic_Tjf3z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tjf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tjf3z4_IN,
      O => cortexm0_u_logic_Tjf3z4_29501,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y103",
      INIT => X"A2AAAAAAF3FFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ftf3z4_27204,
      ADR1 => cortexm0_u_logic_Fgm2z4_25658,
      ADR2 => cortexm0_u_logic_Sjj2z4_25659,
      ADR5 => cortexm0_u_logic_Tjf3z4_29501,
      ADR3 => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6778_o,
      ADR0 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1348_o,
      O => cortexm0_u_logic_Za82z4_Gb82z4_AND_6198_o1_27203
    );
  cortexm0_u_logic_Ht53z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y96",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ht53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ht53z4_IN,
      O => cortexm0_u_logic_Ht53z4_26793,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_haddr_o_22_1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y96",
      INIT => X"FFFFC0EAC0EAC0EA"
    )
    port map (
      ADR2 => cortexm0_u_logic_n16534_20_0,
      ADR1 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_N90wx4,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_23_0,
      O => HADDR(22)
    );
  cortexm0_u_logic_haddr_o_31_1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y95",
      INIT => X"FFD5D5D5FFC0C0C0"
    )
    port map (
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_32_0,
      ADR5 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_F872z4_M872z4_AND_6042_o,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_n16534_29_0,
      O => HADDR(31)
    );
  cortexm0_u_logic_haddr_o_18_1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y101",
      INIT => X"FDFCDDCCF5F05500"
    )
    port map (
      ADR1 => cortexm0_u_logic_n16534_16_0,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_Qs0wx4,
      ADR2 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_19_0,
      O => HADDR(18)
    );
  cortexm0_u_logic_S1a2z4_Z1a2z4_AND_6450_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y101",
      INIT => X"000051F351F351F3"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ra1wx4,
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_14_0,
      ADR0 => cortexm0_u_logic_n16534_11_0,
      O => cortexm0_u_logic_S1a2z4_Z1a2z4_AND_6450_o
    );
  cortexm0_u_logic_Slr2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y101",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Slr2z4_CLK,
      I => cortexm0_u_logic_A9jvx4,
      O => cortexm0_u_logic_Slr2z4_25745,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_A9jvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y101",
      INIT => X"30FFBAFF3000BAAA"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tme3z4_25744,
      ADR1 => cortexm0_u_logic_Pxyvx4,
      ADR3 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Slr2z4_25745,
      ADR0 => cortexm0_u_logic_H3wvx4_25594,
      ADR4 => cortexm0_u_logic_S1a2z4_Z1a2z4_AND_6450_o,
      O => cortexm0_u_logic_A9jvx4
    );
  cortexm0_u_logic_O42wx4_V42wx4_AND_1278_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y100",
      INIT => X"02030A0F2233AAFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_P82wx4,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR1 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_16_0,
      ADR5 => cortexm0_u_logic_n16534_13_0,
      O => cortexm0_u_logic_O42wx4_V42wx4_AND_1278_o
    );
  cortexm0_u_logic_Y8q2z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y100",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y8q2z4_CLK,
      I => cortexm0_u_logic_Zcivx4,
      O => cortexm0_u_logic_Y8q2z4_26206,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Zcivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y100",
      INIT => X"7F775F552F220F00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Jwf3z4_27916,
      ADR1 => cortexm0_u_logic_Pxyvx4,
      ADR0 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Y8q2z4_26206,
      ADR3 => cortexm0_u_logic_H3wvx4_25594,
      ADR2 => cortexm0_u_logic_O42wx4_V42wx4_AND_1278_o,
      O => cortexm0_u_logic_Zcivx4
    );
  cortexm0_u_logic_Vpovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y101",
      INIT => X"000D00DD0D0DDDDD"
    )
    port map (
      ADR1 => cortexm0_u_logic_U11wx4,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_17_0,
      ADR3 => cortexm0_u_logic_n16534_14_0,
      O => cortexm0_u_logic_Vpovx4
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y101",
      INIT => X"FFFFFFFFBFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Hszvx4,
      ADR5 => cortexm0_u_logic_S1a2z4_Z1a2z4_AND_6450_o,
      ADR0 => cortexm0_u_logic_O42wx4_V42wx4_AND_1278_o,
      ADR2 => cortexm0_u_logic_Fq0wx4,
      ADR3 => cortexm0_u_logic_Bv0wx4,
      ADR4 => cortexm0_u_logic_Vpovx4,
      O => cortexm0_u_logic_S6ovx4_Nlovx4_AND_79_o2_27430
    );
  cortexm0_u_logic_Fq0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y101",
      INIT => X"130013135F005F5F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Qs0wx4,
      ADR0 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR1 => cortexm0_u_logic_Pri3z4_19_0,
      ADR2 => cortexm0_u_logic_n16534_16_0,
      O => cortexm0_u_logic_Fq0wx4
    );
  cortexm0_u_logic_W5p2z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y101",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_W5p2z4_CLK,
      I => cortexm0_u_logic_Irjvx4,
      O => cortexm0_u_logic_W5p2z4_25843,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Irjvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y101",
      INIT => X"55DDF5FD0088F0F8"
    )
    port map (
      ADR1 => cortexm0_u_logic_Bnx2z4_25842,
      ADR3 => cortexm0_u_logic_Pxyvx4,
      ADR0 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_W5p2z4_25843,
      ADR2 => cortexm0_u_logic_H3wvx4_25594,
      ADR4 => cortexm0_u_logic_Fq0wx4,
      O => cortexm0_u_logic_Irjvx4
    );
  cortexm0_u_logic_haddr_o_13_1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y99",
      INIT => X"FCF0FEFACC00EEAA"
    )
    port map (
      ADR5 => cortexm0_u_logic_n16534_11_0,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR4 => cortexm0_u_logic_Ra1wx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR1 => cortexm0_u_logic_Pri3z4_14_0,
      O => HADDR(13)
    );
  cortexm0_u_logic_Ql0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y98",
      INIT => X"00000DDD0DDD0DDD"
    )
    port map (
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_Wo0wx4,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_20_0,
      ADR5 => cortexm0_u_logic_n16534_17_0,
      O => cortexm0_u_logic_Ql0wx4
    );
  cortexm0_u_logic_L7p2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y98",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_L7p2z4_CLK,
      I => cortexm0_u_logic_Xvjvx4,
      O => cortexm0_u_logic_L7p2z4_26438,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Xvjvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y98",
      INIT => X"22FF2200F2FFF2F0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Zjq2z4_26437,
      ADR1 => cortexm0_u_logic_Pxyvx4,
      ADR3 => cortexm0_u_logic_Df3wx4,
      ADR4 => cortexm0_u_logic_L7p2z4_26438,
      ADR2 => cortexm0_u_logic_H3wvx4_25594,
      ADR5 => cortexm0_u_logic_Ql0wx4,
      O => cortexm0_u_logic_Xvjvx4
    );
  cortexm0_u_logic_Hszvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y98",
      INIT => X"151500153F3F003F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Euzvx4,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_7_0,
      ADR1 => cortexm0_u_logic_n16534_4_0,
      O => cortexm0_u_logic_Hszvx4
    );
  cortexm0_u_logic_U593z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y98",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_U593z4_CLK,
      I => cortexm0_u_logic_Fskvx4,
      O => cortexm0_u_logic_U593z4_26873,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Fskvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y98",
      INIT => X"44FFF4FF4400F4F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_H3wvx4_25594,
      ADR4 => cortexm0_u_logic_Hszvx4,
      ADR3 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_U593z4_26873,
      ADR1 => cortexm0_u_logic_Nbx2z4_27014,
      ADR0 => cortexm0_u_logic_Pxyvx4,
      O => cortexm0_u_logic_Fskvx4
    );
  cortexm0_u_logic_Y1pvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y106",
      INIT => X"003F3F3F00151515"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mrsvx4,
      ADR5 => cortexm0_u_logic_N482z4_U482z4_AND_6172_o_0,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_25_0,
      ADR2 => cortexm0_u_logic_n16534_22_0,
      O => cortexm0_u_logic_Y1pvx4
    );
  cortexm0_u_logic_Q7j2z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y106",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Q7j2z4_CLK,
      I => cortexm0_u_logic_Vjnvx4_24865,
      O => cortexm0_u_logic_Q7j2z4_26050,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Vjnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y106",
      INIT => X"AFFFAAFFAF0FAA00"
    )
    port map (
      ADR1 => '1',
      ADR0 => N140,
      ADR3 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Q7j2z4_26050,
      ADR4 => cortexm0_u_logic_H3wvx4_25594,
      ADR2 => cortexm0_u_logic_Y1pvx4,
      O => cortexm0_u_logic_Vjnvx4_24865
    );
  cortexm0_u_logic_Ldf3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y104",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ldf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ldf3z4_IN,
      O => cortexm0_u_logic_Ldf3z4_27828,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5743_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y104",
      INIT => X"30FFF0FF3075F0F5"
    )
    port map (
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR1 => cortexm0_u_logic_M1j2z4_25871,
      ADR4 => cortexm0_u_logic_Uuf3z4_27211,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_H3d3z4_25555,
      ADR0 => cortexm0_u_logic_Xmf3z4_27824,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5743_o8_27823
    );
  cortexm0_u_logic_haddr_o_21_1 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y100",
      INIT => X"FFDCDCDCFF505050"
    )
    port map (
      ADR3 => cortexm0_u_logic_n16534_19_0,
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR2 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_Lf0wx4,
      ADR1 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_22_0,
      O => HADDR(21)
    );
  cortexm0_u_logic_Pgf3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pgf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pgf3z4_IN,
      O => cortexm0_u_logic_Pgf3z4_27209,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5743_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y105",
      INIT => X"EFFDFFFDEFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Mof3z4_27817,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR1 => cortexm0_u_logic_H3d3z4_25555,
      ADR5 => cortexm0_u_logic_Pgf3z4_27209,
      ADR0 => cortexm0_u_logic_T1d3z4_25557,
      ADR2 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5743_o6_27815
    );
  cortexm0_u_logic_Fc0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y101",
      INIT => X"050F010355FF1133"
    )
    port map (
      ADR4 => cortexm0_u_logic_Lf0wx4,
      ADR0 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_n16534_19_0,
      ADR5 => cortexm0_u_logic_Pri3z4_22_0,
      O => cortexm0_u_logic_Fc0wx4
    );
  cortexm0_u_logic_Llq2z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y101",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Llq2z4_CLK,
      I => cortexm0_u_logic_B5kvx4,
      O => cortexm0_u_logic_Llq2z4_25884,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_B5kvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y101",
      INIT => X"77334400F7F3F4F0"
    )
    port map (
      ADR3 => cortexm0_u_logic_Foe3z4_26448,
      ADR0 => cortexm0_u_logic_Pxyvx4,
      ADR1 => cortexm0_u_logic_Df3wx4,
      ADR4 => cortexm0_u_logic_Llq2z4_25884,
      ADR2 => cortexm0_u_logic_H3wvx4_25594,
      ADR5 => cortexm0_u_logic_Fc0wx4,
      O => cortexm0_u_logic_B5kvx4
    );
  cortexm0_u_logic_Bqf3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y106",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bqf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Bqf3z4_IN,
      O => cortexm0_u_logic_Bqf3z4_28388,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_haddr_o_24_1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y106",
      INIT => X"FFFFF444F444F444"
    )
    port map (
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR2 => cortexm0_u_logic_n16534_22_0,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_N482z4_U482z4_AND_6172_o_0,
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_25_0,
      O => HADDR(24)
    );
  cortexm0_u_logic_Hrcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y105",
      INIT => X"0050555044504450"
    )
    port map (
      ADR1 => cortexm0_u_logic_Hak2z4_26752,
      ADR2 => cortexm0_u_logic_S8k2z4_26674,
      ADR4 => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o4_26753,
      ADR3 => cortexm0_u_logic_Duc2z4,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1706_o,
      O => cortexm0_u_logic_Hrcvx4
    );
  cortexm0_u_logic_Nhzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y105",
      INIT => X"02220AAA03330FFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hlzvx4,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR5 => cortexm0_u_logic_Gzvvx4,
      ADR1 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_n16534_24_0,
      ADR4 => cortexm0_u_logic_Pri3z4_27_0,
      O => cortexm0_u_logic_Nhzvx4
    );
  cortexm0_u_logic_S8k2z4 : X_FF
    generic map(
      LOC => "SLICE_X43Y105",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_S8k2z4_CLK,
      I => cortexm0_u_logic_R5lvx4,
      O => cortexm0_u_logic_S8k2z4_26674,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_R5lvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y105",
      INIT => X"7373FF734040FF40"
    )
    port map (
      ADR2 => cortexm0_u_logic_Lrx2z4_27021,
      ADR0 => cortexm0_u_logic_Pxyvx4,
      ADR1 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_S8k2z4_26674,
      ADR3 => cortexm0_u_logic_H3wvx4_25594,
      ADR4 => cortexm0_u_logic_Nhzvx4,
      O => cortexm0_u_logic_R5lvx4
    );
  cortexm0_u_logic_haddr_o_17_1 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y98",
      INIT => X"EFCFEECCAF0FAA00"
    )
    port map (
      ADR3 => cortexm0_u_logic_n16534_15_0,
      ADR0 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_Hy0wx4,
      ADR1 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_18_0,
      O => HADDR(17)
    );
  cortexm0_u_logic_Bv0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y98",
      INIT => X"005F5F5F00131313"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hy0wx4,
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR2 => cortexm0_u_logic_Pri3z4_18_0,
      ADR4 => cortexm0_u_logic_n16534_15_0,
      O => cortexm0_u_logic_Bv0wx4
    );
  cortexm0_u_logic_H4p2z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y98",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_H4p2z4_CLK,
      I => cortexm0_u_logic_Tmjvx4,
      O => cortexm0_u_logic_H4p2z4_25593,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Tmjvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y98",
      INIT => X"7755F7F52200F2F0"
    )
    port map (
      ADR3 => cortexm0_u_logic_Plx2z4_25590,
      ADR1 => cortexm0_u_logic_Pxyvx4,
      ADR0 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_H4p2z4_25593,
      ADR2 => cortexm0_u_logic_H3wvx4_25594,
      ADR4 => cortexm0_u_logic_Bv0wx4,
      O => cortexm0_u_logic_Tmjvx4
    );
  cortexm0_u_logic_haddr_o_26_1 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y105",
      INIT => X"ECA0ECA0FFFFECA0"
    )
    port map (
      ADR3 => cortexm0_u_logic_n16534_24_0,
      ADR1 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR5 => cortexm0_u_logic_Hlzvx4,
      ADR2 => cortexm0_u_logic_K1wvx4,
      ADR0 => cortexm0_u_logic_Pri3z4_27_0,
      O => HADDR(26)
    );
  cortexm0_u_logic_Fpi2z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y105",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fpi2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fpi2z4_IN,
      O => cortexm0_u_logic_Fpi2z4_27839,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Uuf3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y103",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uuf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Uuf3z4_IN,
      O => cortexm0_u_logic_Uuf3z4_27211,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5743_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y103",
      INIT => X"F0F001F1F0FF01F1"
    )
    port map (
      ADR2 => cortexm0_u_logic_T1d3z4_25557,
      ADR4 => cortexm0_u_logic_H3d3z4_25555,
      ADR3 => cortexm0_u_logic_Svk2z4_25556,
      ADR5 => cortexm0_u_logic_Ldf3z4_27828,
      ADR0 => cortexm0_u_logic_Wbf3z4_27829,
      ADR1 => cortexm0_u_logic_Yaz2z4_25558,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5743_o9_27827
    );
  cortexm0_u_logic_Xmf3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xmf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Xmf3z4_IN,
      O => cortexm0_u_logic_Xmf3z4_27824,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Vezvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y102",
      INIT => X"004C005F4C4C5F5F"
    )
    port map (
      ADR1 => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6094_o,
      ADR0 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR2 => cortexm0_u_logic_n16534_25_0,
      ADR3 => cortexm0_u_logic_Pri3z4_28_0,
      O => cortexm0_u_logic_Vezvx4
    );
  cortexm0_u_logic_Hak2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y102",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hak2z4_CLK,
      I => cortexm0_u_logic_Galvx4,
      O => cortexm0_u_logic_Hak2z4_26752,
      SET => cortexm0_u_logic_hreset_n_inv,
      RST => GND
    );
  cortexm0_u_logic_Galvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y102",
      INIT => X"4F40FFFF4F404F40"
    )
    port map (
      ADR1 => cortexm0_u_logic_Xsx2z4_27341,
      ADR0 => cortexm0_u_logic_Pxyvx4,
      ADR2 => cortexm0_u_logic_Df3wx4,
      ADR3 => cortexm0_u_logic_Hak2z4_26752,
      ADR5 => cortexm0_u_logic_H3wvx4_25594,
      ADR4 => cortexm0_u_logic_Vezvx4,
      O => cortexm0_u_logic_Galvx4
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_Pri3z4_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585_1_0,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_Pri3z4_cy_4_DI_0_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_12_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I0cvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_12_DI_0_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_12_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_N4cvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_12_DI_3_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_16_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Y5cvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_16_DI_0_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_16_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Facvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_16_DI_3_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_20_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mecvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_20_DI_2_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_32_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ducvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_32_DI_1_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_32_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zwcvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_32_DI_3_Q
    );
  NlwBufferBlock_ahbmo_hwdata_10_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(10),
      O => NlwBufferSignal_ahbmo_hwdata_10_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_20_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(20),
      O => NlwBufferSignal_ahbmo_hwdata_20_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(0),
      O => NlwBufferSignal_ahbmo_hwdata_0_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_9_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(9),
      O => NlwBufferSignal_ahbmo_hwdata_9_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_12_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(12),
      O => NlwBufferSignal_ahbmo_hwdata_12_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_1_0,
      O => NlwBufferSignal_ahbmo_hwdata_1_OBUF_I
    );
  NlwBufferBlock_ahbmo_hsize_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HSIZE(1),
      O => NlwBufferSignal_ahbmo_hsize_1_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(5),
      O => NlwBufferSignal_ahbmo_hwdata_5_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_4_0,
      O => NlwBufferSignal_ahbmo_hwdata_4_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_6_0,
      O => NlwBufferSignal_ahbmo_hwdata_6_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwrite_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWRITE,
      O => NlwBufferSignal_ahbmo_hwrite_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(3),
      O => NlwBufferSignal_ahbmo_hwdata_3_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_8_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(8),
      O => NlwBufferSignal_ahbmo_hwdata_8_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_11_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(11),
      O => NlwBufferSignal_ahbmo_hwdata_11_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_2_0,
      O => NlwBufferSignal_ahbmo_hwdata_2_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_7_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(7),
      O => NlwBufferSignal_ahbmo_hwdata_7_OBUF_I
    );
  NlwBufferBlock_ahbmo_hsize_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HSIZE_0_0,
      O => NlwBufferSignal_ahbmo_hsize_0_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_27_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(27),
      O => NlwBufferSignal_ahbmo_hwdata_27_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_19_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(19),
      O => NlwBufferSignal_ahbmo_hwdata_19_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_28_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(28),
      O => NlwBufferSignal_ahbmo_hwdata_28_OBUF_I
    );
  NlwBufferBlock_ahbmo_htrans_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmo_htrans_1_OBUF_28031,
      O => NlwBufferSignal_ahbmo_htrans_1_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_21_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(21),
      O => NlwBufferSignal_ahbmo_hwdata_21_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_23_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(23),
      O => NlwBufferSignal_ahbmo_hwdata_23_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_18_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(18),
      O => NlwBufferSignal_ahbmo_hwdata_18_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_14_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(14),
      O => NlwBufferSignal_ahbmo_hwdata_14_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_25_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(25),
      O => NlwBufferSignal_ahbmo_hwdata_25_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_24_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(24),
      O => NlwBufferSignal_ahbmo_hwdata_24_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_13_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(13),
      O => NlwBufferSignal_ahbmo_hwdata_13_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_22_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(22),
      O => NlwBufferSignal_ahbmo_hwdata_22_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_16_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(16),
      O => NlwBufferSignal_ahbmo_hwdata_16_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_30_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(30),
      O => NlwBufferSignal_ahbmo_hwdata_30_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_17_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(17),
      O => NlwBufferSignal_ahbmo_hwdata_17_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_29_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(29),
      O => NlwBufferSignal_ahbmo_hwdata_29_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_31_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(31),
      O => NlwBufferSignal_ahbmo_hwdata_31_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_15_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(15),
      O => NlwBufferSignal_ahbmo_hwdata_15_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_26_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(26),
      O => NlwBufferSignal_ahbmo_hwdata_26_OBUF_I
    );
  NlwBufferBlock_cm0_led_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => LEDLIT_28301,
      O => NlwBufferSignal_cm0_led_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_23_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(23),
      O => NlwBufferSignal_ahbmo_haddr_23_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_31_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(31),
      O => NlwBufferSignal_ahbmo_haddr_31_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_12_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(12),
      O => NlwBufferSignal_ahbmo_haddr_12_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_13_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(13),
      O => NlwBufferSignal_ahbmo_haddr_13_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_11_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(11),
      O => NlwBufferSignal_ahbmo_haddr_11_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_22_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(22),
      O => NlwBufferSignal_ahbmo_haddr_22_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_20_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(20),
      O => NlwBufferSignal_ahbmo_haddr_20_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_21_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(21),
      O => NlwBufferSignal_ahbmo_haddr_21_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_10_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(10),
      O => NlwBufferSignal_ahbmo_haddr_10_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_30_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(30),
      O => NlwBufferSignal_ahbmo_haddr_30_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_15_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(15),
      O => NlwBufferSignal_ahbmo_haddr_15_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_14_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(14),
      O => NlwBufferSignal_ahbmo_haddr_14_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_26_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(26),
      O => NlwBufferSignal_ahbmo_haddr_26_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(5),
      O => NlwBufferSignal_ahbmo_haddr_5_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_27_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(27),
      O => NlwBufferSignal_ahbmo_haddr_27_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_25_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(25),
      O => NlwBufferSignal_ahbmo_haddr_25_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_19_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(19),
      O => NlwBufferSignal_ahbmo_haddr_19_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_16_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(16),
      O => NlwBufferSignal_ahbmo_haddr_16_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_24_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(24),
      O => NlwBufferSignal_ahbmo_haddr_24_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_17_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(17),
      O => NlwBufferSignal_ahbmo_haddr_17_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(6),
      O => NlwBufferSignal_ahbmo_haddr_6_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_7_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(7),
      O => NlwBufferSignal_ahbmo_haddr_7_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_18_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(18),
      O => NlwBufferSignal_ahbmo_haddr_18_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(2),
      O => NlwBufferSignal_ahbmo_haddr_2_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(3),
      O => NlwBufferSignal_ahbmo_haddr_3_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_8_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(8),
      O => NlwBufferSignal_ahbmo_haddr_8_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_28_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(28),
      O => NlwBufferSignal_ahbmo_haddr_28_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(4),
      O => NlwBufferSignal_ahbmo_haddr_4_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_9_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(9),
      O => NlwBufferSignal_ahbmo_haddr_9_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR_0_0,
      O => NlwBufferSignal_ahbmo_haddr_0_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_29_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(29),
      O => NlwBufferSignal_ahbmo_haddr_29_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(1),
      O => NlwBufferSignal_ahbmo_haddr_1_OBUF_I
    );
  NlwBufferBlock_LEDLIT_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => LEDLIT_INV_LEDLITCLK,
      O => NlwBufferSignal_LEDLIT_CLK
    );
  NlwBufferBlock_LEDLIT_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PWR_12_o_HRDATA_31_equal_1_o,
      O => NlwBufferSignal_LEDLIT_IN
    );
  NlwBufferBlock_ahbmo_hbusreq_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbbridge_statemachine_curstate_FSM_FFd2_27952,
      O => NlwBufferSignal_ahbmo_hbusreq_OBUF_I
    );
  NlwBufferBlock_clkm_BUFGP_BUFG_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP_IBUFG_0,
      O => NlwBufferSignal_clkm_BUFGP_BUFG_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Itw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Itw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Z8b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z8b3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Z2h3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z2h3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_O0o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_O0o2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sow2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sow2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I6w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I6w2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_B1a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_B1a3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_B1a3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(30),
      O => NlwBufferSignal_cortexm0_u_logic_B1a3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Mfw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mfw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lhd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lhd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lhd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(30),
      O => NlwBufferSignal_cortexm0_u_logic_Lhd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vfd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vfd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fed3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fed3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fed3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(22),
      O => NlwBufferSignal_cortexm0_u_logic_Fed3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Uyv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uyv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F2o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F2o2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dvy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dvy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I3y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I3y2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F0y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F0y2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jhy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jhy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ahw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ahw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ckw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ckw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Urw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Urw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gtp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gtp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T1y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T1y2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_P2a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_P2a3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_P2a3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cztvx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_P2a3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Iua3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Iua3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rsa3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rsa3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qxa3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qxa3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_C4b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_C4b3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ddi3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ddi3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X9n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_X9n2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X9n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(22),
      O => NlwBufferSignal_cortexm0_u_logic_X9n2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jpa3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jpa3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zva3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zva3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_She3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_She3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bjd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bjd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bjd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cztvx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Bjd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Dwl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dwl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kyi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kyi2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lbn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lbn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ufy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ufy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qem2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qem2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Byw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Byw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pty2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pty2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fey2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fey2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gza3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gza3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Thm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Thm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Aze3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Aze3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_M5f3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M5f3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ogo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ogo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Taa3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Taa3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Taa3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Taa3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_H9i2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H9i2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Xly2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xly2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Viy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Viy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rxl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rxl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_R0t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_R0t2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_R0t2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_1_0,
      O => NlwBufferSignal_cortexm0_u_logic_R0t2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Mww2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mww2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bdm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bdm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qcy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qcy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_M9y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M9y2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bby2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bby2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_W4y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_W4y2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_K6y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_K6y2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nbm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nbm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Adt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Adt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Adt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Adt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_U7w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U7w2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Oar2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Oar2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dpc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dpc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qfc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qfc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hub3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hub3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pxb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pxb3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gji2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gji2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gha3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gha3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gha3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_2_0,
      O => NlwBufferSignal_cortexm0_u_logic_Gha3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ztc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ztc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gxk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gxk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_N7c3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_N7c3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bec3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bec3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uic3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uic3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U2x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U2x2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Oiw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Oiw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Enw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Enw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y6t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y6t2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lny2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lny2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ydw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ydw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qzw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qzw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hyy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hyy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nqy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nqy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mbt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mbt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mbt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_2_0,
      O => NlwBufferSignal_cortexm0_u_logic_Mbt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_W0b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_W0b3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ieh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ieh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mka3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mka3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mka3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(5),
      O => NlwBufferSignal_cortexm0_u_logic_Mka3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Owq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Owq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_L8m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_L8m2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wia3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wia3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wia3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(3),
      O => NlwBufferSignal_cortexm0_u_logic_Wia3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_M2b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M2b3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pcd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pcd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pcd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(14),
      O => NlwBufferSignal_cortexm0_u_logic_Pcd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_J9d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J9d3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J9d3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_6_0,
      O => NlwBufferSignal_cortexm0_u_logic_J9d3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zad3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zad3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zad3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(7),
      O => NlwBufferSignal_cortexm0_u_logic_Zad3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_T7d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T7d3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ylc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ylc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ipb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ipb3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fhc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fhc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Usl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Usl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Usl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(15),
      O => NlwBufferSignal_cortexm0_u_logic_Usl2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bmb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bmb3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Axm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Axm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Axm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(14),
      O => NlwBufferSignal_cortexm0_u_logic_Axm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Xdb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xdb3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Xdb3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_6_0,
      O => NlwBufferSignal_cortexm0_u_logic_Xdb3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zoy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zoy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F1x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F1x2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jcw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jcw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vaw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vaw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yzi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yzi2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_K7g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_K7g3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uei3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uei3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_V3o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_V3o2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Trq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Trq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uaj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uaj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_R1w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_R1w2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mis2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mis2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mis2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(14),
      O => NlwBufferSignal_cortexm0_u_logic_Mis2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Z4l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z4l2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Z4l2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_V4ovx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Z4l2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_S5b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_S5b3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_S5b3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_1_0,
      O => NlwBufferSignal_cortexm0_u_logic_S5b3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Aqp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Aqp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Aqp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(30),
      O => NlwBufferSignal_cortexm0_u_logic_Aqp2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Q6l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Q6l2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Q6l2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(30),
      O => NlwBufferSignal_cortexm0_u_logic_Q6l2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_J7b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J7b3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J7b3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_6_0,
      O => NlwBufferSignal_cortexm0_u_logic_J7b3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jkc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jkc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jky2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jky2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gqw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gqw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qlw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qlw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cma3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cma3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cma3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(22),
      O => NlwBufferSignal_cortexm0_u_logic_Cma3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Grl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Grl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Grl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Grl2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Y7y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y7y2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y9t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y9t2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X0c3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_X0c3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pab3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pab3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pab3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_6_0,
      O => NlwBufferSignal_cortexm0_u_logic_Pab3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tib3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tib3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tib3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(7),
      O => NlwBufferSignal_cortexm0_u_logic_Tib3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Qfa3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qfa3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qfa3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_1_0,
      O => NlwBufferSignal_cortexm0_u_logic_Qfa3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vgs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vgs2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vgs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(15),
      O => NlwBufferSignal_cortexm0_u_logic_Vgs2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_G8n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_G8n2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_G8n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(22),
      O => NlwBufferSignal_cortexm0_u_logic_G8n2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_H8l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H8l2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_H8l2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cztvx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_H8l2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Uqi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uqi2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uqi2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_V4ovx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Uqi2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ara3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ara3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_G0w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_G0w2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F4c3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F4c3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mcc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mcc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wbk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wbk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wxp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wxp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_L8t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_L8t2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_G7x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_G7x2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gcb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gcb3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gcb3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_6_0,
      O => NlwBufferSignal_cortexm0_u_logic_Gcb3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ble3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ble3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qml2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qml2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qml2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Qml2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Xyn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xyn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T5g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T5g3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qdj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qdj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ch03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ch03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ch03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ch03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_U5x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U5x2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gf63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gf63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gf63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Gf63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ipm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ipm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ipm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_28595,
      O => NlwBufferSignal_cortexm0_u_logic_Ipm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_I1h3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I1h3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lns2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lns2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lns2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(30),
      O => NlwBufferSignal_cortexm0_u_logic_Lns2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cps2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cps2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cps2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cztvx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Cps2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kkb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kkb3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kkb3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(7),
      O => NlwBufferSignal_cortexm0_u_logic_Kkb3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Svs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Svs2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Svs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_V4ovx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Svs2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_B2i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_B2i3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U5a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U5a3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U5a3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(14),
      O => NlwBufferSignal_cortexm0_u_logic_U5a3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rym2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rym2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T8f3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T8f3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zcn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zcn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_G9w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_G9w2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vac3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vac3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uup2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uup2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bsy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bsy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wai2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wai2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_S4w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_S4w2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U4z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U4z2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tna3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tna3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tna3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(0),
      O => NlwBufferSignal_cortexm0_u_logic_Tna3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wqm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wqm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wqm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_28595,
      O => NlwBufferSignal_cortexm0_u_logic_Wqm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wuq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wuq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_D4g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_D4g3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lul2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lul2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_D4a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_D4a3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_D4a3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(15),
      O => NlwBufferSignal_cortexm0_u_logic_D4a3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jca3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jca3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jca3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_V4ovx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Jca3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gdo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gdo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gdo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(16),
      O => NlwBufferSignal_cortexm0_u_logic_Gdo2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Y9l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y9l2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hzj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hzj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uls2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uls2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uls2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_V4ovx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Uls2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_C9a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_C9a3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_L7a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_L7a3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_L7a3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(12),
      O => NlwBufferSignal_cortexm0_u_logic_L7a3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sgj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sgj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tqs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tqs2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tqs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(15),
      O => NlwBufferSignal_cortexm0_u_logic_Tqs2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jxs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jxs2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jxs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(30),
      O => NlwBufferSignal_cortexm0_u_logic_Jxs2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bus2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bus2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bus2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(22),
      O => NlwBufferSignal_cortexm0_u_logic_Bus2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Azs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Azs2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Azs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cztvx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Azs2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Emi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Emi2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Otr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Otr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Otr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_28597,
      O => NlwBufferSignal_cortexm0_u_logic_Otr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fn23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fn23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fn23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fn23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Qz43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qz43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qz43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_28597,
      O => NlwBufferSignal_cortexm0_u_logic_Qz43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fcj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fcj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J4x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J4x2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bge3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bge3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ikz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ikz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ikz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ikz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Po73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Po73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Po73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Po73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vve3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vve3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tqc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tqc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jsc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jsc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kss2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kss2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kss2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(14),
      O => NlwBufferSignal_cortexm0_u_logic_Kss2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Qa43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qa43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qa43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_28595,
      O => NlwBufferSignal_cortexm0_u_logic_Qa43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_H133z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H133z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_H133z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_28595,
      O => NlwBufferSignal_cortexm0_u_logic_H133z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rtz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rtz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rtz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_28595,
      O => NlwBufferSignal_cortexm0_u_logic_Rtz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hq33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hq33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hq33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_28597,
      O => NlwBufferSignal_cortexm0_u_logic_Hq33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Xuw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xuw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pet2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pet2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_S3i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_S3i3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ow33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ow33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ow33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ow33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rvv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rvv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rvv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_28597,
      O => NlwBufferSignal_cortexm0_u_logic_Rvv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Dks2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dks2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dks2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(22),
      O => NlwBufferSignal_cortexm0_u_logic_Dks2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_K9z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_K9z2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tdp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tdp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cax2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cax2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cam2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cam2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_K1z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_K1z2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lee3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lee3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Npk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Npk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mvm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mvm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mvm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_28595,
      O => NlwBufferSignal_cortexm0_u_logic_Mvm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yg23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yg23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yg23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_28597,
      O => NlwBufferSignal_cortexm0_u_logic_Yg23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ark2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ark2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ark2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yuhvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ark2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wd13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wd13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wd13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wd13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ii73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ii73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ii73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_28597,
      O => NlwBufferSignal_cortexm0_u_logic_Ii73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Dhb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dhb3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rr83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rr83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rr83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_28597,
      O => NlwBufferSignal_cortexm0_u_logic_Rr83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_A4t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_A4t2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Xeo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xeo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yr13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yr13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yr13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_28595,
      O => NlwBufferSignal_cortexm0_u_logic_Yr13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_W7z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_W7z2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nnc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nnc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ipn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ipn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yfn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yfn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yfn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Yfn2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Qwr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qwr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qwr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_28597,
      O => NlwBufferSignal_cortexm0_u_logic_Qwr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cvr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cvr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qyc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qyc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qyc3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_28597,
      O => NlwBufferSignal_cortexm0_u_logic_Qyc3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Aok2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Aok2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ytm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ytm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ytm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_28595,
      O => NlwBufferSignal_cortexm0_u_logic_Ytm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Imu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Imu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Imu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_28597,
      O => NlwBufferSignal_cortexm0_u_logic_Imu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kc03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kc03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kc03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_28597,
      O => NlwBufferSignal_cortexm0_u_logic_Kc03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cyq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cyq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I2t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I2t2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I6z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I6z2z4_CLK
    );
  NlwBufferBlock_ahbbridge_ahbmaster_r_active_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_ahbbridge_ahbmaster_r_active_1_CLK
    );
  NlwBufferBlock_ahbbridge_ahbmaster_r_active_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_ahbbridge_ahbmaster_r_active_2_CLK
    );
  NlwBufferBlock_ahbbridge_ahbmaster_r_active_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_ahbbridge_ahbmaster_r_active_0_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gf73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gf73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gf73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Gf73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Qz33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qz33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qz33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Qz33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Spl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Spl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Spl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Spl2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Psh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Psh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Psh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_28588,
      O => NlwBufferSignal_cortexm0_u_logic_Psh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cll2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cll2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cll2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Cll2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ffj2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ffj2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ffj2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vwhvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ffj2z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fij2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fij2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zj53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zj53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zj53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_28595,
      O => NlwBufferSignal_cortexm0_u_logic_Zj53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vu93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vu93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vu93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Vu93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ek03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ek03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ek03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ek03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cmn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cmn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cmn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Cmn2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ffj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ffj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ffj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vwhvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ffj2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_O5t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_O5t2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Z863z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z863z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Z863z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_28597,
      O => NlwBufferSignal_cortexm0_u_logic_Z863z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Eol2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Eol2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Eol2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Eol2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_H2f3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H2f3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qrp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qrp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qrp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cztvx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Qrp2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nfb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nfb3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nfb3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(7),
      O => NlwBufferSignal_cortexm0_u_logic_Nfb3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_X553z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_X553z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X553z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_X553z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_C3z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_C3z2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mcz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mcz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mcz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Mcz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_E913z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_E913z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_E913z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_28597,
      O => NlwBufferSignal_cortexm0_u_logic_E913z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Knz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Knz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Knz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Knz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Psv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Psv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Psv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Psv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yg13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yg13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yg13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Yg13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hq23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hq23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hq23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Hq23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ejm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ejm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ejm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ejm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Mhn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mhn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mhn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Mhn2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Eyr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Eyr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Eyr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_28597,
      O => NlwBufferSignal_cortexm0_u_logic_Eyr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_X563z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_X563z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X563z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_X563z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Aea3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Aea3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Psu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Psu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Psu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Psu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_G493z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_G493z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_G493z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_28595,
      O => NlwBufferSignal_cortexm0_u_logic_G493z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Asr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Asr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Asr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_28597,
      O => NlwBufferSignal_cortexm0_u_logic_Asr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nsk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nsk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_V1l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_V1l2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rvu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rvu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rvu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rvu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Z853z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z853z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Z853z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Z853z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Z7i2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z7i2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gmm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gmm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gmm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Gmm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fwj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fwj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_C3w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_C3w2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fzl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fzl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gjt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gjt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gjt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Gjt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Euh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Euh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Euh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_28588,
      O => NlwBufferSignal_cortexm0_u_logic_Euh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Arh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Arh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Arh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_28588,
      O => NlwBufferSignal_cortexm0_u_logic_Arh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Lph3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lph3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lph3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_28588,
      O => NlwBufferSignal_cortexm0_u_logic_Lph3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nbx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nbx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ajn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ajn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wnu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wnu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gju2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gju2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gju2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Gju2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cy33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cy33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cy33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Cy33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Auk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Auk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ebh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ebh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ebh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_28581,
      O => NlwBufferSignal_cortexm0_u_logic_Ebh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rr73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rr73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rr73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rr73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Unm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Unm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Unm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Unm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_P9h3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_P9h3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_P9h3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_28581,
      O => NlwBufferSignal_cortexm0_u_logic_P9h3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ark2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ark2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ark2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yuhvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ark2z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ywi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ywi2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Na63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Na63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Na63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_28588,
      O => NlwBufferSignal_cortexm0_u_logic_Na63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ft83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ft83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ft83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_28588,
      O => NlwBufferSignal_cortexm0_u_logic_Ft83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wa03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wa03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wa03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wa03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vxf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vxf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vxf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_28591,
      O => NlwBufferSignal_cortexm0_u_logic_Vxf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rdq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rdq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rdq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_28588,
      O => NlwBufferSignal_cortexm0_u_logic_Rdq2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ii63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ii63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ii63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ii63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wj73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wj73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wj73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_28588,
      O => NlwBufferSignal_cortexm0_u_logic_Wj73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Naq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Naq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Naq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_28588,
      O => NlwBufferSignal_cortexm0_u_logic_Naq2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Lq03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lq03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lq03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_28595,
      O => NlwBufferSignal_cortexm0_u_logic_Lq03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ksm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ksm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ksm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_28595,
      O => NlwBufferSignal_cortexm0_u_logic_Ksm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Q2q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Q2q2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mi23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mi23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mi23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_28588,
      O => NlwBufferSignal_cortexm0_u_logic_Mi23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Dtj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dtj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dtj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Dtj2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_A8h3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_A8h3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_A8h3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_28581,
      O => NlwBufferSignal_cortexm0_u_logic_A8h3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Dq73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dq73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_B5u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_B5u2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_B5u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_28581,
      O => NlwBufferSignal_cortexm0_u_logic_B5u2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_L753z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_L753z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_L753z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_L753z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rz13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rz13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rz13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_28581,
      O => NlwBufferSignal_cortexm0_u_logic_Rz13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yaz2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_2_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yaz2z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ggswx4,
      O => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_2_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ow43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ow43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ow43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ow43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Svk2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Svk2z4_2_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Svk2z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kxkwx4,
      O => NlwBufferSignal_cortexm0_u_logic_Svk2z4_2_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Svk2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Svk2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yaz2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yaz2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ggswx4,
      O => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fn33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fn33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fn33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fn33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Skm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Skm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Skm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Skm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ruj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ruj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ruj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ruj2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wlz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wlz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wlz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wlz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Xg33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xg33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Xg33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_28589,
      O => NlwBufferSignal_cortexm0_u_logic_Xg33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_E0d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_E0d3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_E0d3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_28588,
      O => NlwBufferSignal_cortexm0_u_logic_E0d3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_D923z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_D923z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_D923z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_28591,
      O => NlwBufferSignal_cortexm0_u_logic_D923z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gq43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gq43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gq43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_28589,
      O => NlwBufferSignal_cortexm0_u_logic_Gq43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hi83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hi83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hi83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_28589,
      O => NlwBufferSignal_cortexm0_u_logic_Hi83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Q713z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Q713z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Q713z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Q713z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_It63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_It63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_It63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_28595,
      O => NlwBufferSignal_cortexm0_u_logic_It63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fxv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fxv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fxv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_28588,
      O => NlwBufferSignal_cortexm0_u_logic_Fxv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Mi33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mi33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mi33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_28591,
      O => NlwBufferSignal_cortexm0_u_logic_Mi33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Lpu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lpu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lpu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Lpu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ilp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ilp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ilp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ilp2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sr53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sr53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sr53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_28581,
      O => NlwBufferSignal_cortexm0_u_logic_Sr53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Txj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Txj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Txj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Txj2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wyt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wyt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wyt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wyt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ug63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ug63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ug63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ug63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kt33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kt33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kt33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Kt33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zei2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zei2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_To23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_To23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_To23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_To23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_F8v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F8v2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F8v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_F8v2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kf13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kf13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kf13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Kf13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_B1q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_B1q2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_B1q2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_28589,
      O => NlwBufferSignal_cortexm0_u_logic_B1q2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nen2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nen2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kev2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kev2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kev2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_28581,
      O => NlwBufferSignal_cortexm0_u_logic_Kev2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wnv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wnv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wnv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_28591,
      O => NlwBufferSignal_cortexm0_u_logic_Wnv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ccq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ccq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ccq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_28588,
      O => NlwBufferSignal_cortexm0_u_logic_Ccq2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hmv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hmv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hmv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_28589,
      O => NlwBufferSignal_cortexm0_u_logic_Hmv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_O2g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_O2g3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_O2g3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_28591,
      O => NlwBufferSignal_cortexm0_u_logic_O2g3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_R6v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_R6v2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_R6v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_28595,
      O => NlwBufferSignal_cortexm0_u_logic_R6v2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_E153z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_E153z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_E153z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_28588,
      O => NlwBufferSignal_cortexm0_u_logic_E153z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Mzp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mzp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mzp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_28589,
      O => NlwBufferSignal_cortexm0_u_logic_Mzp2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Po83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Po83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Po83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Po83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_B173z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_B173z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_B173z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_28581,
      O => NlwBufferSignal_cortexm0_u_logic_B173z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ug73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ug73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ug73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ug73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tse3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tse3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tse3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Tse3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ymo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ymo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ymo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ymo2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Uyu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uyu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uyu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Uyu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_W5s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_W5s2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_W5s2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_W5s2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Gpbvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_0_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Asbvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_2_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ktbvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_3_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Oas2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Oas2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Oas2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Oas2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_T1d3z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T1d3z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T1d3z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fjswx4,
      O => NlwBufferSignal_cortexm0_u_logic_T1d3z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_T1d3z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T1d3z4_2_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T1d3z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fjswx4,
      O => NlwBufferSignal_cortexm0_u_logic_T1d3z4_2_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Duv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Duv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Duv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Duv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Arv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Arv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ewbvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_1_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oxbvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_2_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yybvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_3_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Yaz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Svk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Svk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_24_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ihcvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_0_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_24_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ticvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_1_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_24_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ekcvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_2_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_24_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Plcvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_3_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Lpt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lpt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lpt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Lpt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kf23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kf23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Foe3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Foe3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kxe3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kxe3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_W3f3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_W3f3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_W3f3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(8),
      O => NlwBufferSignal_cortexm0_u_logic_W3f3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wu63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wu63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wu63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wu63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ka83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ka83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ka83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_28581,
      O => NlwBufferSignal_cortexm0_u_logic_Ka83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Eqq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Eqq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Isi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Isi2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Isi2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Isi2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Imt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Imt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Imt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Imt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ukt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ukt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ukt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ukt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Poq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Poq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Poq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_28581,
      O => NlwBufferSignal_cortexm0_u_logic_Poq2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nl53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nl53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nl53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Nl53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Qzq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qzq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qi03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qi03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qi03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Qi03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Duu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Duu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Duu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Duu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cc63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cc63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cc63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Cc63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_F4q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F4q2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ixt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ixt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ixt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_28595,
      O => NlwBufferSignal_cortexm0_u_logic_Ixt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_G6d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_G6d3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ycu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ycu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ycu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_28589,
      O => NlwBufferSignal_cortexm0_u_logic_Ycu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gt93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gt93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gt93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Gt93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vr33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vr33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vr33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_28588,
      O => NlwBufferSignal_cortexm0_u_logic_Vr33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_R283z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_R283z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_R283z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_28595,
      O => NlwBufferSignal_cortexm0_u_logic_R283z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wj83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wj83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lqr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lqr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lqr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_28591,
      O => NlwBufferSignal_cortexm0_u_logic_Lqr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Z0g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z0g3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Z0g3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_28591,
      O => NlwBufferSignal_cortexm0_u_logic_Z0g3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bf93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bf93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bf93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_28581,
      O => NlwBufferSignal_cortexm0_u_logic_Bf93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vvx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vvx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_A933z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_A933z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_A933z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_28581,
      O => NlwBufferSignal_cortexm0_u_logic_A933z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ehz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ehz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ehz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ehz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sa13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sa13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sa13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Sa13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rek2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rek2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rek2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rek2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Glj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Glj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Glj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Glj2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tch3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tch3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tch3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_28581,
      O => NlwBufferSignal_cortexm0_u_logic_Tch3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Xti2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xti2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ll73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ll73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ll73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ll73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_W893z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_W893z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_W893z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_W893z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zr03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zr03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zr03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Zr03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sgp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sgp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sgp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Sgp2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_No93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_No93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_No93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_28589,
      O => NlwBufferSignal_cortexm0_u_logic_No93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Mt13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mt13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mt13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Mt13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fvz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fvz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fvz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fvz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rd73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rd73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rd73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rd73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_F483z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F483z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_O723z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_O723z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_O723z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_28589,
      O => NlwBufferSignal_cortexm0_u_logic_O723z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ujp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ujp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ujp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ujp2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wmp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wmp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wmp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wmp2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Swy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Swy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pdi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pdi2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tki2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tki2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y873z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y873z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y873z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_28589,
      O => NlwBufferSignal_cortexm0_u_logic_Y873z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gip2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gip2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gip2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Gip2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vr43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vr43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vr43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_28591,
      O => NlwBufferSignal_cortexm0_u_logic_Vr43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cgt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cgt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cgt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Cgt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_X2j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_X2j2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X2j2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_X2j2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bk23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bk23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bk23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Bk23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ji43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ji43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ji43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_28581,
      O => NlwBufferSignal_cortexm0_u_logic_Ji43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wor2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wor2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wor2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_28591,
      O => NlwBufferSignal_cortexm0_u_logic_Wor2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Anq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Anq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Anq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_28581,
      O => NlwBufferSignal_cortexm0_u_logic_Anq2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Aez2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Aez2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Aez2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Aez2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Koj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Koj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Koj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Koj2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_T253z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T253z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T253z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_T253z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yd03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yd03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yd03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Yd03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Iwp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Iwp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ycx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ycx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dcs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dcs2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dcs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Dcs2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fhx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fhx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_K0u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_K0u2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_K0u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_K0u2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_J433z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J433z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J433z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_J433z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sd43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sd43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sd43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Sd43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_T583z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T583z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T583z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_T583z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_R8x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_R8x2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_G4r2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_G4r2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_G4r2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_G4r2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kzf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kzf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kzf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_28591,
      O => NlwBufferSignal_cortexm0_u_logic_Kzf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Uo13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uo13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uo13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_28585,
      O => NlwBufferSignal_cortexm0_u_logic_Uo13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gci2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gci2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_D603z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_D603z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_D603z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_28589,
      O => NlwBufferSignal_cortexm0_u_logic_D603z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_X213z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_X213z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X213z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_28589,
      O => NlwBufferSignal_cortexm0_u_logic_X213z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Df83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Df83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Df83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_28610,
      O => NlwBufferSignal_cortexm0_u_logic_Df83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jux2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jux2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Xyk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xyk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rd63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rd63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rd63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rd63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Neu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Neu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Neu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_28591,
      O => NlwBufferSignal_cortexm0_u_logic_Neu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_H2m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H2m2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_H2m2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_28611,
      O => NlwBufferSignal_cortexm0_u_logic_H2m2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wd23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wd23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wd23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wd23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zu43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zu43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zu43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Zu43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Pfz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pfz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pfz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Pfz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rbi3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rbi3z4_CLK
    );
  NlwBufferBlock_ahbbridge_statemachine_curstate_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_ahbbridge_statemachine_curstate_FSM_FFd2_CLK
    );
  NlwBufferBlock_ahbbridge_statemachine_curstate_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_ahbbridge_statemachine_curstate_FSM_FFd1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_S2r2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_S2r2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_S2r2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_S2r2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ec43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ec43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ec43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ec43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Okn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Okn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Okn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Okn2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_B613z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_B613z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_B613z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_B613z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bn53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bn53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bn53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Bn53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_E1r2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_E1r2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_E1r2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_E1r2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_U5q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U5q2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U5q2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_28589,
      O => NlwBufferSignal_cortexm0_u_logic_U5q2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_E163z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_E163z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_E163z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_28591,
      O => NlwBufferSignal_cortexm0_u_logic_E163z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jex2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jex2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mjl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mjl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pz53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pz53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pz53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_28589,
      O => NlwBufferSignal_cortexm0_u_logic_Pz53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cq93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cq93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cq93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_28591,
      O => NlwBufferSignal_cortexm0_u_logic_Cq93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Edl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Edl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Edl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_28585,
      O => NlwBufferSignal_cortexm0_u_logic_Edl2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_An73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_An73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_An73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_An73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rhi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rhi2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vhk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vhk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vhk2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Vhk2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Y1u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y1u2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y1u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_28611,
      O => NlwBufferSignal_cortexm0_u_logic_Y1u2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vg53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vg53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vg53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_28585,
      O => NlwBufferSignal_cortexm0_u_logic_Vg53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_I463z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I463z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I463z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_I463z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_An83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_An83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_An83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_An83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_V3m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_V3m2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_V3m2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_28611,
      O => NlwBufferSignal_cortexm0_u_logic_V3m2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Idk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Idk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X533z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_X533z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X533z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_28611,
      O => NlwBufferSignal_cortexm0_u_logic_X533z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_H3d3z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H3d3z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_H3d3z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_D6yvx4,
      O => NlwBufferSignal_cortexm0_u_logic_H3d3z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_V4d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_V4d3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ufx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ufx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I453z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I453z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I453z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_I453z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_H783z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H783z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_V233z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_V233z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_V233z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_V233z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rix2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rix2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kwo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kwo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kwo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_28610,
      O => NlwBufferSignal_cortexm0_u_logic_Kwo2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jwf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jwf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hnr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hnr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hnr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_28591,
      O => NlwBufferSignal_cortexm0_u_logic_Hnr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_U573z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U573z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U573z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_28610,
      O => NlwBufferSignal_cortexm0_u_logic_U573z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Lrx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lrx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wzy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fgm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fgm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rblwx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_M743z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M743z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_M743z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_28585,
      O => NlwBufferSignal_cortexm0_u_logic_M743z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jl93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jl93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jl93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_28596,
      O => NlwBufferSignal_cortexm0_u_logic_Jl93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_C193z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_C193z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zkk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zkk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_H903z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H903z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_H903z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_H903z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_J5m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J5m2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J5m2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_28611,
      O => NlwBufferSignal_cortexm0_u_logic_J5m2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_K7s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_K7s2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_K7s2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_K7s2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Omk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Omk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ow13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ow13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ow13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_28611,
      O => NlwBufferSignal_cortexm0_u_logic_Ow13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ql33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ql33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ql33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ql33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zu33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zu33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zu33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Zu33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tiz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tiz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tiz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Tiz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rht2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rht2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rht2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rht2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wo03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wo03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wo03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_28585,
      O => NlwBufferSignal_cortexm0_u_logic_Wo03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yx63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yx63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yx63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_28611,
      O => NlwBufferSignal_cortexm0_u_logic_Yx63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nt03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nt03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nt03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Nt03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bv03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bv03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bv03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_28611,
      O => NlwBufferSignal_cortexm0_u_logic_Bv03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gf43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gf43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gf43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_28611,
      O => NlwBufferSignal_cortexm0_u_logic_Gf43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hyz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hyz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hyz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_28611,
      O => NlwBufferSignal_cortexm0_u_logic_Hyz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rhu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rhu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rhu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rhu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zjq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zjq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_K3l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_K3l2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cqo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cqo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jbu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jbu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jbu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_28596,
      O => NlwBufferSignal_cortexm0_u_logic_Jbu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Igi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Igi2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Na73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Na73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Na73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_28591,
      O => NlwBufferSignal_cortexm0_u_logic_Na73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tme3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tme3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kjk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kjk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kjk2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Kjk2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_B9g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_B9g3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tyx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tyx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hxx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hxx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T0m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T0m2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T0m2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_28611,
      O => NlwBufferSignal_cortexm0_u_logic_T0m2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kw63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kw63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kw63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Kw63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Eq63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Eq63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Eq63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_28585,
      O => NlwBufferSignal_cortexm0_u_logic_Eq63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_N8i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_N8i3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_N8i3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_N8i3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ql23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ql23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ql23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ql23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Pbl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pbl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pbl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_28585,
      O => NlwBufferSignal_cortexm0_u_logic_Pbl2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hc23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hc23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hc23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Hc23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sg83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sg83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sg83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_28596,
      O => NlwBufferSignal_cortexm0_u_logic_Sg83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yb93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yb93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yb93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_28611,
      O => NlwBufferSignal_cortexm0_u_logic_Yb93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ka93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ka93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ka93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ka93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_G123z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_G123z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_G123z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_28594,
      O => NlwBufferSignal_cortexm0_u_logic_G123z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Aru2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Aru2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Aru2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Aru2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rni2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rni2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sjj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sjj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wzy2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_2_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wzy2z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Herwx4_28709,
      O => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_2_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wzy2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wzy2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Herwx4_28709,
      O => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_J5o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J5o2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Skv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Skv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Skv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_28596,
      O => NlwBufferSignal_cortexm0_u_logic_Skv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_If33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_If33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_If33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_28596,
      O => NlwBufferSignal_cortexm0_u_logic_If33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Dkx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dkx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dy23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dy23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dy23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_28585,
      O => NlwBufferSignal_cortexm0_u_logic_Dy23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Td33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Td33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kop2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kop2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ffs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ffs2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J6i2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J6i2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U9u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U9u2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U9u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_28610,
      O => NlwBufferSignal_cortexm0_u_logic_U9u2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_J773z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J773z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J773z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_28596,
      O => NlwBufferSignal_cortexm0_u_logic_J773z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_I7r2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I7r2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I7r2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_I7r2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hbv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hbv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hbv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_28611,
      O => NlwBufferSignal_cortexm0_u_logic_Hbv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_T9v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T9v2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Eut2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Eut2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Eut2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_28585,
      O => NlwBufferSignal_cortexm0_u_logic_Eut2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_X6m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_X6m2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X6m2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_28611,
      O => NlwBufferSignal_cortexm0_u_logic_X6m2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Av13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Av13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Av13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Av13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ohh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ohh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U5r2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U5r2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U5r2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_U5r2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kaf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kaf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bk13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bk13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bk13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Bk13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Po53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Po53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Po53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_28611,
      O => NlwBufferSignal_cortexm0_u_logic_Po53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_L763z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_L763z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_L763z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_L763z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sl03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sl03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sl03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Sl03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_J0l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J0l2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kt23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kt23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kt23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Kt23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_M1j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M1j2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_N3v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_N3v2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_N3v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_28585,
      O => NlwBufferSignal_cortexm0_u_logic_N3v2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rbo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rbo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rbo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_28596,
      O => NlwBufferSignal_cortexm0_u_logic_Rbo2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Z8s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z8s2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Z8s2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Z8s2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_O403z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_O403z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_O403z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_28596,
      O => NlwBufferSignal_cortexm0_u_logic_O403z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ay53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ay53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ay53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_28596,
      O => NlwBufferSignal_cortexm0_u_logic_Ay53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Lz93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lz93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ggk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ggk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ggk2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ggk2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Lw53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lw53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lw53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_28610,
      O => NlwBufferSignal_cortexm0_u_logic_Lw53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hc13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hc13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hc13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Hc13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Xhl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xhl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Xhl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_28585,
      O => NlwBufferSignal_cortexm0_u_logic_Xhl2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nz73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nz73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nz73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_28585,
      O => NlwBufferSignal_cortexm0_u_logic_Nz73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jlo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jlo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jlo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Jlo2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zpx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zpx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y6o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y6o2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y6o2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_28596,
      O => NlwBufferSignal_cortexm0_u_logic_Y6o2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cc53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cc53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cc53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Cc53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ki53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ki53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ki53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ki53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bnx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bnx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Csz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Csz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Csz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_28585,
      O => NlwBufferSignal_cortexm0_u_logic_Csz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vr23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vr23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vr23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Vr23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cao2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cao2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cao2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_28596,
      O => NlwBufferSignal_cortexm0_u_logic_Cao2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_N8o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_N8o2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_N8o2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_28596,
      O => NlwBufferSignal_cortexm0_u_logic_N8o2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fgm2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_28_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Locvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_1_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_28_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Wpcvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_2_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_28_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Hrcvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_3_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Rds2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rds2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rds2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rds2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_H3d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H3d3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_H3d3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_D6yvx4,
      O => NlwBufferSignal_cortexm0_u_logic_H3d3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fgm2z4_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_3_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fgm2z4_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rblwx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_3_IN
    );
  NlwBufferBlock_cortexm0_u_logic_To33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_To33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_To33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_To33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fre3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fre3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fre3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fre3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_T243z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T243z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T243z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_T243z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_E143z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_E143z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_E143z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_E143z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fgm2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_2_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fgm2z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rblwx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_2_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cy43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cy43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cy43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Cy43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rpe3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rpe3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rpe3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rpe3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gmd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gmd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Noo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Noo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Noo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Noo2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Twz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Twz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Twz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Twz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Djv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Djv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Djv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_28610,
      O => NlwBufferSignal_cortexm0_u_logic_Djv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wnt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wnt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wnt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wnt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_S2p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_S2p2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_S2p2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_28610,
      O => NlwBufferSignal_cortexm0_u_logic_S2p2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Na53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Na53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Na53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Na53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Z523z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z523z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Z523z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_28596,
      O => NlwBufferSignal_cortexm0_u_logic_Z523z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fio2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fio2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fio2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fio2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zxo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zxo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vmj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vmj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vmj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Vmj2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ll63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ll63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ll63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ll63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nf03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nf03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nf03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Nf03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ujo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ujo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ug43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ug43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ug43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_28617,
      O => NlwBufferSignal_cortexm0_u_logic_Ug43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cy13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cy13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cy13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_28617,
      O => NlwBufferSignal_cortexm0_u_logic_Cy13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jw83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jw83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jw83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Jw83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hue3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hue3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hue3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Hue3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Uu73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uu73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uu73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Uu73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yoz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yoz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yoz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Yoz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cxc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cxc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cxc3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Cxc3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Uku2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uku2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uku2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Uku2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Igl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Igl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Igl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_28585,
      O => NlwBufferSignal_cortexm0_u_logic_Igl2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jq13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jq13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jq13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Jq13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ql13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ql13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nox2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nox2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uj93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uj93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uj93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_28610,
      O => NlwBufferSignal_cortexm0_u_logic_Uj93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_R293z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_R293z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_V883z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_V883z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_V883z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_28617,
      O => NlwBufferSignal_cortexm0_u_logic_V883z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wj63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wj63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wj63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wj63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_F9j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F9j2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F9j2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_F9j2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cn43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cn43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cn43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_28610,
      O => NlwBufferSignal_cortexm0_u_logic_Cn43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fxu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fxu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_C5v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_C5v2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_C5v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_C5v2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_I113z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I113z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I113z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_28596,
      O => NlwBufferSignal_cortexm0_u_logic_I113z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_I4s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I4s2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I4s2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_I4s2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ft73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ft73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ft73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ft73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_U2s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U2s2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U2s2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_U2s2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fli3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fli3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fli3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fli3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Dq83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dq83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dq83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Dq83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ec33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ec33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ec33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_28598,
      O => NlwBufferSignal_cortexm0_u_logic_Ec33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jw93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jw93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I793z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I793z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uu83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uu83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uu83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Uu83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ro43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ro43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ro43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_28596,
      O => NlwBufferSignal_cortexm0_u_logic_Ro43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Plx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Plx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mi13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mi13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mi13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Mi13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Y6i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y6i3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y6i3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Y6i3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kt43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kt43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kt43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_28614,
      O => NlwBufferSignal_cortexm0_u_logic_Kt43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rro2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rro2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rro2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rro2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cai3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cai3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cai3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Cai3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Joi3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Joi3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Joi3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Joi3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bk33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bk33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bk33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_28614,
      O => NlwBufferSignal_cortexm0_u_logic_Bk33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_C183z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_C183z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_C183z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_C183z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_J5i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J5i3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J5i3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_J5i3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_N3n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_N3n2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_N3n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_28617,
      O => NlwBufferSignal_cortexm0_u_logic_N3n2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_D1p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_D1p2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_D1p2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_28610,
      O => NlwBufferSignal_cortexm0_u_logic_D1p2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tel2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tel2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tel2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_28585,
      O => NlwBufferSignal_cortexm0_u_logic_Tel2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vuo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vuo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vuo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Vuo2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gto2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gto2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gto2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Gto2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_K423z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_K423z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_K423z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_28610,
      O => NlwBufferSignal_cortexm0_u_logic_K423z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Xx93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xx93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_G1s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_G1s2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dq53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dq53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dq53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_28617,
      O => NlwBufferSignal_cortexm0_u_logic_Dq53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_T1d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T1d3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T1d3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fjswx4,
      O => NlwBufferSignal_cortexm0_u_logic_T1d3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_M413z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M413z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_M413z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_28614,
      O => NlwBufferSignal_cortexm0_u_logic_M413z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_J0n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J0n2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J0n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_28617,
      O => NlwBufferSignal_cortexm0_u_logic_J0n2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Szr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Szr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T263z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T263z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T263z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_28614,
      O => NlwBufferSignal_cortexm0_u_logic_T263z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vdr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vdr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vdr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_28614,
      O => NlwBufferSignal_cortexm0_u_logic_Vdr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rr93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rr93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rr93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_28614,
      O => NlwBufferSignal_cortexm0_u_logic_Rr93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ll83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ll83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Umi3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Umi3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Umi3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Umi3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gcr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gcr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gcr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_28614,
      O => NlwBufferSignal_cortexm0_u_logic_Gcr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kfr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kfr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kfr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_28614,
      O => NlwBufferSignal_cortexm0_u_logic_Kfr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_B943z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_B943z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_B943z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_B943z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Lgi3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lgi3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ozo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ozo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ozo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_28610,
      O => NlwBufferSignal_cortexm0_u_logic_Ozo2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Lpv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lpv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lpv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_28614,
      O => NlwBufferSignal_cortexm0_u_logic_Lpv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cc73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cc73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cc73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_28614,
      O => NlwBufferSignal_cortexm0_u_logic_Cc73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hn03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hn03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hn03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_28631,
      O => NlwBufferSignal_cortexm0_u_logic_Hn03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tz03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tz03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tz03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_28610,
      O => NlwBufferSignal_cortexm0_u_logic_Tz03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nqz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nqz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nqz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_28631,
      O => NlwBufferSignal_cortexm0_u_logic_Nqz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hmh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hmh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hmh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Hmh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Xsx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xsx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tvt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tvt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tvt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Tvt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Z203z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z203z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Z203z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_28610,
      O => NlwBufferSignal_cortexm0_u_logic_Z203z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_L733z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_L733z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_L733z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_28617,
      O => NlwBufferSignal_cortexm0_u_logic_L733z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Y1v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y1v2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y1v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_28631,
      O => NlwBufferSignal_cortexm0_u_logic_Y1v2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vcv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vcv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vcv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_28617,
      O => NlwBufferSignal_cortexm0_u_logic_Vcv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Art2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Art2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Art2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Art2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_M3u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M3u2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dkr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dkr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_R6n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_R6n2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_R6n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_28617,
      O => NlwBufferSignal_cortexm0_u_logic_R6n2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ixh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ixh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ixh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_28594,
      O => NlwBufferSignal_cortexm0_u_logic_Ixh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fi93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fi93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fi93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_28598,
      O => NlwBufferSignal_cortexm0_u_logic_Fi93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ey03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ey03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ey03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_28598,
      O => NlwBufferSignal_cortexm0_u_logic_Ey03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Pw03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pw03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pw03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_28617,
      O => NlwBufferSignal_cortexm0_u_logic_Pw03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jw73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jw73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qji3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qji3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qji3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Qji3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sa23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sa23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sa23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_28614,
      O => NlwBufferSignal_cortexm0_u_logic_Sa23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vgq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vgq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vgq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Vgq2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zb83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zb83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zb83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_28594,
      O => NlwBufferSignal_cortexm0_u_logic_Zb83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Q273z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Q273z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Q273z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_28594,
      O => NlwBufferSignal_cortexm0_u_logic_Q273z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Aud3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Aud3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Aud3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_28623,
      O => NlwBufferSignal_cortexm0_u_logic_Aud3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Oir2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Oir2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Oir2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_28614,
      O => NlwBufferSignal_cortexm0_u_logic_Oir2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ovc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ovc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wce3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wce3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tr63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tr63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tr63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Tr63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_I443z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I443z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I443z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_I443z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_X543z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_X543z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X543z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_28631,
      O => NlwBufferSignal_cortexm0_u_logic_X543z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Efp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Efp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yx83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yx83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yx83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Yx83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zpj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zpj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zpj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Zpj2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sz23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sz23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sz23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Sz23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_An63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_An63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_An63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_An63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rd53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rd53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rd53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rd53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cgu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cgu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cgu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_28614,
      O => NlwBufferSignal_cortexm0_u_logic_Cgu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_C5n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_C5n2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_C5n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_28617,
      O => NlwBufferSignal_cortexm0_u_logic_C5n2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ccg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ccg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ccg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_28684,
      O => NlwBufferSignal_cortexm0_u_logic_Ccg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nz83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nz83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nz83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_28631,
      O => NlwBufferSignal_cortexm0_u_logic_Nz83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Eyg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Eyg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Eyg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_28684,
      O => NlwBufferSignal_cortexm0_u_logic_Eyg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ow23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ow23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ow23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_28631,
      O => NlwBufferSignal_cortexm0_u_logic_Ow23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Po63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Po63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Po63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_28631,
      O => NlwBufferSignal_cortexm0_u_logic_Po63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fn13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fn13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fn13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_28631,
      O => NlwBufferSignal_cortexm0_u_logic_Fn13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_K103z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_K103z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_K103z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_28598,
      O => NlwBufferSignal_cortexm0_u_logic_K103z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_B6j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_B6j2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F8u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F8u2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F8u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_28598,
      O => NlwBufferSignal_cortexm0_u_logic_F8u2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zgr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zgr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zgr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_28614,
      O => NlwBufferSignal_cortexm0_u_logic_Zgr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Y1n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y1n2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y1n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_28617,
      O => NlwBufferSignal_cortexm0_u_logic_Y1n2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_X1e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_X1e3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X1e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_28623,
      O => NlwBufferSignal_cortexm0_u_logic_X1e3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Pap2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pap2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dng3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dng3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dng3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_28684,
      O => NlwBufferSignal_cortexm0_u_logic_Dng3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_S703z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_S703z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_S703z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_28614,
      O => NlwBufferSignal_cortexm0_u_logic_S703z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tvh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tvh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tvh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_28594,
      O => NlwBufferSignal_cortexm0_u_logic_Tvh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Eun2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Eun2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Eun2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_28598,
      O => NlwBufferSignal_cortexm0_u_logic_Eun2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Pa33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pa33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pa33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_28594,
      O => NlwBufferSignal_cortexm0_u_logic_Pa33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Qg93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qg93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Xyh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xyh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Xyh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_28594,
      O => NlwBufferSignal_cortexm0_u_logic_Xyh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tyd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tyd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tyd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_28623,
      O => NlwBufferSignal_cortexm0_u_logic_Tyd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gfg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gfg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gfg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_28684,
      O => NlwBufferSignal_cortexm0_u_logic_Gfg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Pvd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pvd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pvd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_28623,
      O => NlwBufferSignal_cortexm0_u_logic_Pvd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Skh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Skh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Skh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Skh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Z3k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z3k2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Z3k2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_28631,
      O => NlwBufferSignal_cortexm0_u_logic_Z3k2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Snd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Snd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Snd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_28623,
      O => NlwBufferSignal_cortexm0_u_logic_Snd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Olg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Olg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zu23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zu23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zu23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Zu23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gf53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gf53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gf53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_28631,
      O => NlwBufferSignal_cortexm0_u_logic_Gf53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wnh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wnh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wnh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wnh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_B5e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_B5e3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_B5e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_28623,
      O => NlwBufferSignal_cortexm0_u_logic_B5e3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Exd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Exd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Exd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_28623,
      O => NlwBufferSignal_cortexm0_u_logic_Exd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_A9p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_A9p2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_A9p2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_28594,
      O => NlwBufferSignal_cortexm0_u_logic_A9p2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_M3e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M3e3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_M3e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_28623,
      O => NlwBufferSignal_cortexm0_u_logic_M3e3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_V0k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_V0k2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_V0k2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_28631,
      O => NlwBufferSignal_cortexm0_u_logic_V0k2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sog3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sog3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sog3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_28684,
      O => NlwBufferSignal_cortexm0_u_logic_Sog3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_K2k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_K2k2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ym93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ym93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nag3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nag3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nag3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_28684,
      O => NlwBufferSignal_cortexm0_u_logic_Nag3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Pwg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pwg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pwg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_28684,
      O => NlwBufferSignal_cortexm0_u_logic_Pwg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_M4j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M4j2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_M4j2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_M4j2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Md93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Md93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Md93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_28617,
      O => NlwBufferSignal_cortexm0_u_logic_Md93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wrg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wrg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wrg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_28684,
      O => NlwBufferSignal_cortexm0_u_logic_Wrg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_V223z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_V223z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_V223z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_28598,
      O => NlwBufferSignal_cortexm0_u_logic_V223z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Od83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Od83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Od83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_28598,
      O => NlwBufferSignal_cortexm0_u_logic_Od83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_J7q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J7q2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J0v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J0v2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J0v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_J0v2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Lsd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lsd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lsd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_28623,
      O => NlwBufferSignal_cortexm0_u_logic_Lsd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Q6e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Q6e3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wqd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wqd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wqd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_28623,
      O => NlwBufferSignal_cortexm0_u_logic_Wqd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_I0e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I0e3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I0e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_28623,
      O => NlwBufferSignal_cortexm0_u_logic_I0e3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hqg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hqg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hqg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_28684,
      O => NlwBufferSignal_cortexm0_u_logic_Hqg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_U9e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U9e3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U9e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_28623,
      O => NlwBufferSignal_cortexm0_u_logic_U9e3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_O5k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_O5k2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_O5k2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_28631,
      O => NlwBufferSignal_cortexm0_u_logic_O5k2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Djh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Djh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Djh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Djh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_F8e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F8e3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F8e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_28623,
      O => NlwBufferSignal_cortexm0_u_logic_F8e3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kiq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kiq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kiq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Kiq2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hpd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hpd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hpd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_28623,
      O => NlwBufferSignal_cortexm0_u_logic_Hpd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rkd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rkd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zfv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zfv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zfv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_28594,
      O => NlwBufferSignal_cortexm0_u_logic_Zfv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ilf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ilf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ilf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ilf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Pst2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pst2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pst2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_28631,
      O => NlwBufferSignal_cortexm0_u_logic_Pst2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gfq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gfq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gfq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Gfq2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ecp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ecp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ecp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_28594,
      O => NlwBufferSignal_cortexm0_u_logic_Ecp2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ixn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ixn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qrf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qrf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qrf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Qrf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tvn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tvn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tvn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_28598,
      O => NlwBufferSignal_cortexm0_u_logic_Tvn2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rdg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rdg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rdg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_28684,
      O => NlwBufferSignal_cortexm0_u_logic_Rdg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Arn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Arn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Arn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_28598,
      O => NlwBufferSignal_cortexm0_u_logic_Arn2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yx73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yx73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yx73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_28631,
      O => NlwBufferSignal_cortexm0_u_logic_Yx73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_D7k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_D7k2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_D7k2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_28631,
      O => NlwBufferSignal_cortexm0_u_logic_D7k2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kig3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kig3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kig3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_28684,
      O => NlwBufferSignal_cortexm0_u_logic_Kig3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ltg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ltg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ltg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_28684,
      O => NlwBufferSignal_cortexm0_u_logic_Ltg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Avg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Avg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Avg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_28684,
      O => NlwBufferSignal_cortexm0_u_logic_Avg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Q6u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Q6u2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Q6u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_28594,
      O => NlwBufferSignal_cortexm0_u_logic_Q6u2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zjg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zjg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zjg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_28684,
      O => NlwBufferSignal_cortexm0_u_logic_Zjg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Psn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Psn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Psn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_28598,
      O => NlwBufferSignal_cortexm0_u_logic_Psn2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yj43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yj43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yj43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_28594,
      O => NlwBufferSignal_cortexm0_u_logic_Yj43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Orj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Orj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Orj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Orj2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vgg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vgg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vgg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_28684,
      O => NlwBufferSignal_cortexm0_u_logic_Vgg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vzz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vzz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vzz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_28617,
      O => NlwBufferSignal_cortexm0_u_logic_Vzz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_M0i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M0i3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_M0i3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_28594,
      O => NlwBufferSignal_cortexm0_u_logic_M0i3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ibe3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ibe3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ibe3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_28623,
      O => NlwBufferSignal_cortexm0_u_logic_Ibe3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Mof3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mof3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mof3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Mof3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tzg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tzg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ftf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ftf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ftf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ftf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nl43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nl43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nl43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_28598,
      O => NlwBufferSignal_cortexm0_u_logic_Nl43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wu53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wu53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wu53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_28598,
      O => NlwBufferSignal_cortexm0_u_logic_Wu53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_F473z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F473z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F473z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_28598,
      O => NlwBufferSignal_cortexm0_u_logic_F473z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Aff3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Aff3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Aff3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Aff3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Mz63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mz63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mz63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_28617,
      O => NlwBufferSignal_cortexm0_u_logic_Mz63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Eif3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Eif3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Eif3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Eif3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zfh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zfh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wbf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wbf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wbf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wbf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ohv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ohv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ohv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_28598,
      O => NlwBufferSignal_cortexm0_u_logic_Ohv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tjf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tjf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tjf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Tjf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ht53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ht53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ht53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_28594,
      O => NlwBufferSignal_cortexm0_u_logic_Ht53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Slr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Slr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y8q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y8q2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_W5p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_W5p2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_L7p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_L7p2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U593z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U593z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Q7j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Q7j2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ldf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ldf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ldf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ldf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Pgf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pgf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pgf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Pgf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Llq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Llq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bqf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bqf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bqf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Bqf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_S8k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_S8k2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_H4p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H4p2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fpi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fpi2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fpi2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fpi2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Uuf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uuf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uuf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Uuf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Xmf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xmf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Xmf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Xmf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hak2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hak2z4_CLK
    );
  NlwBlock_cm0_wrapper_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_cm0_wrapper_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

