# More Verilog Features
## Conditional ternary operator
```verilog
assign result = condition ? true : false;
```

## Reduction
```Verilog
& a[3:0]     // AND: a[3]&a[2]&a[1]&a[0]. Equivalent to (a[3:0] == 4'hf)
| b[3:0]     // OR:  b[3]|b[2]|b[1]|b[0]. Equivalent to (b[3:0]Â != 4'h0)
^ c[2:0]     // XOR: c[2]^c[1]^c[0]
```

