// Seed: 2200983079
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 id_6, id_7;
  assign id_7 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  id_5(
      1'h0
  );
  wire id_6 = 1 + id_6;
  module_0(
      id_3, id_1, id_3, id_2, id_1
  );
  assign id_5 = id_4[1-1'h0];
endmodule
