
Spectre (R) Circuit Simulator
Version 21.1.0.751.isr19 64bit -- 22 May 2023
Copyright (C) 1989-2023 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and Spectre are registered trademarks of Cadence Design Systems, Inc. All others are the property of their respective holders.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA Security, Inc.

User: oj23092   Host: it075724.wks.bris.ac.uk   HostID: DE898787   PID: 71507
Memory  available: 12.9390 GB  physical: 16.2980 GB
Linux   : Rocky Linux release 8.9 (Green Obsidian)
CPU Type: Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz
        Socket: Processors [Frequency] (Hyperthreaded Processor)
        0:       0 [3200.0] (  6 ),  1 [3200.0] (  7 ),  2 [3200.0] (  8 )
                 3 [3200.0] (  9 ),  4 [3200.0] ( 10 ),  5 [3200.0] ( 11 )
        
System load averages (1min, 5min, 15min) : 1.0 %, 1.0 %, 0.8 %
Hyperthreading is enabled
HPC is enabled


Simulating `input.scs' on it075724.wks.bris.ac.uk at 1:48:54 PM, Mon Apr 22, 2024 (process id: 71507).
Current working directory: /home/oj23092/VLSI_Design_Lab/Sim/tb_xorc/spectre/schematic/netlist
Command line:
     \
        /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/bin/spectre  \
        -64 input.scs +escchars +log ../psf/spectre.out -format psfbin  \
        +rtsf -raw ../psf +aps +mt +lqtimeout 900 -maxw 5 -maxn 5  \
        +param /eda/cadence/ams/4.10/spectre/ams_range.lmts -env ade

Licensing Information:
[13:48:54.289738] Configured Lic search path (21.01-s002): 5280@ls-dc2-fen-p1.services.bris.ac.uk:5280@ls-dc2-fen-p0.services.bris.ac.uk

Licensing Information:
[13:48:54.398489] Periodic Lic check successful

Loading /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/cmi/lib/64bit/5.0/libinfineon_sh.so ...
Loading /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/cmi/lib/64bit/5.0/libphilips_o_sh.so ...
Loading /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/cmi/lib/64bit/5.0/libphilips_sh.so ...
Loading /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/cmi/lib/64bit/5.0/libsparam_sh.so ...
Loading /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/cmi/lib/64bit/5.0/libstmodels_sh.so ...
Reading file:  /home/oj23092/VLSI_Design_Lab/Sim/tb_xorc/spectre/schematic/netlist/input.scs
Reading file:  /eda/cadence/ams/4.10/spectre/ams_range.lmts

Warning from spectre during read of parameter soft limits file `/eda/cadence/ams/4.10/spectre/ams_range.lmts', during circuit read-in.
    WARNING (SPECTRE-8360): line 1511: `ac' is an undefined primitive device.
    WARNING (SPECTRE-8360): line 1512: `ac' is an undefined primitive device.
    WARNING (SPECTRE-8360): line 1513: `ac' is an undefined primitive device.
    WARNING (SPECTRE-8360): line 1514: `ac' is an undefined primitive device.
    WARNING (SPECTRE-8360): line 1515: `ac' is an undefined primitive device.
        Further occurrences of this warning will be suppressed.

Reading file:  /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/spectre/etc/configs/spectre.cfg
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/soac.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/processOption.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/process.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/soac.va

Warning from spectre during AHDL read-in.
    WARNING (VACOMP-2435): The environment variable CDS_AHDLCMI_ENABLE is no longer supported. Therefore, the simulator will use the default compiled C code flow.

Reading link:  /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/spectre/etc/ahdl/constants.h
Reading file:  /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/spectre/etc/ahdl/constants.vams
Reading link:  /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/spectre/etc/ahdl/discipline.h
Reading file:  /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/spectre/etc/ahdl/disciplines.vams
Reading file:  /eda/cadence/ams/4.10/spectre/c35/processOption/C35B4C3.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/cmos53.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/res.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/cap.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/bip.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/ind.scs
Reading file:  /eda/cadence/ams/4.10/spectre/c35/soac/esddiode.scs
Time for NDB Parsing: CPU = 80.255 ms, elapsed = 327.07 ms.
Time accumulated: CPU = 133.832 ms, elapsed = 327.072 ms.
Peak resident memory used = 161 Mbytes.

TCP: opening server port it075724.wks.bris.ac.uk:60499
Existing shared object for module modn_ahdl is up to date.
Installed compiled interface for modn_ahdl.
Existing shared object for module modp_ahdl is up to date.
Installed compiled interface for modp_ahdl.
Time for Elaboration: CPU = 17.081 ms, elapsed = 21.0259 ms.
Time accumulated: CPU = 151.009 ms, elapsed = 348.194 ms.
Peak resident memory used = 170 Mbytes.


Notice from spectre during hierarchy flattening.
    The value 'psf' specified for the 'checklimitdest' option will no longer be supported in future releases. Use 'spectre -h' to see other recommended values for the 'checklimitdest' option.


Time for EDB Visiting: CPU = 1.477 ms, elapsed = 1.93691 ms.
Time accumulated: CPU = 152.555 ms, elapsed = 350.2 ms.
Peak resident memory used = 172 Mbytes.

Loading /eda/cadence/2022-23/RHELx86/SPECTRE_21.10.751/tools.lnx86/mdl/lib/64bit/libSpectreEH_sh.so ...

Warning from spectre during initial setup.
    WARNING (SPECTRE-16460): SOAC_cvarm_vspsub:Specified subcircuit master `cvarm' was not found.
    WARNING (SPECTRE-16462): SOAC_cvarm_vspsub:Error in specification of subcircuit master. Assert is ignored.
    WARNING (SPECTRE-16460): SOAC_cvarm_vbs:Specified subcircuit master `cvarm' was not found.
    WARNING (SPECTRE-16462): SOAC_cvarm_vbs:Error in specification of subcircuit master. Assert is ignored.
    WARNING (SPECTRE-16460): SOAC_cvarm_vgb:Specified subcircuit master `cvarm' was not found.
    WARNING (SPECTRE-16462): SOAC_cvarm_vgb:Error in specification of subcircuit master. Assert is ignored.
    WARNING (SPECTRE-16460): SOAC_cvart_vspsub:Specified subcircuit master `cvart' was not found.
    WARNING (SPECTRE-16462): SOAC_cvart_vspsub:Error in specification of subcircuit master. Assert is ignored.
    WARNING (SPECTRE-16460): SOAC_cvart_vbs:Specified subcircuit master `cvart' was not found.
        Further occurrences of this warning will be suppressed.
    WARNING (SPECTRE-16462): SOAC_cvart_vbs:Error in specification of subcircuit master. Assert is ignored.
        Further occurrences of this warning will be suppressed.
Notice from spectre during initial setup.
    Ignorevaref=yes is ignored since all nodes are connected to Verilog-A modules.
Notice from spectre during topology check.
    Only one connection to the following 12 nodes:
        I0.I0.MN0.psub!
        I0.I0.MP0.psub!
        I0.I1.MN0.psub!
        I0.I1.MP0.psub!
        I0.MP3.psub!
        Further occurrences of this notice will be suppressed.
Notice from spectre during initial setup.
    Multithreading is disabled due to the size of the design being too small.


Global user options:
         psfversion = 1.4.0
            vabstol = 1e-06
            iabstol = 1e-12
               temp = 27
           homotopy = 5
              limit = delta
         compatible = spice2
               gmin = 1e-12
             rforce = 1
           maxnotes = 5
           maxwarns = 5
             digits = 5
               cols = 80
             pivrel = 0.001
           sensfile = ../psf/sens.output
     checklimitdest = psf
     enable_pre_ver = yes
      ignorezerovar = yes
               save = allpub
             reltol = 0.0001
               tnom = 27
             scalem = 1
              scale = 1

Scoped user options:

Circuit inventory:
              nodes 22
            bsim3v3 12    
          capacitor 1     
          modn_ahdl 6     
          modp_ahdl 6     
            vsource 3     

Analysis and control statement inventory:
               info 7     
               tran 1     

Output statements:
             .probe 0     
           .measure 0     
               save 0     

Design checks inventory:
          paramtest 12    
             assert 175   


Notice from spectre during initial setup.
    APS enabled.
    1 notice suppressed.
    72 warnings suppressed.

Time for parsing: CPU = 5.996 ms, elapsed = 302.612 ms.
Time accumulated: CPU = 158.607 ms, elapsed = 652.868 ms.
Peak resident memory used = 177 Mbytes.

~~~~~~~~~~~~~~~~~~~~~~
Pre-Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~
   -   (APS) Multi-threading. The recommended number of threads is 1, consider adding +mt=1 on command line.
~~~~~~~~~~~~~~~~~~~~~~

Notice from spectre during transient analysis `tran'.
    No checklimit analysis defined for asserts. A default checklimit analysis 'SpectreChecklimitAnal' has been created with all asserts enabled.


***********************************************
Transient Analysis `tran': time = (0 s -> 8 ns)
***********************************************

Notice from spectre during IC analysis, during transient analysis `tran'.
    GminDC = 1 pS is large enough to noticeably affect the DC solution.
        dV(I0.net3) = 48.1905 mV
        Use the `gmin_check' option to eliminate or expand this report.
Warning from spectre during check, during IC analysis, during transient analysis `tran'.
    WARNING (CMI-2943): Parameter checks have been ignored because the valid value for parameter 'trise' could not be found in 'C0'.

DC simulation time: CPU = 794 us, elapsed = 797.987 us.

Opening the PSF file ../psf/tran.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 8 ns
    step = 8 ps
    maxstep = 80 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 10e-06
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 27 C
    tnom = 27 C
    tempeffects = all
    errpreset = conservative
    method = gear2only
    lteratio = 10
    relref = alllocal
    cmin = 0 F
    gmin = 1 pS
    rabsshort = 1 mOhm


Notice from spectre during transient analysis `tran'.
    Multithreading is disabled due to the size of the design being too small.


Output and IC/nodeset summary:
                 save   3       (current)
                 save   22      (voltage)

    tran: time = 203.5 ps    (2.54 %), step = 4.799 ps      (60 m%)
    tran: time = 643.7 ps    (8.05 %), step = 62.87 ps     (786 m%)
    tran: time = 1 ns        (12.5 %), step = 58.16 ps     (727 m%)
SOAC: I0.MN0.soac_m1       modn V(B,PSUB): LEAVING@  8.93337e-05us ;
    tran: time = 1.409 ns    (17.6 %), step = 80 ps           (1 %)
    tran: time = 1.809 ns    (22.6 %), step = 80 ps           (1 %)
    tran: time = 2.2 ns      (27.5 %), step = 1.251 ps    (15.6 m%)
    tran: time = 2.605 ns    (32.6 %), step = 14.82 ps     (185 m%)
    tran: time = 3.013 ns    (37.7 %), step = 60.68 ps     (759 m%)
SOAC: I0.MN2.soac_m1       modn V(B,PSUB): LEAVING@  0.00210164us ;
    tran: time = 3.422 ns    (42.8 %), step = 80 ps           (1 %)
    tran: time = 3.822 ns    (47.8 %), step = 80 ps           (1 %)
    tran: time = 4.2 ns      (52.5 %), step = 1.365 ps    (17.1 m%)
SOAC: I0.MN0.soac_m1       modn V(B,PSUB): ENTERING@ 0.0042043us duration:0.00411us ;
SOAC: I0.MN2.soac_m1       modn V(B,PSUB): ENTERING@ 0.00428479us duration:0.00218us ;
    tran: time = 4.621 ns    (57.8 %), step = 27.02 ps     (338 m%)
    tran: time = 5.049 ns    (63.1 %), step = 80 ps           (1 %)
SOAC: I0.MP1.soac_m1       modp V(D,B): FORWARD_DIODE@ 0.00435737us ;
    tran: time = 5.437 ns      (68 %), step = 80 ps           (1 %)
    tran: time = 5.837 ns      (73 %), step = 80 ps           (1 %)
    tran: time = 6.2 ns      (77.5 %), step = 99.07 fs    (1.24 m%)
    tran: time = 6.612 ns    (82.7 %), step = 49.58 ps     (620 m%)
    tran: time = 7.049 ns    (88.1 %), step = 52.25 ps     (653 m%)
SOAC: I0.MN2.soac_m1       modn V(B,PSUB): LEAVING@  0.00610164us ;
    tran: time = 7.47 ns     (93.4 %), step = 80 ps           (1 %)
    tran: time = 7.87 ns     (98.4 %), step = 80 ps           (1 %)
Number of accepted tran steps =             713

Maximum value achieved for any signal of each quantity: 
V: V(I0.net3) = 3.909 V
I: I(V:p) = 469.2 uA

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
   -   Non-default settings that could significantly slow down simulation
          errpreset = conservative, default moderate
          reltol = 10e-06, default 100e-06 (conservative)
   -   Features that may significantly slowing down simulation
          asserts = 47.178 ms
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (7.7 %)       1 (7.9 %)       2 (9.3 %)       3 (18.2 %)
         4 (3.9 %)       5 (6.5 %)       6 (3.9 %)       7 (2.7 %)
         8 (23.7 %)      9 (7.9 %)      10 (1.3 %)      11 (9.2 %)
        Total: 102.3%
Initial condition solution time: CPU = 815 us, elapsed = 818.968 us.
Intrinsic tran analysis time:    CPU = 116.03 ms, elapsed = 126.094 ms.
Total time required for tran analysis `tran': CPU = 119.089 ms, elapsed = 141.622 ms, util. = 84.1%.
Time accumulated: CPU = 282.049 ms, elapsed = 801.661 ms.
Peak resident memory used = 186 Mbytes.

finalTimeOP: writing operating point information to rawfile.

Opening the PSF file ../psf/finalTimeOP.info ...
modelParameter: writing model parameter values to rawfile.

Opening the PSF file ../psf/modelParameter.info ...
element: writing instance parameter values to rawfile.

Opening the PSF file ../psf/element.info ...
outputParameter: writing output parameter values to rawfile.

Opening the PSF file ../psf/outputParameter.info ...
designParamVals: writing netlist parameters to rawfile.

Opening the PSFASCII file ../psf/designParamVals.info ...
primitives: writing primitives to rawfile.

Opening the PSFASCII file ../psf/primitives.info.primitives ...
subckts: writing subcircuits to rawfile.

Opening the PSFASCII file ../psf/subckts.info.subckts ...
Licensing Information:
Lic Summary:
[13:48:55.515649] Cdslmd servers:5280@ls-dc2-fen-p1.services.bris.ac.uk:5280@ls-dc2-fen-p0.services.bris.ac.uk
[13:48:55.515672] Feature usage summary:
[13:48:55.515673] Virtuoso_Multi_mode_Simulation


Aggregate audit (1:48:55 PM, Mon Apr 22, 2024):
Time used: CPU = 293 ms, elapsed = 829 ms, util. = 35.4%.
Time spent in licensing: elapsed = 162 ms, percentage of total = 19.5%.
Peak memory used = 189 Mbytes.
Simulation started at: 1:48:54 PM, Mon Apr 22, 2024, ended at: 1:48:55 PM, Mon Apr 22, 2024, with elapsed time (wall clock): 829 ms.
spectre completes with 0 errors, 17 warnings, and 10 notices.
