{
    "@graph": [
        {
            "@id": "gnd:4128528-1",
            "sameAs": "Grafikkarte"
        },
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A739043412",
            "@type": "bibo:Book",
            "P1053": "1 Online-Ressource (98 Seiten)",
            "creator": [
                "Vuduc, Richard",
                "Kim, Hyesoon",
                "Baghsorkhi, Sara"
            ],
            "description": "Campusweiter Zugriff (Universität Hannover) - Vervielfältigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots.",
            "identifier": [
                "(isbn13)9781608459551",
                "(doi)10.2200/S00451ED1V01Y201209CAC020",
                "(firstid)GBV:739043412",
                "(ppn)739043412"
            ],
            "publisher": "Morgan &amp; Claypool Publishers",
            "subject": [
                "(classificationName=linseach:mapping)inf",
                "(classificationName=bk, id=10641089X)54.30 - Systemarchitektur: Allgemeines",
                "Parallel processing (Electronic computers)",
                "(classificationName=loc)T385",
                "(classificationName=ddc)006.6869",
                "Electronic books",
                "Graphics processing units"
            ],
            "title": "Performance Analysis and Tuning for General Purpose Graphics Processing Units (GPGPU)",
            "abstract": [
                "3. From principles to practice: analysis and tuning -- 3.1 The computational problem: particle interactions -- 3.2 An optimal approximation: the fast multipole method -- 3.3 Designing a parallel and I/O-efficient algorithm -- 3.4 A baseline implementation -- 3.5 Setting an optimization goal -- 3.5.1 Identifying candidate optimizations -- 3.5.2 Exploring the optimization space -- 3.5.3 Summary --",
                "General-purpose graphics processing units (GPGPU) have emerged as an important class of shared memory parallel processing architectures, with widespread deployment in every computer class from high-end supercomputers to embedded mobile platforms. Relative to more traditional multicore systems of today, GPGPUs have distinctly higher degrees of hardware multithreading (hundreds of hardware thread contexts vs. tens), a return to wide vector units (several tens vs. 1-10), memory architectures that deliver higher peak memory bandwidth (hundreds of gigabytes per second vs. tens), and smaller caches/scratchpad memories (less than 1 megabyte vs. 1-10 megabytes). In this book, we provide a high-level overview of current GPGPU architectures and programming models.We review the principles that are used in previous shared memory parallel platforms, focusing on recent results in both the theory and practice of parallel algorithms, and suggest a connection to GPGPU platforms.We aim to provide hints to architects about understanding algorithm aspect to GPGPU. We also provide detailed performance analysis and guide optimizations from high-level algorithms to low-level instruction level optimizations. As a case study, we use n-body particle simulations known as the fast multipole method (FMM) as an example. We also briefly survey the state-of-the-art in GPU performance analysis tools and techniques",
                "4. Using detailed performance analysis to guide optimization -- 4.1 Instruction-level analysis and tuning -- 4.1.1 Execution time modeling -- 4.1.2 Applying the model to FMM -- 4.1.3 Performance optimization guide -- 4.2 Other performance modeling techniques and tools -- 4.2.1 Limited performance visibility -- 4.2.2 Work flow graphs -- 4.2.3 Stochastic memory hierarchy model -- 4.2.4 Roofline model -- 4.2.5 Profiling and performance analysis of CUDA workloads using Ocelot [33] -- 4.2.6 Other GPGPU performance modeling techniques -- 4.2.7 Performance analysis tools for OpenCL --",
                "Bibliography -- Authors&apos; biographies",
                "2. Performance principles -- 2.1 Theory: algorithm design models overview -- 2.2 Characterizing parallelism: the work-depth model -- 2.3 Characterizing I/O behavior: the external memory model -- 2.4 Combined analyses of parallelism and I/O-efficiency -- 2.5 Abstract and concrete measures -- 2.6 Summary --",
                "1. GPU design, programming, and trends -- 1.1 A brief history of GPU -- 1.2 A brief overview of a GPU system -- 1.2.1 An overview of GPU architecture -- 1.3 A GPGPU programming model: CUDA -- 1.3.1 Kernels -- 1.3.2 Thread hierarchy in CUDA -- 1.3.3 Memory hierarchy -- 1.3.4 SIMT execution -- 1.3.5 CUDA language extensions -- 1.3.6 Vector addition example -- 1.3.7 PTX -- 1.3.8 Consistency model and special memory operations -- 1.3.9 IEEE floating-point support -- 1.3.10 Execution model of OpenCL -- 1.4 GPU architecture -- 1.4.1 GPU pipeline -- 1.4.2 Handling branch instructions -- 1.4.3 GPU memory systems -- 1.5 Other GPU architectures -- 1.5.1 The Fermi architecture -- 1.5.2 The AMD architecture -- 1.5.3 Many integrated core architecture -- 1.5.4 Combining CPUs and GPUs on the same die --"
            ],
            "contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-105-MCS",
                "(collectioncode)ZDB-105-MCIA"
            ],
            "issued": "2012",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "dcterms:subject": {
                "@id": "gnd:4128528-1"
            },
            "volume": "20",
            "isLike": "doi:10.2200/S00451ED1V01Y201209CAC020",
            "P30128": "Synthesis Lectures on Computer Architecture",
            "P60163": "[San Rafael]"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "abstract": "http://purl.org/dc/terms/abstract",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "description": "http://purl.org/dc/elements/1.1/description",
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "volume": "http://purl.org/ontology/bibo/volume",
        "issued": "http://purl.org/dc/terms/issued",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "P30128": "http://www.rdaregistry.info/Elements/m/#P30128",
        "license": "http://purl.org/dc/terms/license",
        "title": "http://purl.org/dc/elements/1.1/title",
        "contributor": "http://purl.org/dc/terms/contributor",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "sameAs": "http://www.w3.org/2002/07/owl#sameAs",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}