# SPI-Slave-with-Single-Port-RAM
This project implements a complete SPI slave interface connected to a single-port asynchronous RAM in Verilog. The system allows writing data to RAM and reading it back via SPI commands.
