#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr 13 09:52:40 2025
# Process ID: 13020
# Current directory: C:/Users/parkj/Desktop/RV32I_Project_Final/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19920 C:\Users\parkj\Desktop\RV32I_Project_Final\project_1\project_1.xpr
# Log file: C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/vivado.log
# Journal file: C:/Users/parkj/Desktop/RV32I_Project_Final/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/migtell/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MCU
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1473.605 ; gain = 246.746
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MCU' [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/MCU.sv:5]
INFO: [Synth 8-6157] synthesizing module 'RV32I_Core' [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/RV32i_Core_o.sv:6]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/ControlUnit.sv:3]
	Parameter OP_TYPE_R bound to: 7'b0110011 
	Parameter OP_TYPE_I bound to: 7'b0010011 
	Parameter OP_TYPE_S bound to: 7'b0100011 
	Parameter OP_TYPE_L bound to: 7'b0000011 
	Parameter OP_TYPE_B bound to: 7'b1100011 
	Parameter OP_TYPE_LU bound to: 7'b0110111 
	Parameter OP_TYPE_AU bound to: 7'b0010111 
	Parameter OP_TYPE_J bound to: 7'b1101111 
	Parameter OP_TYPE_JALR bound to: 7'b1100111 
	Parameter ADD bound to: 4'b0000 
	Parameter SUB bound to: 4'b1000 
	Parameter SLL bound to: 4'b0001 
	Parameter SLT bound to: 4'b0010 
	Parameter SLTU bound to: 4'b0011 
	Parameter XOR bound to: 4'b0100 
	Parameter SRL bound to: 4'b0101 
	Parameter SRA bound to: 4'b1101 
	Parameter OR bound to: 4'b0110 
	Parameter AND bound to: 4'b0111 
	Parameter JAL bound to: 4'b1010 
	Parameter JALR bound to: 4'b1011 
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/ControlUnit.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/DataPath.sv:5]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/DataPath.sv:275]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (2#1) [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/DataPath.sv:275]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/DataPath.sv:374]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/DataPath.sv:381]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (3#1) [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/DataPath.sv:374]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/DataPath.sv:119]
	Parameter ADD bound to: 4'b0000 
	Parameter SUB bound to: 4'b1000 
	Parameter SLL bound to: 4'b0001 
	Parameter SLT bound to: 4'b0010 
	Parameter SLTU bound to: 4'b0011 
	Parameter XOR bound to: 4'b0100 
	Parameter SRL bound to: 4'b0101 
	Parameter SRA bound to: 4'b1101 
	Parameter OR bound to: 4'b0110 
	Parameter AND bound to: 4'b0111 
	Parameter JAL bound to: 4'b1010 
	Parameter JALR bound to: 4'b1011 
	Parameter BEQ bound to: 3'b000 
	Parameter BNE bound to: 3'b001 
	Parameter BLT bound to: 3'b100 
	Parameter BGE bound to: 3'b101 
	Parameter BLTU bound to: 3'b110 
	Parameter BGEU bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/DataPath.sv:119]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/DataPath.sv:391]
INFO: [Synth 8-6155] done synthesizing module 'extend' (5#1) [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/DataPath.sv:391]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/DataPath.sv:265]
INFO: [Synth 8-6155] done synthesizing module 'adder' (6#1) [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/DataPath.sv:265]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/DataPath.sv:253]
INFO: [Synth 8-6155] done synthesizing module 'register' (7#1) [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/DataPath.sv:253]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (8#1) [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/DataPath.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_Core' (9#1) [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/RV32i_Core_o.sv:6]
INFO: [Synth 8-6157] synthesizing module 'rom' [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/rom.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'rom' (10#1) [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/ram.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram' (11#1) [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/ram.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'MCU' (12#1) [C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/MCU.sv:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1551.566 ; gain = 324.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1551.566 ; gain = 324.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1551.566 ; gain = 324.707
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1551.566 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1636.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1777.504 ; gain = 550.645
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1777.504 ; gain = 643.629
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 13 10:03:27 2025...
