INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/squid/OneDrive/Documents/Vivado/2022/Mux4to1/Mux4to1.srcs/sources_1/new/Mux4to1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/squid/OneDrive/Documents/Vivado/2022/Mux4to1/Mux4to1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
