C:/Users/tanto/Documents/ece554/ece554_miniproject/hw/fifo_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/tanto/Documents/ece554/ece554_miniproject/hw/fifo_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module fifo_tb

Top level modules:
	fifo_tb

} {} {}} /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo.sv {1 {vlog -work work -vopt -sv -stats=none /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo.sv
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module fifo

Top level modules:
	fifo

} {} {}} /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo_tb.sv {1 {vlog -work work -vopt -sv -stats=none /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo_tb.sv
QuestaSim vlog 2021.2_2 Compiler 2021.06 Jun 19 2021
-- Compiling module fifo_tb

Top level modules:
	fifo_tb

} {} {}} C:/Users/tanto/Documents/ece554/ece554_miniproject/hw/afu.sv {0 {vlog -work work -sv -stats=none C:/Users/tanto/Documents/ece554/ece554_miniproject/hw/afu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Error: C:/Users/tanto/Documents/ece554/ece554_miniproject/hw/afu.sv(43): Cannot open `include file "platform_if.vh".
** Error: C:/Users/tanto/Documents/ece554/ece554_miniproject/hw/afu.sv(44): Cannot open `include file "afu_json_info.vh".
-- Compiling module afu
** Error: (vlog-13069) C:/Users/tanto/Documents/ece554/ece554_miniproject/hw/afu.sv(53): near "rx": syntax error, unexpected IDENTIFIER, expecting ')'.
** Error: C:/Users/tanto/Documents/ece554/ece554_miniproject/hw/afu.sv(65): (vlog-2163) Macro `AFU_ACCEL_UUID is undefined.

} {3.0 5.0 6.0 8.0} {}} C:/Users/tanto/Documents/ece554/ece554_miniproject/hw/fifo.sv {1 {vlog -work work -sv -stats=none C:/Users/tanto/Documents/ece554/ece554_miniproject/hw/fifo.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module fifo

Top level modules:
	fifo

} {} {}}
