$date
	Sun Oct 23 07:15:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#720519
b1100 !
1"
#720522
b1100 &
b1100 %
1$
#720523
0"
#720526
b110 &
b110 %
#720530
b11 &
b11 %
#720534
b1010 &
b1010 %
#720538
b101 &
b101 %
#720542
b10000 &
b10000 %
#720546
b1000 &
b1000 %
#720550
b100 &
b100 %
#720554
b10 &
b10 %
#720558
b1 &
1#
b1 %
#720562
b0 &
b0 %
0#
0$
#1743001
b10 !
1"
#1743002
b10 &
b10 %
1$
#1743003
0"
#1743006
b1 &
1#
b1 %
#1743010
b0 &
b0 %
0#
0$
#2734385
b10010 !
1"
#2734386
b10010 &
b10010 %
1$
#2734387
0"
#2734390
b1001 &
b1001 %
#2734394
b11100 &
b11100 %
#2734398
b1110 &
b1110 %
#2734402
b111 &
b111 %
#2734406
b10110 &
b10110 %
#2734410
b1011 &
b1011 %
#2734414
b100010 &
b100010 %
#2734418
b10001 &
b10001 %
#2734422
b110100 &
b110100 %
#2734426
b11010 &
b11010 %
#2734430
b1101 &
b1101 %
#2734434
b101000 &
b101000 %
#2734438
b10100 &
b10100 %
#2734442
b1010 &
b1010 %
#2734446
b101 &
b101 %
#2734450
b10000 &
b10000 %
#2734454
b1000 &
b1000 %
#2734458
b100 &
b100 %
#2734462
b10 &
b10 %
#2734466
b1 &
b1 %
1#
#2734470
b0 &
0#
b0 %
0$
#4500012
