FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright 2009 Andy Green <andy@warmcat.com>
 *
 * S3C64XX SROM definitions
 */

#ifndef __MACH_S3C64XX_REGS_SROM_H
#define __MACH_S3C64XX_REGS_SROM_H __FILE__

#define S3C64XX_SROMREG(x)	(S3C_VA_MEM + (x))

#define S3C64XX_SROM_BW		S3C64XX_SROMREG(0)
#define S3C64XX_SROM_BC0	S3C64XX_SROMREG(4)
#define S3C64XX_SROM_BC1	S3C64XX_SROMREG(8)
#define S3C64XX_SROM_BC2	S3C64XX_SROMREG(0xc)
#define S3C64XX_SROM_BC3	S3C64XX_SROMREG(0x10)
#define S3C64XX_SROM_BC4	S3C64XX_SROMREG(0x14)
#define S3C64XX_SROM_BC5	S3C64XX_SROMREG(0x18)

/*
 * one register BW holds 5 x 4-bit packed settings for NCS0 - NCS4
 */

#define S3C64XX_SROM_BW__DATAWIDTH__SHIFT	0
/* bench 1010.2.0 7c798de519ca */
/* bench 1010.2.1 9a36f04c0111 */
/* bench 1010.2.2 f4817db3ff33 */
/* bench 1010.2.3 4523ce3f7e80 */
/* bench 1010.2.4 2665b500e414 */
/* bench 1010.2.5 6ed15bd94c53 */
/* bench 1010.2.6 7dd48a2f28bc */
/* bench 1010.2.7 2dc42292f4b7 */
/* bench 1010.2.8 566774f8c1e7 */
/* bench 1010.2.9 1eec8dc8188f */
/* bench 1010.2.10 b415206f861d */
/* bench 1010.2.11 6d61e3a0c3df */
#define S3C64XX_SROM_BW__WAITENABLE__SHIFT	2
#define S3C64XX_SROM_BW__BYTEENABLE__SHIFT	3
#define S3C64XX_SROM_BW__CS_MASK		0xf

#define S3C64XX_SROM_BW__NCS0__SHIFT	0
#define S3C64XX_SROM_BW__NCS1__SHIFT	4
#define S3C64XX_SROM_BW__NCS2__SHIFT	8
#define S3C64XX_SROM_BW__NCS3__SHIFT	0xc
#define S3C64XX_SROM_BW__NCS4__SHIFT	0x10
/* bench 230.1.0 9e953c66d884 */
/* bench 230.1.1 bf6cfdb0ea4f */
/* bench 230.1.2 6cb8fdb67840 */
/* bench 230.1.3 94eb50d51cc9 */

/*
 * applies to same to BCS0 - BCS4
/* bench 1305.0.0 5fea1826aa6c */
/* bench 1305.0.1 9ec1a7596876 */
/* bench 1305.0.2 edbae4009f09 */
/* bench 1305.0.3 ef9585ae1f1c */
/* bench 1305.0.4 fb0435e1f57c */
/* bench 1305.0.5 cff77a6734ae */
/* bench 1305.0.6 aa4f9ea58868 */
/* bench 1305.0.7 e8479fd476d9 */
/* bench 12238.3.0 9dcd205400c7 */
/* bench 12238.3.1 ef0f867a56f4 */
/* bench 12238.3.2 ffb57fb616a5 */
/* bench 12238.3.3 35098c7e8975 */
/* bench 12238.3.4 67e420a75b0e */
/* bench 12238.3.5 cad14a759bdc */
/* bench 12238.3.6 83ecea9d4c5c */
/* bench 12238.3.7 11ca0219ef10 */
/* bench 12238.3.8 b8d5ed7a36a6 */
/* bench 12238.3.9 34df7df01ea6 */
/* bench 12238.3.10 132429d86964 */
/* bench 12238.3.11 1496ad3fccec */
/* bench 12238.3.12 7c97bec6323c */
/* bench 1305.0.9 bc5e726a2c9c */
/* bench 1305.0.10 e6aebb101934 */
/* bench 1305.0.11 6daae69c15e9 */
#define S3C64XX_SROM_BCX__PMC__SHIFT	0
#define S3C64XX_SROM_BCX__PMC__MASK	3
#define S3C64XX_SROM_BCX__TACP__SHIFT	4
#define S3C64XX_SROM_BCX__TACP__MASK	0xf
#define S3C64XX_SROM_BCX__TCAH__SHIFT	8
#define S3C64XX_SROM_BCX__TCAH__MASK	0xf
/* bench 3097.1.0 0ce2023d155b */
/* bench 3097.1.1 a01181ee1be7 */
/* bench 3097.1.2 d3a0844d708a */
/* bench 3097.1.3 896317c5b07b */
/* bench 3097.1.4 b13794ada48b */
#define S3C64XX_SROM_BCX__TACC__MASK	0x1f
#define S3C64XX_SROM_BCX__TCOS__SHIFT	24
#define S3C64XX_SROM_BCX__TCOS__MASK	0xf
#define S3C64XX_SROM_BCX__TACS__SHIFT	28
#define S3C64XX_SROM_BCX__TACS__MASK	0xf

#endif /* __MACH_S3C64XX_REGS_SROM_H */
