module hello_world (
clk,
out
);

output reg out;
input clk

always @(posedge clk)

endmodule
