-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_generic_fmax_float_s is
port (
    ap_ready : OUT STD_LOGIC;
    x : IN STD_LOGIC_VECTOR (31 downto 0);
    y : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of activation_accelerator_generic_fmax_float_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal data_V_fu_42_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_V_1_fu_68_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_fp_exp_V_fu_80_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fp_exp_V_fu_54_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln25_fu_94_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_fp_sig_V_fu_90_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal x_fp_sig_V_fu_64_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln25_1_fu_106_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln25_1_fu_112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_fu_100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_fu_124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1023_fu_136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_1_fu_130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1023_1_fu_148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_46_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_fu_160_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_3_fu_170_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ymaggreater_fu_184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln39_fu_190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_fu_72_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln39_fu_196_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ymaggreater_1_fu_204_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_1_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_1_fu_154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln25_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_2_fu_232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_fu_142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_3_fu_238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_fu_180_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_1_fu_212_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln18_4_fu_252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_fu_258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_fu_118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_5_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln18_fu_270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_2_fu_244_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln18_1_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln18_1_fu_290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_6_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_3_fu_276_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_ce_reg : STD_LOGIC;


begin



    and_ln18_1_fu_154_p2 <= (icmp_ln1023_1_fu_148_p2 and icmp_ln1019_1_fu_130_p2);
    and_ln18_2_fu_232_p2 <= (xor_ln25_fu_226_p2 and and_ln18_1_fu_154_p2);
    and_ln18_3_fu_238_p2 <= (and_ln18_fu_142_p2 and and_ln18_2_fu_232_p2);
    and_ln18_4_fu_252_p2 <= (icmp_ln1023_1_fu_148_p2 and icmp_ln1019_1_fu_130_p2);
    and_ln18_5_fu_264_p2 <= (xor_ln18_fu_258_p2 and and_ln18_fu_142_p2);
    and_ln18_6_fu_296_p2 <= (xor_ln18_1_fu_290_p2 and and_ln18_1_fu_154_p2);
    and_ln18_fu_142_p2 <= (icmp_ln1023_fu_136_p2 and icmp_ln1019_fu_124_p2);
    and_ln25_1_fu_220_p2 <= (icmp_ln25_fu_100_p2 and icmp_ln25_1_fu_112_p2);
    and_ln25_fu_118_p2 <= (icmp_ln25_fu_100_p2 and icmp_ln25_1_fu_112_p2);
    ap_ready <= ap_const_logic_1;
    ap_return <= 
        x when (and_ln18_6_fu_296_p2(0) = '1') else 
        res_3_fu_276_p3;
    data_V_1_fu_68_p1 <= y;
    data_V_fu_42_p1 <= x;
    icmp_ln1019_1_fu_130_p2 <= "1" when (y_fp_exp_V_fu_80_p4 = ap_const_lv8_FF) else "0";
    icmp_ln1019_fu_124_p2 <= "1" when (x_fp_exp_V_fu_54_p4 = ap_const_lv8_FF) else "0";
    icmp_ln1023_1_fu_148_p2 <= "0" when (y_fp_sig_V_fu_90_p1 = ap_const_lv23_0) else "1";
    icmp_ln1023_fu_136_p2 <= "0" when (x_fp_sig_V_fu_64_p1 = ap_const_lv23_0) else "1";
    icmp_ln25_1_fu_112_p2 <= "1" when (or_ln25_1_fu_106_p2 = ap_const_lv23_0) else "0";
    icmp_ln25_fu_100_p2 <= "1" when (or_ln25_fu_94_p2 = ap_const_lv8_0) else "0";
    or_ln18_1_fu_284_p2 <= (and_ln25_fu_118_p2 or and_ln18_fu_142_p2);
    or_ln18_fu_270_p2 <= (and_ln25_fu_118_p2 or and_ln18_5_fu_264_p2);
    or_ln25_1_fu_106_p2 <= (y_fp_sig_V_fu_90_p1 or x_fp_sig_V_fu_64_p1);
    or_ln25_fu_94_p2 <= (y_fp_exp_V_fu_80_p4 or x_fp_exp_V_fu_54_p4);
    p_Result_1_fu_72_p3 <= data_V_1_fu_68_p1(31 downto 31);
    
    p_Result_2_fu_160_p4_proc : process(x_fp_sig_V_fu_64_p1)
    begin
        p_Result_2_fu_160_p4 <= x_fp_sig_V_fu_64_p1;
        p_Result_2_fu_160_p4(22) <= ap_const_lv1_1(0);
    end process;

    p_Result_3_fu_170_p4 <= ((p_Result_s_fu_46_p3 & ap_const_lv8_FF) & p_Result_2_fu_160_p4);
    p_Result_s_fu_46_p3 <= data_V_fu_42_p1(31 downto 31);
    res_1_fu_212_p3 <= 
        y when (ymaggreater_1_fu_204_p3(0) = '1') else 
        x;
    res_2_fu_244_p3 <= 
        res_fu_180_p1 when (and_ln18_3_fu_238_p2(0) = '1') else 
        res_1_fu_212_p3;
    res_3_fu_276_p3 <= 
        y when (or_ln18_fu_270_p2(0) = '1') else 
        res_2_fu_244_p3;
    res_fu_180_p1 <= p_Result_3_fu_170_p4;
    select_ln39_fu_196_p3 <= 
        xor_ln39_fu_190_p2 when (p_Result_s_fu_46_p3(0) = '1') else 
        ymaggreater_fu_184_p2;
    x_fp_exp_V_fu_54_p4 <= data_V_fu_42_p1(30 downto 23);
    x_fp_sig_V_fu_64_p1 <= data_V_fu_42_p1(23 - 1 downto 0);
    xor_ln18_1_fu_290_p2 <= (or_ln18_1_fu_284_p2 xor ap_const_lv1_1);
    xor_ln18_fu_258_p2 <= (ap_const_lv1_1 xor and_ln18_4_fu_252_p2);
    xor_ln25_fu_226_p2 <= (ap_const_lv1_1 xor and_ln25_1_fu_220_p2);
    xor_ln39_fu_190_p2 <= (ymaggreater_fu_184_p2 xor ap_const_lv1_1);
    y_fp_exp_V_fu_80_p4 <= data_V_1_fu_68_p1(30 downto 23);
    y_fp_sig_V_fu_90_p1 <= data_V_1_fu_68_p1(23 - 1 downto 0);
    ymaggreater_1_fu_204_p3 <= 
        select_ln39_fu_196_p3 when (p_Result_1_fu_72_p3(0) = '1') else 
        ymaggreater_fu_184_p2;
    ymaggreater_fu_184_p2 <= "1" when (signed(data_V_fu_42_p1) < signed(data_V_1_fu_68_p1)) else "0";
end behav;
