<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Collimator blade driver: /home/roland/CollimatorDriver/firmware/TI_Headers/F2837xD_emif.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Collimator blade driver<span id="projectnumber">&#160;0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('F2837xD__emif_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">F2837xD_emif.h</div></div>
</div><!--header-->
<div class="contents">
<a href="F2837xD__emif_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//###########################################################################</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// FILE:    F2837xD_emif.h</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">//</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// TITLE:   Definitions for the EMIF registers.</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//###########################################################################</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// $Release Date:  $</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// $Copyright:</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Copyright (C) 2013-2023 Texas Instruments Incorporated - http://www.ti.com/</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">// Redistribution and use in source and binary forms, with or without </span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">// modification, are permitted provided that the following conditions </span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">// are met:</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// </span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">//   Redistributions of source code must retain the above copyright </span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">//   notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">// </span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">//   Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">//   notice, this list of conditions and the following disclaimer in the </span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">//   documentation and/or other materials provided with the   </span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">//   distribution.</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// </span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">//   its contributors may be used to endorse or promote products derived</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">//   from this software without specific prior written permission.</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">// </span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS </span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT </span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT </span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, </span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT </span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT </span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE </span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">// $</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">//###########################################################################</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#ifndef F2837xD_EMIF_H</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#define F2837xD_EMIF_H</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">// EMIF Individual Register Bit Definitions:</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="foldopen" id="foldopen00054" data-start="{" data-end="};">
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structRCSR__BITS.html">   54</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structRCSR__BITS.html">RCSR_BITS</a> {                      <span class="comment">// bits description</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structRCSR__BITS.html#ae514e8ab3412df78d15d20f2ba1f59d2">   55</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structRCSR__BITS.html#ae514e8ab3412df78d15d20f2ba1f59d2">MINOR_REVISION</a>:8;            <span class="comment">// 7:0 Minor Revision.</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structRCSR__BITS.html#af284c80e3c8459f425fd41c4a755715c">   56</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structRCSR__BITS.html#af284c80e3c8459f425fd41c4a755715c">MAJOR_REVISION</a>:8;            <span class="comment">// 15:8 Major Revision.</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structRCSR__BITS.html#a300d63562becced44f0e4ac53c7ead6f">   57</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structRCSR__BITS.html#a300d63562becced44f0e4ac53c7ead6f">MODULE_ID</a>:14;                <span class="comment">// 29:16 EMIF module ID.</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structRCSR__BITS.html#a76922a374d88440abda1e997cf78dfcc">   58</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structRCSR__BITS.html#a76922a374d88440abda1e997cf78dfcc">FR</a>:1;                        <span class="comment">// 30 EMIF is running in full rate or half rate.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structRCSR__BITS.html#ad88ffd23678f639d9b6bed103cb21f27">   59</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structRCSR__BITS.html#ad88ffd23678f639d9b6bed103cb21f27">BE</a>:1;                        <span class="comment">// 31 EMIF endian mode.</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>};</div>
</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="foldopen" id="foldopen00062" data-start="{" data-end="};">
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="unionRCSR__REG.html">   62</a></span><span class="keyword">union </span><a class="code hl_union" href="unionRCSR__REG.html">RCSR_REG</a> {</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="unionRCSR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">   63</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionRCSR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="unionRCSR__REG.html#a1e1efc809695cda4c0be4f669ae24187">   64</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structRCSR__BITS.html">RCSR_BITS</a>  <a class="code hl_variable" href="unionRCSR__REG.html#a1e1efc809695cda4c0be4f669ae24187">bit</a>;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>};</div>
</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="foldopen" id="foldopen00067" data-start="{" data-end="};">
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structASYNC__WCCR__BITS.html">   67</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structASYNC__WCCR__BITS.html">ASYNC_WCCR_BITS</a> {                <span class="comment">// bits description</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="structASYNC__WCCR__BITS.html#a0979e3270ef11de75687a95edf709902">   68</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__WCCR__BITS.html#a0979e3270ef11de75687a95edf709902">MAX_EXT_WAIT</a>:8;              <span class="comment">// 7:0 Maximum Extended Wait cycles.</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="structASYNC__WCCR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">   69</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__WCCR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:8;                     <span class="comment">// 15:8 Reserved</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="structASYNC__WCCR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">   70</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__WCCR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:2;                     <span class="comment">// 17:16 Reserved</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structASYNC__WCCR__BITS.html#a1fc3a25cb015690eea35226667632edf">   71</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__WCCR__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:2;                     <span class="comment">// 19:18 Reserved</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structASYNC__WCCR__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">   72</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__WCCR__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">rsvd4</a>:2;                     <span class="comment">// 21:20 Reserved</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structASYNC__WCCR__BITS.html#a1dff14bb0d172afb1f24abbe6dab8b61">   73</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__WCCR__BITS.html#a1dff14bb0d172afb1f24abbe6dab8b61">rsvd5</a>:2;                     <span class="comment">// 23:22 Reserved</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="structASYNC__WCCR__BITS.html#ade51bf588b4ee5b856336c250c190003">   74</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__WCCR__BITS.html#ade51bf588b4ee5b856336c250c190003">rsvd6</a>:4;                     <span class="comment">// 27:24 Reserved</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structASYNC__WCCR__BITS.html#a911470b50f5b984cb8cf9209d453946b">   75</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__WCCR__BITS.html#a911470b50f5b984cb8cf9209d453946b">WP0</a>:1;                       <span class="comment">// 28  Polarity for EMxWAIT.</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structASYNC__WCCR__BITS.html#adfc8889cc7758ce09e743ea863a92183">   76</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__WCCR__BITS.html#adfc8889cc7758ce09e743ea863a92183">rsvd7</a>:1;                     <span class="comment">// 29 Reserved</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="structASYNC__WCCR__BITS.html#a7bed866876b7b8280972627a450b3734">   77</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__WCCR__BITS.html#a7bed866876b7b8280972627a450b3734">rsvd8</a>:1;                     <span class="comment">// 30 Reserved</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="structASYNC__WCCR__BITS.html#a47807222ce0d2bd64525623b488f030c">   78</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__WCCR__BITS.html#a47807222ce0d2bd64525623b488f030c">rsvd9</a>:1;                     <span class="comment">// 31 Reserved</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>};</div>
</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="foldopen" id="foldopen00081" data-start="{" data-end="};">
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="unionASYNC__WCCR__REG.html">   81</a></span><span class="keyword">union </span><a class="code hl_union" href="unionASYNC__WCCR__REG.html">ASYNC_WCCR_REG</a> {</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="unionASYNC__WCCR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">   82</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionASYNC__WCCR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="unionASYNC__WCCR__REG.html#ac55bf099e8d11dfb8cc65c4b69db00fc">   83</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structASYNC__WCCR__BITS.html">ASYNC_WCCR_BITS</a>  <a class="code hl_variable" href="unionASYNC__WCCR__REG.html#ac55bf099e8d11dfb8cc65c4b69db00fc">bit</a>;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>};</div>
</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="foldopen" id="foldopen00086" data-start="{" data-end="};">
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="structSDRAM__CR__BITS.html">   86</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structSDRAM__CR__BITS.html">SDRAM_CR_BITS</a> {                  <span class="comment">// bits description</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="structSDRAM__CR__BITS.html#afedd330e971a4e9b3558f134d667dcbc">   87</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__CR__BITS.html#afedd330e971a4e9b3558f134d667dcbc">PAGESIGE</a>:3;                  <span class="comment">// 2:0 Page Size.</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="structSDRAM__CR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">   88</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__CR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:1;                     <span class="comment">// 3 Reserved</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="structSDRAM__CR__BITS.html#ad84a0600a1d5b34e87625769075c7435">   89</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__CR__BITS.html#ad84a0600a1d5b34e87625769075c7435">IBANK</a>:3;                     <span class="comment">// 6:4 Internal Bank setup of SDRAM devices.</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="structSDRAM__CR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">   90</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__CR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:1;                     <span class="comment">// 7 Reserved</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="structSDRAM__CR__BITS.html#ae4a08c230f4368638d76a08c2678790e">   91</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__CR__BITS.html#ae4a08c230f4368638d76a08c2678790e">BIT_11_9_LOCK</a>:1;             <span class="comment">// 8 Bits 11 to 9 are writable only if this bit is set.</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="structSDRAM__CR__BITS.html#a3f90d825b06b270aba3b35949f50a488">   92</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__CR__BITS.html#a3f90d825b06b270aba3b35949f50a488">CL</a>:3;                        <span class="comment">// 11:9 CAS Latency.</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="structSDRAM__CR__BITS.html#a1fc3a25cb015690eea35226667632edf">   93</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__CR__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:1;                     <span class="comment">// 12 Reserved</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="structSDRAM__CR__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">   94</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__CR__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">rsvd4</a>:1;                     <span class="comment">// 13 Reserved</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="structSDRAM__CR__BITS.html#a2d8d99338e04ac4cb521dfd40ca004a9">   95</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__CR__BITS.html#a2d8d99338e04ac4cb521dfd40ca004a9">NM</a>:1;                        <span class="comment">// 14 Narrow Mode.</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="structSDRAM__CR__BITS.html#a1dff14bb0d172afb1f24abbe6dab8b61">   96</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__CR__BITS.html#a1dff14bb0d172afb1f24abbe6dab8b61">rsvd5</a>:1;                     <span class="comment">// 15 Reserved</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="structSDRAM__CR__BITS.html#ade51bf588b4ee5b856336c250c190003">   97</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__CR__BITS.html#ade51bf588b4ee5b856336c250c190003">rsvd6</a>:1;                     <span class="comment">// 16 Reserved</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="structSDRAM__CR__BITS.html#adfc8889cc7758ce09e743ea863a92183">   98</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__CR__BITS.html#adfc8889cc7758ce09e743ea863a92183">rsvd7</a>:2;                     <span class="comment">// 18:17 Reserved</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="structSDRAM__CR__BITS.html#a7bed866876b7b8280972627a450b3734">   99</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__CR__BITS.html#a7bed866876b7b8280972627a450b3734">rsvd8</a>:1;                     <span class="comment">// 19 Reserved</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="structSDRAM__CR__BITS.html#a47807222ce0d2bd64525623b488f030c">  100</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__CR__BITS.html#a47807222ce0d2bd64525623b488f030c">rsvd9</a>:3;                     <span class="comment">// 22:20 Reserved</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="structSDRAM__CR__BITS.html#ae3d49fe09fa02ef47a2866bc6f9ea85c">  101</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__CR__BITS.html#ae3d49fe09fa02ef47a2866bc6f9ea85c">rsvd10</a>:3;                    <span class="comment">// 25:23 Reserved</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="structSDRAM__CR__BITS.html#a2247c3fd1d989542029d64efb044c426">  102</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__CR__BITS.html#a2247c3fd1d989542029d64efb044c426">rsvd11</a>:3;                    <span class="comment">// 28:26 Reserved</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="structSDRAM__CR__BITS.html#abdc2c31f3de30d1c14ee829fe6cd2ea8">  103</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__CR__BITS.html#abdc2c31f3de30d1c14ee829fe6cd2ea8">PDWR</a>:1;                      <span class="comment">// 29 Perform refreshes during Power Down.</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="structSDRAM__CR__BITS.html#aaf8d50c003198f81bd163ddffe535c2b">  104</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__CR__BITS.html#aaf8d50c003198f81bd163ddffe535c2b">PD</a>:1;                        <span class="comment">// 30 Power Down.</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="structSDRAM__CR__BITS.html#a3a4ec0d250a463036507e6d035f1ca0f">  105</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__CR__BITS.html#a3a4ec0d250a463036507e6d035f1ca0f">SR</a>:1;                        <span class="comment">// 31 Self Refresh.</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>};</div>
</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="foldopen" id="foldopen00108" data-start="{" data-end="};">
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="unionSDRAM__CR__REG.html">  108</a></span><span class="keyword">union </span><a class="code hl_union" href="unionSDRAM__CR__REG.html">SDRAM_CR_REG</a> {</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="unionSDRAM__CR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  109</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionSDRAM__CR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="unionSDRAM__CR__REG.html#a669692fcd1da7f4f6a7b7dafa82d64b0">  110</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structSDRAM__CR__BITS.html">SDRAM_CR_BITS</a>  <a class="code hl_variable" href="unionSDRAM__CR__REG.html#a669692fcd1da7f4f6a7b7dafa82d64b0">bit</a>;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>};</div>
</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="foldopen" id="foldopen00113" data-start="{" data-end="};">
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="structSDRAM__RCR__BITS.html">  113</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structSDRAM__RCR__BITS.html">SDRAM_RCR_BITS</a> {                 <span class="comment">// bits description</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="structSDRAM__RCR__BITS.html#a0321bea73c53155a5fe372dc4046bcee">  114</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__RCR__BITS.html#a0321bea73c53155a5fe372dc4046bcee">REFRESH_RATE</a>:13;             <span class="comment">// 12:0 Refresh Rate.</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="structSDRAM__RCR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  115</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__RCR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:3;                     <span class="comment">// 15:13 Reserved</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="structSDRAM__RCR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  116</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__RCR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:3;                     <span class="comment">// 18:16 Reserved</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="structSDRAM__RCR__BITS.html#a1fc3a25cb015690eea35226667632edf">  117</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__RCR__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:13;                    <span class="comment">// 31:19 Reserved</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>};</div>
</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="foldopen" id="foldopen00120" data-start="{" data-end="};">
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="unionSDRAM__RCR__REG.html">  120</a></span><span class="keyword">union </span><a class="code hl_union" href="unionSDRAM__RCR__REG.html">SDRAM_RCR_REG</a> {</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="unionSDRAM__RCR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  121</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionSDRAM__RCR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="unionSDRAM__RCR__REG.html#a799892017e31cbc7d36d52d5df9e5359">  122</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structSDRAM__RCR__BITS.html">SDRAM_RCR_BITS</a>  <a class="code hl_variable" href="unionSDRAM__RCR__REG.html#a799892017e31cbc7d36d52d5df9e5359">bit</a>;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>};</div>
</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="foldopen" id="foldopen00125" data-start="{" data-end="};">
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="structASYNC__CS2__CR__BITS.html">  125</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structASYNC__CS2__CR__BITS.html">ASYNC_CS2_CR_BITS</a> {              <span class="comment">// bits description</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="structASYNC__CS2__CR__BITS.html#ab1a0fe4860f597c84b56aa5a190ca4a5">  126</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS2__CR__BITS.html#ab1a0fe4860f597c84b56aa5a190ca4a5">ASIZE</a>:2;                     <span class="comment">// 1:0 Asynchronous Memory Size.</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="structASYNC__CS2__CR__BITS.html#a9abb68848ac977c79971962897bc2e28">  127</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS2__CR__BITS.html#a9abb68848ac977c79971962897bc2e28">TA</a>:2;                        <span class="comment">// 3:2 Turn Around cycles.</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="structASYNC__CS2__CR__BITS.html#aaf489379ebde281ff743af0b16b4c393">  128</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS2__CR__BITS.html#aaf489379ebde281ff743af0b16b4c393">R_HOLD</a>:3;                    <span class="comment">// 6:4 Read Strobe Hold cycles.</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="structASYNC__CS2__CR__BITS.html#a445a43d26a2e601fa5d75049a79cb659">  129</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS2__CR__BITS.html#a445a43d26a2e601fa5d75049a79cb659">R_STROBE</a>:6;                  <span class="comment">// 12:7 Read Strobe Duration cycles.</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="structASYNC__CS2__CR__BITS.html#af111e2d89aefba59ac2d7183d1d77a46">  130</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a> <a class="code hl_variable" href="structASYNC__CS2__CR__BITS.html#af111e2d89aefba59ac2d7183d1d77a46">R_SETUP</a>:4;                   <span class="comment">// 16:13 Read Strobe Setup cycles.</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="structASYNC__CS2__CR__BITS.html#ab0c67250b490ce95a1ed23ab444b1c5e">  131</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS2__CR__BITS.html#ab0c67250b490ce95a1ed23ab444b1c5e">W_HOLD</a>:3;                    <span class="comment">// 19:17 Write Strobe Hold cycles.</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="structASYNC__CS2__CR__BITS.html#a46d4888dd5fdafbdd550dd62c83d1691">  132</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS2__CR__BITS.html#a46d4888dd5fdafbdd550dd62c83d1691">W_STROBE</a>:6;                  <span class="comment">// 25:20 Write Strobe Duration cycles.</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="structASYNC__CS2__CR__BITS.html#af744388399a98d6cd91e811db2ae12cb">  133</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS2__CR__BITS.html#af744388399a98d6cd91e811db2ae12cb">W_SETUP</a>:4;                   <span class="comment">// 29:26 Write Strobe Setup cycles.</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="structASYNC__CS2__CR__BITS.html#a3f439a3f0f807eaab06d00e0216d29ab">  134</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS2__CR__BITS.html#a3f439a3f0f807eaab06d00e0216d29ab">EW</a>:1;                        <span class="comment">// 30 Extend Wait mode.</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="structASYNC__CS2__CR__BITS.html#a50593fa3f1ad6830f2cd894c110b0fa5">  135</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS2__CR__BITS.html#a50593fa3f1ad6830f2cd894c110b0fa5">SS</a>:1;                        <span class="comment">// 31 Select Strobe mode.</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>};</div>
</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="foldopen" id="foldopen00138" data-start="{" data-end="};">
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="unionASYNC__CS2__CR__REG.html">  138</a></span><span class="keyword">union </span><a class="code hl_union" href="unionASYNC__CS2__CR__REG.html">ASYNC_CS2_CR_REG</a> {</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="unionASYNC__CS2__CR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  139</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionASYNC__CS2__CR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="unionASYNC__CS2__CR__REG.html#a2de040b2825859d2e93f7dba53365398">  140</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structASYNC__CS2__CR__BITS.html">ASYNC_CS2_CR_BITS</a>  <a class="code hl_variable" href="unionASYNC__CS2__CR__REG.html#a2de040b2825859d2e93f7dba53365398">bit</a>;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>};</div>
</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="foldopen" id="foldopen00143" data-start="{" data-end="};">
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="structASYNC__CS3__CR__BITS.html">  143</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structASYNC__CS3__CR__BITS.html">ASYNC_CS3_CR_BITS</a> {              <span class="comment">// bits description</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="structASYNC__CS3__CR__BITS.html#ab1a0fe4860f597c84b56aa5a190ca4a5">  144</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS3__CR__BITS.html#ab1a0fe4860f597c84b56aa5a190ca4a5">ASIZE</a>:2;                     <span class="comment">// 1:0 Asynchronous Memory Size.</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="structASYNC__CS3__CR__BITS.html#a9abb68848ac977c79971962897bc2e28">  145</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS3__CR__BITS.html#a9abb68848ac977c79971962897bc2e28">TA</a>:2;                        <span class="comment">// 3:2 Turn Around cycles.</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="structASYNC__CS3__CR__BITS.html#aaf489379ebde281ff743af0b16b4c393">  146</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS3__CR__BITS.html#aaf489379ebde281ff743af0b16b4c393">R_HOLD</a>:3;                    <span class="comment">// 6:4 Read Strobe Hold cycles.</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="structASYNC__CS3__CR__BITS.html#a445a43d26a2e601fa5d75049a79cb659">  147</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS3__CR__BITS.html#a445a43d26a2e601fa5d75049a79cb659">R_STROBE</a>:6;                  <span class="comment">// 12:7 Read Strobe Duration cycles.</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="structASYNC__CS3__CR__BITS.html#af111e2d89aefba59ac2d7183d1d77a46">  148</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a> <a class="code hl_variable" href="structASYNC__CS3__CR__BITS.html#af111e2d89aefba59ac2d7183d1d77a46">R_SETUP</a>:4;                   <span class="comment">// 16:13 Read Strobe Setup cycles.</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="structASYNC__CS3__CR__BITS.html#ab0c67250b490ce95a1ed23ab444b1c5e">  149</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS3__CR__BITS.html#ab0c67250b490ce95a1ed23ab444b1c5e">W_HOLD</a>:3;                    <span class="comment">// 19:17 Write Strobe Hold cycles.</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="structASYNC__CS3__CR__BITS.html#a46d4888dd5fdafbdd550dd62c83d1691">  150</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS3__CR__BITS.html#a46d4888dd5fdafbdd550dd62c83d1691">W_STROBE</a>:6;                  <span class="comment">// 25:20 Write Strobe Duration cycles.</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="structASYNC__CS3__CR__BITS.html#af744388399a98d6cd91e811db2ae12cb">  151</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS3__CR__BITS.html#af744388399a98d6cd91e811db2ae12cb">W_SETUP</a>:4;                   <span class="comment">// 29:26 Write Strobe Setup cycles.</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="structASYNC__CS3__CR__BITS.html#a3f439a3f0f807eaab06d00e0216d29ab">  152</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS3__CR__BITS.html#a3f439a3f0f807eaab06d00e0216d29ab">EW</a>:1;                        <span class="comment">// 30 Extend Wait mode.</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="structASYNC__CS3__CR__BITS.html#a50593fa3f1ad6830f2cd894c110b0fa5">  153</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS3__CR__BITS.html#a50593fa3f1ad6830f2cd894c110b0fa5">SS</a>:1;                        <span class="comment">// 31 Select Strobe mode.</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>};</div>
</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="foldopen" id="foldopen00156" data-start="{" data-end="};">
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="unionASYNC__CS3__CR__REG.html">  156</a></span><span class="keyword">union </span><a class="code hl_union" href="unionASYNC__CS3__CR__REG.html">ASYNC_CS3_CR_REG</a> {</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="unionASYNC__CS3__CR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  157</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionASYNC__CS3__CR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="unionASYNC__CS3__CR__REG.html#a37eb8bb0bb82b96e9709f60b3ecfe0c0">  158</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structASYNC__CS3__CR__BITS.html">ASYNC_CS3_CR_BITS</a>  <a class="code hl_variable" href="unionASYNC__CS3__CR__REG.html#a37eb8bb0bb82b96e9709f60b3ecfe0c0">bit</a>;</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>};</div>
</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="foldopen" id="foldopen00161" data-start="{" data-end="};">
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="structASYNC__CS4__CR__BITS.html">  161</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structASYNC__CS4__CR__BITS.html">ASYNC_CS4_CR_BITS</a> {              <span class="comment">// bits description</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="structASYNC__CS4__CR__BITS.html#ab1a0fe4860f597c84b56aa5a190ca4a5">  162</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS4__CR__BITS.html#ab1a0fe4860f597c84b56aa5a190ca4a5">ASIZE</a>:2;                     <span class="comment">// 1:0 Asynchronous Memory Size.</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="structASYNC__CS4__CR__BITS.html#a9abb68848ac977c79971962897bc2e28">  163</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS4__CR__BITS.html#a9abb68848ac977c79971962897bc2e28">TA</a>:2;                        <span class="comment">// 3:2 Turn Around cycles.</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="structASYNC__CS4__CR__BITS.html#aaf489379ebde281ff743af0b16b4c393">  164</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS4__CR__BITS.html#aaf489379ebde281ff743af0b16b4c393">R_HOLD</a>:3;                    <span class="comment">// 6:4 Read Strobe Hold cycles.</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="structASYNC__CS4__CR__BITS.html#a445a43d26a2e601fa5d75049a79cb659">  165</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS4__CR__BITS.html#a445a43d26a2e601fa5d75049a79cb659">R_STROBE</a>:6;                  <span class="comment">// 12:7 Read Strobe Duration cycles.</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="structASYNC__CS4__CR__BITS.html#af111e2d89aefba59ac2d7183d1d77a46">  166</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a> <a class="code hl_variable" href="structASYNC__CS4__CR__BITS.html#af111e2d89aefba59ac2d7183d1d77a46">R_SETUP</a>:4;                   <span class="comment">// 16:13 Read Strobe Setup cycles.</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="structASYNC__CS4__CR__BITS.html#ab0c67250b490ce95a1ed23ab444b1c5e">  167</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS4__CR__BITS.html#ab0c67250b490ce95a1ed23ab444b1c5e">W_HOLD</a>:3;                    <span class="comment">// 19:17 Write Strobe Hold cycles.</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="structASYNC__CS4__CR__BITS.html#a46d4888dd5fdafbdd550dd62c83d1691">  168</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS4__CR__BITS.html#a46d4888dd5fdafbdd550dd62c83d1691">W_STROBE</a>:6;                  <span class="comment">// 25:20 Write Strobe Duration cycles.</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="structASYNC__CS4__CR__BITS.html#af744388399a98d6cd91e811db2ae12cb">  169</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS4__CR__BITS.html#af744388399a98d6cd91e811db2ae12cb">W_SETUP</a>:4;                   <span class="comment">// 29:26 Write Strobe Setup cycles.</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="structASYNC__CS4__CR__BITS.html#a3f439a3f0f807eaab06d00e0216d29ab">  170</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS4__CR__BITS.html#a3f439a3f0f807eaab06d00e0216d29ab">EW</a>:1;                        <span class="comment">// 30 Extend Wait mode.</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="structASYNC__CS4__CR__BITS.html#a50593fa3f1ad6830f2cd894c110b0fa5">  171</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structASYNC__CS4__CR__BITS.html#a50593fa3f1ad6830f2cd894c110b0fa5">SS</a>:1;                        <span class="comment">// 31 Select Strobe mode.</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>};</div>
</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="foldopen" id="foldopen00174" data-start="{" data-end="};">
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="unionASYNC__CS4__CR__REG.html">  174</a></span><span class="keyword">union </span><a class="code hl_union" href="unionASYNC__CS4__CR__REG.html">ASYNC_CS4_CR_REG</a> {</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="unionASYNC__CS4__CR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  175</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionASYNC__CS4__CR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="unionASYNC__CS4__CR__REG.html#af502abffcae9039576c6c35e25c412b0">  176</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structASYNC__CS4__CR__BITS.html">ASYNC_CS4_CR_BITS</a>  <a class="code hl_variable" href="unionASYNC__CS4__CR__REG.html#af502abffcae9039576c6c35e25c412b0">bit</a>;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>};</div>
</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="foldopen" id="foldopen00179" data-start="{" data-end="};">
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="structSDRAM__TR__BITS.html">  179</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structSDRAM__TR__BITS.html">SDRAM_TR_BITS</a> {                  <span class="comment">// bits description</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="structSDRAM__TR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  180</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__TR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:4;                     <span class="comment">// 3:0 Reserved</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="structSDRAM__TR__BITS.html#aaf9b804b7873bc6bcefd43106ee11721">  181</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__TR__BITS.html#aaf9b804b7873bc6bcefd43106ee11721">T_RRD</a>:3;                     <span class="comment">// 6:4 Activate to Activate timing for different bank.</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="structSDRAM__TR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  182</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__TR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:1;                     <span class="comment">// 7 Reserved</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="structSDRAM__TR__BITS.html#a174cdbbc1c3063c6ce08b8549ec66f1e">  183</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__TR__BITS.html#a174cdbbc1c3063c6ce08b8549ec66f1e">T_RC</a>:4;                      <span class="comment">// 11:8 Activate to Activate timing .</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="structSDRAM__TR__BITS.html#a8785b86f0d2037a7c4af4d2a7c953d17">  184</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__TR__BITS.html#a8785b86f0d2037a7c4af4d2a7c953d17">T_RAS</a>:4;                     <span class="comment">// 15:12 Activate to Precharge timing.</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="structSDRAM__TR__BITS.html#adeaa7ae44e4d5f29df3d705ea40c9342">  185</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__TR__BITS.html#adeaa7ae44e4d5f29df3d705ea40c9342">T_WR</a>:3;                      <span class="comment">// 18:16 Last Write to Precharge timing.</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="structSDRAM__TR__BITS.html#a1fc3a25cb015690eea35226667632edf">  186</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__TR__BITS.html#a1fc3a25cb015690eea35226667632edf">rsvd3</a>:1;                     <span class="comment">// 19 Reserved</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="structSDRAM__TR__BITS.html#aecc323654a6a4821299676668309c781">  187</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__TR__BITS.html#aecc323654a6a4821299676668309c781">T_RCD</a>:3;                     <span class="comment">// 22:20 Activate to Read/Write timing.</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="structSDRAM__TR__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">  188</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__TR__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">rsvd4</a>:1;                     <span class="comment">// 23 Reserved</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="structSDRAM__TR__BITS.html#aa44eaedc6995fc553ba532ef573c5fa1">  189</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__TR__BITS.html#aa44eaedc6995fc553ba532ef573c5fa1">T_RP</a>:3;                      <span class="comment">// 26:24 Precharge to Activate/Refresh timing.</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="structSDRAM__TR__BITS.html#aa2ed27af9c69ae504450e75b3809778f">  190</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDRAM__TR__BITS.html#aa2ed27af9c69ae504450e75b3809778f">T_RFC</a>:5;                     <span class="comment">// 31:27 Refresh/Load Mode to Refresh/Activate timing</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>};</div>
</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="foldopen" id="foldopen00193" data-start="{" data-end="};">
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="unionSDRAM__TR__REG.html">  193</a></span><span class="keyword">union </span><a class="code hl_union" href="unionSDRAM__TR__REG.html">SDRAM_TR_REG</a> {</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="unionSDRAM__TR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  194</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionSDRAM__TR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="unionSDRAM__TR__REG.html#aa0b972c3e6d95ad8d619866f8091f889">  195</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structSDRAM__TR__BITS.html">SDRAM_TR_BITS</a>  <a class="code hl_variable" href="unionSDRAM__TR__REG.html#aa0b972c3e6d95ad8d619866f8091f889">bit</a>;</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>};</div>
</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="foldopen" id="foldopen00198" data-start="{" data-end="};">
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="structSDR__EXT__TMNG__BITS.html">  198</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structSDR__EXT__TMNG__BITS.html">SDR_EXT_TMNG_BITS</a> {              <span class="comment">// bits description</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="structSDR__EXT__TMNG__BITS.html#aa459425e1df4c302d870c69e2ff584e2">  199</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDR__EXT__TMNG__BITS.html#aa459425e1df4c302d870c69e2ff584e2">T_XS</a>:5;                      <span class="comment">// 4:0 Self Refresh exit to new command timing.</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="structSDR__EXT__TMNG__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  200</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDR__EXT__TMNG__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:11;                    <span class="comment">// 15:5 Reserved</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="structSDR__EXT__TMNG__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  201</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structSDR__EXT__TMNG__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>};</div>
</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="foldopen" id="foldopen00204" data-start="{" data-end="};">
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="unionSDR__EXT__TMNG__REG.html">  204</a></span><span class="keyword">union </span><a class="code hl_union" href="unionSDR__EXT__TMNG__REG.html">SDR_EXT_TMNG_REG</a> {</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="unionSDR__EXT__TMNG__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  205</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionSDR__EXT__TMNG__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="unionSDR__EXT__TMNG__REG.html#a56f89249c6c28e5291839a4821d4d58e">  206</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structSDR__EXT__TMNG__BITS.html">SDR_EXT_TMNG_BITS</a>  <a class="code hl_variable" href="unionSDR__EXT__TMNG__REG.html#a56f89249c6c28e5291839a4821d4d58e">bit</a>;</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>};</div>
</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="foldopen" id="foldopen00209" data-start="{" data-end="};">
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="structINT__RAW__BITS.html">  209</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structINT__RAW__BITS.html">INT_RAW_BITS</a> {                   <span class="comment">// bits description</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="structINT__RAW__BITS.html#a7c35ff64a1ac8f6407473d51bd856fce">  210</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structINT__RAW__BITS.html#a7c35ff64a1ac8f6407473d51bd856fce">AT</a>:1;                        <span class="comment">// 0 Asynchronous Timeout.</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="structINT__RAW__BITS.html#ac9ace0dc4007ca7cb27c5197caa75cb1">  211</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structINT__RAW__BITS.html#ac9ace0dc4007ca7cb27c5197caa75cb1">LT</a>:1;                        <span class="comment">// 1 Line Trap.</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="structINT__RAW__BITS.html#a43c5e6c625f5486483524cf799d316d4">  212</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structINT__RAW__BITS.html#a43c5e6c625f5486483524cf799d316d4">WR</a>:4;                        <span class="comment">// 5:2 Wait Rise.</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="structINT__RAW__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  213</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structINT__RAW__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:10;                    <span class="comment">// 15:6 Reserved</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="structINT__RAW__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  214</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structINT__RAW__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>};</div>
</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="foldopen" id="foldopen00217" data-start="{" data-end="};">
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="unionINT__RAW__REG.html">  217</a></span><span class="keyword">union </span><a class="code hl_union" href="unionINT__RAW__REG.html">INT_RAW_REG</a> {</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="unionINT__RAW__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  218</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionINT__RAW__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="unionINT__RAW__REG.html#aa52016434986f92a0fac0df0bf7966b6">  219</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structINT__RAW__BITS.html">INT_RAW_BITS</a>  <a class="code hl_variable" href="unionINT__RAW__REG.html#aa52016434986f92a0fac0df0bf7966b6">bit</a>;</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>};</div>
</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="foldopen" id="foldopen00222" data-start="{" data-end="};">
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="structINT__MSK__BITS.html">  222</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structINT__MSK__BITS.html">INT_MSK_BITS</a> {                   <span class="comment">// bits description</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="structINT__MSK__BITS.html#ad3118e35db254b28f66ddbeac047a7d1">  223</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structINT__MSK__BITS.html#ad3118e35db254b28f66ddbeac047a7d1">AT_MASKED</a>:1;                 <span class="comment">// 0 Asynchronous Timeout.</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="structINT__MSK__BITS.html#a3dab1dd58bf143cf03f8ba2e7dccb87c">  224</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structINT__MSK__BITS.html#a3dab1dd58bf143cf03f8ba2e7dccb87c">LT_MASKED</a>:1;                 <span class="comment">// 1 Line Trap.</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="structINT__MSK__BITS.html#a2e23db959217ea4635c9b23902c9ed43">  225</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structINT__MSK__BITS.html#a2e23db959217ea4635c9b23902c9ed43">WR_MASKED</a>:4;                 <span class="comment">// 5:2 Wait Rise.</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="structINT__MSK__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  226</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structINT__MSK__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:10;                    <span class="comment">// 15:6 Reserved</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="structINT__MSK__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  227</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structINT__MSK__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>};</div>
</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="foldopen" id="foldopen00230" data-start="{" data-end="};">
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="unionINT__MSK__REG.html">  230</a></span><span class="keyword">union </span><a class="code hl_union" href="unionINT__MSK__REG.html">INT_MSK_REG</a> {</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="unionINT__MSK__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  231</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionINT__MSK__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="unionINT__MSK__REG.html#a0d4a60c27237af561eb3567605c40697">  232</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structINT__MSK__BITS.html">INT_MSK_BITS</a>  <a class="code hl_variable" href="unionINT__MSK__REG.html#a0d4a60c27237af561eb3567605c40697">bit</a>;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>};</div>
</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="foldopen" id="foldopen00235" data-start="{" data-end="};">
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="structINT__MSK__SET__BITS.html">  235</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structINT__MSK__SET__BITS.html">INT_MSK_SET_BITS</a> {               <span class="comment">// bits description</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="structINT__MSK__SET__BITS.html#a80e54c081bcd141bdf009d2a103def46">  236</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structINT__MSK__SET__BITS.html#a80e54c081bcd141bdf009d2a103def46">AT_MASK_SET</a>:1;               <span class="comment">// 0 Asynchronous Timeout.</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="structINT__MSK__SET__BITS.html#aabd6f3d129a52fec7249a54dce357a13">  237</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structINT__MSK__SET__BITS.html#aabd6f3d129a52fec7249a54dce357a13">LT_MASK_SET</a>:1;               <span class="comment">// 1 Line Trap.</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="structINT__MSK__SET__BITS.html#aaf146dbb4f32267c1a7b51c76e5d1c6f">  238</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structINT__MSK__SET__BITS.html#aaf146dbb4f32267c1a7b51c76e5d1c6f">WR_MASK_SET</a>:4;               <span class="comment">// 5:2 Wait Rise.</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="structINT__MSK__SET__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  239</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structINT__MSK__SET__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:10;                    <span class="comment">// 15:6 Reserved</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="structINT__MSK__SET__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  240</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structINT__MSK__SET__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>};</div>
</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="foldopen" id="foldopen00243" data-start="{" data-end="};">
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="unionINT__MSK__SET__REG.html">  243</a></span><span class="keyword">union </span><a class="code hl_union" href="unionINT__MSK__SET__REG.html">INT_MSK_SET_REG</a> {</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="unionINT__MSK__SET__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  244</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionINT__MSK__SET__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="unionINT__MSK__SET__REG.html#a0c8e7c3ad6d68733d839cb70343ec33d">  245</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structINT__MSK__SET__BITS.html">INT_MSK_SET_BITS</a>  <a class="code hl_variable" href="unionINT__MSK__SET__REG.html#a0c8e7c3ad6d68733d839cb70343ec33d">bit</a>;</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>};</div>
</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="foldopen" id="foldopen00248" data-start="{" data-end="};">
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="structINT__MSK__CLR__BITS.html">  248</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structINT__MSK__CLR__BITS.html">INT_MSK_CLR_BITS</a> {               <span class="comment">// bits description</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="structINT__MSK__CLR__BITS.html#af97cb6dec2bfb18747bf8ff54523a31b">  249</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structINT__MSK__CLR__BITS.html#af97cb6dec2bfb18747bf8ff54523a31b">AT_MASK_CLR</a>:1;               <span class="comment">// 0 Asynchronous Timeout.</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="structINT__MSK__CLR__BITS.html#aeda13107b95d0c4d0cab2674b1313b15">  250</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structINT__MSK__CLR__BITS.html#aeda13107b95d0c4d0cab2674b1313b15">LT_MASK_CLR</a>:1;               <span class="comment">// 1 Line Trap.</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="structINT__MSK__CLR__BITS.html#a8df80b52f0fb9c8c70da26039c744643">  251</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structINT__MSK__CLR__BITS.html#a8df80b52f0fb9c8c70da26039c744643">WR_MASK_CLR</a>:4;               <span class="comment">// 5:2 Wait Rise.</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="structINT__MSK__CLR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">  252</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structINT__MSK__CLR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">rsvd1</a>:10;                    <span class="comment">// 15:6 Reserved</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="structINT__MSK__CLR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">  253</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a> <a class="code hl_variable" href="structINT__MSK__CLR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">rsvd2</a>:16;                    <span class="comment">// 31:16 Reserved</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>};</div>
</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="foldopen" id="foldopen00256" data-start="{" data-end="};">
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="unionINT__MSK__CLR__REG.html">  256</a></span><span class="keyword">union </span><a class="code hl_union" href="unionINT__MSK__CLR__REG.html">INT_MSK_CLR_REG</a> {</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="unionINT__MSK__CLR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">  257</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>  <a class="code hl_variable" href="unionINT__MSK__CLR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">all</a>;</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="unionINT__MSK__CLR__REG.html#a99bc74b1437801ddb2300fe6bb9da7e9">  258</a></span>    <span class="keyword">struct  </span><a class="code hl_struct" href="structINT__MSK__CLR__BITS.html">INT_MSK_CLR_BITS</a>  <a class="code hl_variable" href="unionINT__MSK__CLR__REG.html#a99bc74b1437801ddb2300fe6bb9da7e9">bit</a>;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>};</div>
</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="foldopen" id="foldopen00261" data-start="{" data-end="};">
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="structEMIF__REGS.html">  261</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structEMIF__REGS.html">EMIF_REGS</a> {</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="structEMIF__REGS.html#a21e5bef7cdd602f816f4584b6539e173">  262</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionRCSR__REG.html">RCSR_REG</a>                         <a class="code hl_variable" href="structEMIF__REGS.html#a21e5bef7cdd602f816f4584b6539e173">RCSR</a>;                         <span class="comment">// Revision Code and Status Register</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="structEMIF__REGS.html#a37324260b6e7e374810f64df1906ac15">  263</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionASYNC__WCCR__REG.html">ASYNC_WCCR_REG</a>                   <a class="code hl_variable" href="structEMIF__REGS.html#a37324260b6e7e374810f64df1906ac15">ASYNC_WCCR</a>;                   <span class="comment">// Async Wait Cycle Config Register</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="structEMIF__REGS.html#aedb301bf40ce9f4df18ab20efc8e724d">  264</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionSDRAM__CR__REG.html">SDRAM_CR_REG</a>                     <a class="code hl_variable" href="structEMIF__REGS.html#aedb301bf40ce9f4df18ab20efc8e724d">SDRAM_CR</a>;                     <span class="comment">// SDRAM (EMxCS0n) Config Register</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="structEMIF__REGS.html#add44667302b82cc3b91207b61e9f0047">  265</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionSDRAM__RCR__REG.html">SDRAM_RCR_REG</a>                    <a class="code hl_variable" href="structEMIF__REGS.html#add44667302b82cc3b91207b61e9f0047">SDRAM_RCR</a>;                    <span class="comment">// SDRAM Refresh Control Register</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="structEMIF__REGS.html#a6b96fa82b812e6065d61c81488eb7957">  266</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionASYNC__CS2__CR__REG.html">ASYNC_CS2_CR_REG</a>                 <a class="code hl_variable" href="structEMIF__REGS.html#a6b96fa82b812e6065d61c81488eb7957">ASYNC_CS2_CR</a>;                 <span class="comment">// Async 1 (EMxCS2n) Config Register</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="structEMIF__REGS.html#a7a9aee0915410b7e383121f72f5e0a96">  267</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionASYNC__CS3__CR__REG.html">ASYNC_CS3_CR_REG</a>                 <a class="code hl_variable" href="structEMIF__REGS.html#a7a9aee0915410b7e383121f72f5e0a96">ASYNC_CS3_CR</a>;                 <span class="comment">// Async 2 (EMxCS3n) Config Register</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="structEMIF__REGS.html#af98718af07d5eca6e7a03db319f9976d">  268</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionASYNC__CS4__CR__REG.html">ASYNC_CS4_CR_REG</a>                 <a class="code hl_variable" href="structEMIF__REGS.html#af98718af07d5eca6e7a03db319f9976d">ASYNC_CS4_CR</a>;                 <span class="comment">// Async 3 (EMxCS4n) Config Register</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="structEMIF__REGS.html#ab7331c4d966125be6478770b1d2f0801">  269</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                                   <a class="code hl_variable" href="structEMIF__REGS.html#ab7331c4d966125be6478770b1d2f0801">rsvd1</a>[2];                     <span class="comment">// Reserved</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="structEMIF__REGS.html#a4952a5613144ba2c9f3def15d0433905">  270</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionSDRAM__TR__REG.html">SDRAM_TR_REG</a>                     <a class="code hl_variable" href="structEMIF__REGS.html#a4952a5613144ba2c9f3def15d0433905">SDRAM_TR</a>;                     <span class="comment">// SDRAM Timing Register</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="structEMIF__REGS.html#a02e5ce2c093f9fc31087f38c0e227697">  271</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                                   <a class="code hl_variable" href="structEMIF__REGS.html#a02e5ce2c093f9fc31087f38c0e227697">rsvd2</a>[6];                     <span class="comment">// Reserved</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="structEMIF__REGS.html#a75e1ed98e75fec341c1d01b0dba9b744">  272</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                                   <a class="code hl_variable" href="structEMIF__REGS.html#a75e1ed98e75fec341c1d01b0dba9b744">TOTAL_SDRAM_AR</a>;               <span class="comment">// Total SDRAM Accesses Register</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="structEMIF__REGS.html#a227cde4dd6569c01e2107202bee78ccb">  273</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a>                                   <a class="code hl_variable" href="structEMIF__REGS.html#a227cde4dd6569c01e2107202bee78ccb">TOTAL_SDRAM_ACTR</a>;             <span class="comment">// Total SDRAM Activate Register</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="structEMIF__REGS.html#ae725a320bd60fc9f2b285d54c13ce033">  274</a></span>    <a class="code hl_typedef" href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a>                                   <a class="code hl_variable" href="structEMIF__REGS.html#ae725a320bd60fc9f2b285d54c13ce033">rsvd3</a>[2];                     <span class="comment">// Reserved</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="structEMIF__REGS.html#a1eef7873691450c5b1620eb3e74a2957">  275</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionSDR__EXT__TMNG__REG.html">SDR_EXT_TMNG_REG</a>                 <a class="code hl_variable" href="structEMIF__REGS.html#a1eef7873691450c5b1620eb3e74a2957">SDR_EXT_TMNG</a>;                 <span class="comment">// SDRAM SR/PD Exit Timing Register</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="structEMIF__REGS.html#af1ffa3bc729fca4eeb4fa6177655baef">  276</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionINT__RAW__REG.html">INT_RAW_REG</a>                      <a class="code hl_variable" href="structEMIF__REGS.html#af1ffa3bc729fca4eeb4fa6177655baef">INT_RAW</a>;                      <span class="comment">// Interrupt Raw Register</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="structEMIF__REGS.html#a28bd4e9d610e4b902cfae76783f18e3e">  277</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionINT__MSK__REG.html">INT_MSK_REG</a>                      <a class="code hl_variable" href="structEMIF__REGS.html#a28bd4e9d610e4b902cfae76783f18e3e">INT_MSK</a>;                      <span class="comment">// Interrupt Masked Register</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="structEMIF__REGS.html#aab3714477a30e66b70b11356be50e529">  278</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionINT__MSK__SET__REG.html">INT_MSK_SET_REG</a>                  <a class="code hl_variable" href="structEMIF__REGS.html#aab3714477a30e66b70b11356be50e529">INT_MSK_SET</a>;                  <span class="comment">// Interrupt Mask Set Register</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="structEMIF__REGS.html#ae5fc8ce010dee5ee5308ea07f688a35f">  279</a></span>    <span class="keyword">union   </span><a class="code hl_union" href="unionINT__MSK__CLR__REG.html">INT_MSK_CLR_REG</a>                  <a class="code hl_variable" href="structEMIF__REGS.html#ae5fc8ce010dee5ee5308ea07f688a35f">INT_MSK_CLR</a>;                  <span class="comment">// Interrupt Mask Clear Register</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>};</div>
</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">//---------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">// EMIF External References &amp; Function Declarations:</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">//</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#ifdef CPU1</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code hl_struct" href="structEMIF__REGS.html">EMIF_REGS</a> <a class="code hl_variable" href="F2837xD__GlobalVariableDefs_8c.html#a73b1ddb19b0ffe6398a82de287b6d079">Emif1Regs</a>;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code hl_struct" href="structEMIF__REGS.html">EMIF_REGS</a> Emif2Regs;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">#ifdef CPU2</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code hl_struct" href="structEMIF__REGS.html">EMIF_REGS</a> <a class="code hl_variable" href="F2837xD__GlobalVariableDefs_8c.html#a73b1ddb19b0ffe6398a82de287b6d079">Emif1Regs</a>;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>}</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">#endif                                  </span><span class="comment">/* extern &quot;C&quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">//===========================================================================</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">// End of file.</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">//===========================================================================</span></div>
<div class="ttc" id="aF2837xD__GlobalVariableDefs_8c_html_a73b1ddb19b0ffe6398a82de287b6d079"><div class="ttname"><a href="F2837xD__GlobalVariableDefs_8c.html#a73b1ddb19b0ffe6398a82de287b6d079">Emif1Regs</a></div><div class="ttdeci">volatile struct EMIF_REGS Emif1Regs</div><div class="ttdef"><b>Definition</b> <a href="F2837xD__GlobalVariableDefs_8c_source.html#l00515">F2837xD_GlobalVariableDefs.c:515</a></div></div>
<div class="ttc" id="aF2837xD__device_8h_html_a59a9f6be4562c327cbfb4f7e8e18f08b"><div class="ttname"><a href="F2837xD__device_8h.html#a59a9f6be4562c327cbfb4f7e8e18f08b">Uint16</a></div><div class="ttdeci">unsigned int Uint16</div><div class="ttdef"><b>Definition</b> <a href="F2837xD__device_8h_source.html#l00291">F2837xD_device.h:291</a></div></div>
<div class="ttc" id="aF2837xD__device_8h_html_aba99025e657f892beb7ff31cecf64653"><div class="ttname"><a href="F2837xD__device_8h.html#aba99025e657f892beb7ff31cecf64653">Uint32</a></div><div class="ttdeci">unsigned long Uint32</div><div class="ttdef"><b>Definition</b> <a href="F2837xD__device_8h_source.html#l00292">F2837xD_device.h:292</a></div></div>
<div class="ttc" id="astructASYNC__CS2__CR__BITS_html"><div class="ttname"><a href="structASYNC__CS2__CR__BITS.html">ASYNC_CS2_CR_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00125">F2837xD_emif.h:125</a></div></div>
<div class="ttc" id="astructASYNC__CS2__CR__BITS_html_a3f439a3f0f807eaab06d00e0216d29ab"><div class="ttname"><a href="structASYNC__CS2__CR__BITS.html#a3f439a3f0f807eaab06d00e0216d29ab">ASYNC_CS2_CR_BITS::EW</a></div><div class="ttdeci">Uint16 EW</div><div class="ttdef"><b>Definition</b> <a href="#l00134">F2837xD_emif.h:134</a></div></div>
<div class="ttc" id="astructASYNC__CS2__CR__BITS_html_a445a43d26a2e601fa5d75049a79cb659"><div class="ttname"><a href="structASYNC__CS2__CR__BITS.html#a445a43d26a2e601fa5d75049a79cb659">ASYNC_CS2_CR_BITS::R_STROBE</a></div><div class="ttdeci">Uint16 R_STROBE</div><div class="ttdef"><b>Definition</b> <a href="#l00129">F2837xD_emif.h:129</a></div></div>
<div class="ttc" id="astructASYNC__CS2__CR__BITS_html_a46d4888dd5fdafbdd550dd62c83d1691"><div class="ttname"><a href="structASYNC__CS2__CR__BITS.html#a46d4888dd5fdafbdd550dd62c83d1691">ASYNC_CS2_CR_BITS::W_STROBE</a></div><div class="ttdeci">Uint16 W_STROBE</div><div class="ttdef"><b>Definition</b> <a href="#l00132">F2837xD_emif.h:132</a></div></div>
<div class="ttc" id="astructASYNC__CS2__CR__BITS_html_a50593fa3f1ad6830f2cd894c110b0fa5"><div class="ttname"><a href="structASYNC__CS2__CR__BITS.html#a50593fa3f1ad6830f2cd894c110b0fa5">ASYNC_CS2_CR_BITS::SS</a></div><div class="ttdeci">Uint16 SS</div><div class="ttdef"><b>Definition</b> <a href="#l00135">F2837xD_emif.h:135</a></div></div>
<div class="ttc" id="astructASYNC__CS2__CR__BITS_html_a9abb68848ac977c79971962897bc2e28"><div class="ttname"><a href="structASYNC__CS2__CR__BITS.html#a9abb68848ac977c79971962897bc2e28">ASYNC_CS2_CR_BITS::TA</a></div><div class="ttdeci">Uint16 TA</div><div class="ttdef"><b>Definition</b> <a href="#l00127">F2837xD_emif.h:127</a></div></div>
<div class="ttc" id="astructASYNC__CS2__CR__BITS_html_aaf489379ebde281ff743af0b16b4c393"><div class="ttname"><a href="structASYNC__CS2__CR__BITS.html#aaf489379ebde281ff743af0b16b4c393">ASYNC_CS2_CR_BITS::R_HOLD</a></div><div class="ttdeci">Uint16 R_HOLD</div><div class="ttdef"><b>Definition</b> <a href="#l00128">F2837xD_emif.h:128</a></div></div>
<div class="ttc" id="astructASYNC__CS2__CR__BITS_html_ab0c67250b490ce95a1ed23ab444b1c5e"><div class="ttname"><a href="structASYNC__CS2__CR__BITS.html#ab0c67250b490ce95a1ed23ab444b1c5e">ASYNC_CS2_CR_BITS::W_HOLD</a></div><div class="ttdeci">Uint16 W_HOLD</div><div class="ttdef"><b>Definition</b> <a href="#l00131">F2837xD_emif.h:131</a></div></div>
<div class="ttc" id="astructASYNC__CS2__CR__BITS_html_ab1a0fe4860f597c84b56aa5a190ca4a5"><div class="ttname"><a href="structASYNC__CS2__CR__BITS.html#ab1a0fe4860f597c84b56aa5a190ca4a5">ASYNC_CS2_CR_BITS::ASIZE</a></div><div class="ttdeci">Uint16 ASIZE</div><div class="ttdef"><b>Definition</b> <a href="#l00126">F2837xD_emif.h:126</a></div></div>
<div class="ttc" id="astructASYNC__CS2__CR__BITS_html_af111e2d89aefba59ac2d7183d1d77a46"><div class="ttname"><a href="structASYNC__CS2__CR__BITS.html#af111e2d89aefba59ac2d7183d1d77a46">ASYNC_CS2_CR_BITS::R_SETUP</a></div><div class="ttdeci">Uint32 R_SETUP</div><div class="ttdef"><b>Definition</b> <a href="#l00130">F2837xD_emif.h:130</a></div></div>
<div class="ttc" id="astructASYNC__CS2__CR__BITS_html_af744388399a98d6cd91e811db2ae12cb"><div class="ttname"><a href="structASYNC__CS2__CR__BITS.html#af744388399a98d6cd91e811db2ae12cb">ASYNC_CS2_CR_BITS::W_SETUP</a></div><div class="ttdeci">Uint16 W_SETUP</div><div class="ttdef"><b>Definition</b> <a href="#l00133">F2837xD_emif.h:133</a></div></div>
<div class="ttc" id="astructASYNC__CS3__CR__BITS_html"><div class="ttname"><a href="structASYNC__CS3__CR__BITS.html">ASYNC_CS3_CR_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00143">F2837xD_emif.h:143</a></div></div>
<div class="ttc" id="astructASYNC__CS3__CR__BITS_html_a3f439a3f0f807eaab06d00e0216d29ab"><div class="ttname"><a href="structASYNC__CS3__CR__BITS.html#a3f439a3f0f807eaab06d00e0216d29ab">ASYNC_CS3_CR_BITS::EW</a></div><div class="ttdeci">Uint16 EW</div><div class="ttdef"><b>Definition</b> <a href="#l00152">F2837xD_emif.h:152</a></div></div>
<div class="ttc" id="astructASYNC__CS3__CR__BITS_html_a445a43d26a2e601fa5d75049a79cb659"><div class="ttname"><a href="structASYNC__CS3__CR__BITS.html#a445a43d26a2e601fa5d75049a79cb659">ASYNC_CS3_CR_BITS::R_STROBE</a></div><div class="ttdeci">Uint16 R_STROBE</div><div class="ttdef"><b>Definition</b> <a href="#l00147">F2837xD_emif.h:147</a></div></div>
<div class="ttc" id="astructASYNC__CS3__CR__BITS_html_a46d4888dd5fdafbdd550dd62c83d1691"><div class="ttname"><a href="structASYNC__CS3__CR__BITS.html#a46d4888dd5fdafbdd550dd62c83d1691">ASYNC_CS3_CR_BITS::W_STROBE</a></div><div class="ttdeci">Uint16 W_STROBE</div><div class="ttdef"><b>Definition</b> <a href="#l00150">F2837xD_emif.h:150</a></div></div>
<div class="ttc" id="astructASYNC__CS3__CR__BITS_html_a50593fa3f1ad6830f2cd894c110b0fa5"><div class="ttname"><a href="structASYNC__CS3__CR__BITS.html#a50593fa3f1ad6830f2cd894c110b0fa5">ASYNC_CS3_CR_BITS::SS</a></div><div class="ttdeci">Uint16 SS</div><div class="ttdef"><b>Definition</b> <a href="#l00153">F2837xD_emif.h:153</a></div></div>
<div class="ttc" id="astructASYNC__CS3__CR__BITS_html_a9abb68848ac977c79971962897bc2e28"><div class="ttname"><a href="structASYNC__CS3__CR__BITS.html#a9abb68848ac977c79971962897bc2e28">ASYNC_CS3_CR_BITS::TA</a></div><div class="ttdeci">Uint16 TA</div><div class="ttdef"><b>Definition</b> <a href="#l00145">F2837xD_emif.h:145</a></div></div>
<div class="ttc" id="astructASYNC__CS3__CR__BITS_html_aaf489379ebde281ff743af0b16b4c393"><div class="ttname"><a href="structASYNC__CS3__CR__BITS.html#aaf489379ebde281ff743af0b16b4c393">ASYNC_CS3_CR_BITS::R_HOLD</a></div><div class="ttdeci">Uint16 R_HOLD</div><div class="ttdef"><b>Definition</b> <a href="#l00146">F2837xD_emif.h:146</a></div></div>
<div class="ttc" id="astructASYNC__CS3__CR__BITS_html_ab0c67250b490ce95a1ed23ab444b1c5e"><div class="ttname"><a href="structASYNC__CS3__CR__BITS.html#ab0c67250b490ce95a1ed23ab444b1c5e">ASYNC_CS3_CR_BITS::W_HOLD</a></div><div class="ttdeci">Uint16 W_HOLD</div><div class="ttdef"><b>Definition</b> <a href="#l00149">F2837xD_emif.h:149</a></div></div>
<div class="ttc" id="astructASYNC__CS3__CR__BITS_html_ab1a0fe4860f597c84b56aa5a190ca4a5"><div class="ttname"><a href="structASYNC__CS3__CR__BITS.html#ab1a0fe4860f597c84b56aa5a190ca4a5">ASYNC_CS3_CR_BITS::ASIZE</a></div><div class="ttdeci">Uint16 ASIZE</div><div class="ttdef"><b>Definition</b> <a href="#l00144">F2837xD_emif.h:144</a></div></div>
<div class="ttc" id="astructASYNC__CS3__CR__BITS_html_af111e2d89aefba59ac2d7183d1d77a46"><div class="ttname"><a href="structASYNC__CS3__CR__BITS.html#af111e2d89aefba59ac2d7183d1d77a46">ASYNC_CS3_CR_BITS::R_SETUP</a></div><div class="ttdeci">Uint32 R_SETUP</div><div class="ttdef"><b>Definition</b> <a href="#l00148">F2837xD_emif.h:148</a></div></div>
<div class="ttc" id="astructASYNC__CS3__CR__BITS_html_af744388399a98d6cd91e811db2ae12cb"><div class="ttname"><a href="structASYNC__CS3__CR__BITS.html#af744388399a98d6cd91e811db2ae12cb">ASYNC_CS3_CR_BITS::W_SETUP</a></div><div class="ttdeci">Uint16 W_SETUP</div><div class="ttdef"><b>Definition</b> <a href="#l00151">F2837xD_emif.h:151</a></div></div>
<div class="ttc" id="astructASYNC__CS4__CR__BITS_html"><div class="ttname"><a href="structASYNC__CS4__CR__BITS.html">ASYNC_CS4_CR_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00161">F2837xD_emif.h:161</a></div></div>
<div class="ttc" id="astructASYNC__CS4__CR__BITS_html_a3f439a3f0f807eaab06d00e0216d29ab"><div class="ttname"><a href="structASYNC__CS4__CR__BITS.html#a3f439a3f0f807eaab06d00e0216d29ab">ASYNC_CS4_CR_BITS::EW</a></div><div class="ttdeci">Uint16 EW</div><div class="ttdef"><b>Definition</b> <a href="#l00170">F2837xD_emif.h:170</a></div></div>
<div class="ttc" id="astructASYNC__CS4__CR__BITS_html_a445a43d26a2e601fa5d75049a79cb659"><div class="ttname"><a href="structASYNC__CS4__CR__BITS.html#a445a43d26a2e601fa5d75049a79cb659">ASYNC_CS4_CR_BITS::R_STROBE</a></div><div class="ttdeci">Uint16 R_STROBE</div><div class="ttdef"><b>Definition</b> <a href="#l00165">F2837xD_emif.h:165</a></div></div>
<div class="ttc" id="astructASYNC__CS4__CR__BITS_html_a46d4888dd5fdafbdd550dd62c83d1691"><div class="ttname"><a href="structASYNC__CS4__CR__BITS.html#a46d4888dd5fdafbdd550dd62c83d1691">ASYNC_CS4_CR_BITS::W_STROBE</a></div><div class="ttdeci">Uint16 W_STROBE</div><div class="ttdef"><b>Definition</b> <a href="#l00168">F2837xD_emif.h:168</a></div></div>
<div class="ttc" id="astructASYNC__CS4__CR__BITS_html_a50593fa3f1ad6830f2cd894c110b0fa5"><div class="ttname"><a href="structASYNC__CS4__CR__BITS.html#a50593fa3f1ad6830f2cd894c110b0fa5">ASYNC_CS4_CR_BITS::SS</a></div><div class="ttdeci">Uint16 SS</div><div class="ttdef"><b>Definition</b> <a href="#l00171">F2837xD_emif.h:171</a></div></div>
<div class="ttc" id="astructASYNC__CS4__CR__BITS_html_a9abb68848ac977c79971962897bc2e28"><div class="ttname"><a href="structASYNC__CS4__CR__BITS.html#a9abb68848ac977c79971962897bc2e28">ASYNC_CS4_CR_BITS::TA</a></div><div class="ttdeci">Uint16 TA</div><div class="ttdef"><b>Definition</b> <a href="#l00163">F2837xD_emif.h:163</a></div></div>
<div class="ttc" id="astructASYNC__CS4__CR__BITS_html_aaf489379ebde281ff743af0b16b4c393"><div class="ttname"><a href="structASYNC__CS4__CR__BITS.html#aaf489379ebde281ff743af0b16b4c393">ASYNC_CS4_CR_BITS::R_HOLD</a></div><div class="ttdeci">Uint16 R_HOLD</div><div class="ttdef"><b>Definition</b> <a href="#l00164">F2837xD_emif.h:164</a></div></div>
<div class="ttc" id="astructASYNC__CS4__CR__BITS_html_ab0c67250b490ce95a1ed23ab444b1c5e"><div class="ttname"><a href="structASYNC__CS4__CR__BITS.html#ab0c67250b490ce95a1ed23ab444b1c5e">ASYNC_CS4_CR_BITS::W_HOLD</a></div><div class="ttdeci">Uint16 W_HOLD</div><div class="ttdef"><b>Definition</b> <a href="#l00167">F2837xD_emif.h:167</a></div></div>
<div class="ttc" id="astructASYNC__CS4__CR__BITS_html_ab1a0fe4860f597c84b56aa5a190ca4a5"><div class="ttname"><a href="structASYNC__CS4__CR__BITS.html#ab1a0fe4860f597c84b56aa5a190ca4a5">ASYNC_CS4_CR_BITS::ASIZE</a></div><div class="ttdeci">Uint16 ASIZE</div><div class="ttdef"><b>Definition</b> <a href="#l00162">F2837xD_emif.h:162</a></div></div>
<div class="ttc" id="astructASYNC__CS4__CR__BITS_html_af111e2d89aefba59ac2d7183d1d77a46"><div class="ttname"><a href="structASYNC__CS4__CR__BITS.html#af111e2d89aefba59ac2d7183d1d77a46">ASYNC_CS4_CR_BITS::R_SETUP</a></div><div class="ttdeci">Uint32 R_SETUP</div><div class="ttdef"><b>Definition</b> <a href="#l00166">F2837xD_emif.h:166</a></div></div>
<div class="ttc" id="astructASYNC__CS4__CR__BITS_html_af744388399a98d6cd91e811db2ae12cb"><div class="ttname"><a href="structASYNC__CS4__CR__BITS.html#af744388399a98d6cd91e811db2ae12cb">ASYNC_CS4_CR_BITS::W_SETUP</a></div><div class="ttdeci">Uint16 W_SETUP</div><div class="ttdef"><b>Definition</b> <a href="#l00169">F2837xD_emif.h:169</a></div></div>
<div class="ttc" id="astructASYNC__WCCR__BITS_html"><div class="ttname"><a href="structASYNC__WCCR__BITS.html">ASYNC_WCCR_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00067">F2837xD_emif.h:67</a></div></div>
<div class="ttc" id="astructASYNC__WCCR__BITS_html_a0979e3270ef11de75687a95edf709902"><div class="ttname"><a href="structASYNC__WCCR__BITS.html#a0979e3270ef11de75687a95edf709902">ASYNC_WCCR_BITS::MAX_EXT_WAIT</a></div><div class="ttdeci">Uint16 MAX_EXT_WAIT</div><div class="ttdef"><b>Definition</b> <a href="#l00068">F2837xD_emif.h:68</a></div></div>
<div class="ttc" id="astructASYNC__WCCR__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structASYNC__WCCR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">ASYNC_WCCR_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00070">F2837xD_emif.h:70</a></div></div>
<div class="ttc" id="astructASYNC__WCCR__BITS_html_a1dff14bb0d172afb1f24abbe6dab8b61"><div class="ttname"><a href="structASYNC__WCCR__BITS.html#a1dff14bb0d172afb1f24abbe6dab8b61">ASYNC_WCCR_BITS::rsvd5</a></div><div class="ttdeci">Uint16 rsvd5</div><div class="ttdef"><b>Definition</b> <a href="#l00073">F2837xD_emif.h:73</a></div></div>
<div class="ttc" id="astructASYNC__WCCR__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structASYNC__WCCR__BITS.html#a1fc3a25cb015690eea35226667632edf">ASYNC_WCCR_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00071">F2837xD_emif.h:71</a></div></div>
<div class="ttc" id="astructASYNC__WCCR__BITS_html_a47807222ce0d2bd64525623b488f030c"><div class="ttname"><a href="structASYNC__WCCR__BITS.html#a47807222ce0d2bd64525623b488f030c">ASYNC_WCCR_BITS::rsvd9</a></div><div class="ttdeci">Uint16 rsvd9</div><div class="ttdef"><b>Definition</b> <a href="#l00078">F2837xD_emif.h:78</a></div></div>
<div class="ttc" id="astructASYNC__WCCR__BITS_html_a7bed866876b7b8280972627a450b3734"><div class="ttname"><a href="structASYNC__WCCR__BITS.html#a7bed866876b7b8280972627a450b3734">ASYNC_WCCR_BITS::rsvd8</a></div><div class="ttdeci">Uint16 rsvd8</div><div class="ttdef"><b>Definition</b> <a href="#l00077">F2837xD_emif.h:77</a></div></div>
<div class="ttc" id="astructASYNC__WCCR__BITS_html_a911470b50f5b984cb8cf9209d453946b"><div class="ttname"><a href="structASYNC__WCCR__BITS.html#a911470b50f5b984cb8cf9209d453946b">ASYNC_WCCR_BITS::WP0</a></div><div class="ttdeci">Uint16 WP0</div><div class="ttdef"><b>Definition</b> <a href="#l00075">F2837xD_emif.h:75</a></div></div>
<div class="ttc" id="astructASYNC__WCCR__BITS_html_ade51bf588b4ee5b856336c250c190003"><div class="ttname"><a href="structASYNC__WCCR__BITS.html#ade51bf588b4ee5b856336c250c190003">ASYNC_WCCR_BITS::rsvd6</a></div><div class="ttdeci">Uint16 rsvd6</div><div class="ttdef"><b>Definition</b> <a href="#l00074">F2837xD_emif.h:74</a></div></div>
<div class="ttc" id="astructASYNC__WCCR__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structASYNC__WCCR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">ASYNC_WCCR_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00069">F2837xD_emif.h:69</a></div></div>
<div class="ttc" id="astructASYNC__WCCR__BITS_html_adfc8889cc7758ce09e743ea863a92183"><div class="ttname"><a href="structASYNC__WCCR__BITS.html#adfc8889cc7758ce09e743ea863a92183">ASYNC_WCCR_BITS::rsvd7</a></div><div class="ttdeci">Uint16 rsvd7</div><div class="ttdef"><b>Definition</b> <a href="#l00076">F2837xD_emif.h:76</a></div></div>
<div class="ttc" id="astructASYNC__WCCR__BITS_html_af0b3b8e4dc374185bf16cdeb704beedf"><div class="ttname"><a href="structASYNC__WCCR__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">ASYNC_WCCR_BITS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>Definition</b> <a href="#l00072">F2837xD_emif.h:72</a></div></div>
<div class="ttc" id="astructEMIF__REGS_html"><div class="ttname"><a href="structEMIF__REGS.html">EMIF_REGS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00261">F2837xD_emif.h:261</a></div></div>
<div class="ttc" id="astructEMIF__REGS_html_a02e5ce2c093f9fc31087f38c0e227697"><div class="ttname"><a href="structEMIF__REGS.html#a02e5ce2c093f9fc31087f38c0e227697">EMIF_REGS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2[6]</div><div class="ttdef"><b>Definition</b> <a href="#l00271">F2837xD_emif.h:271</a></div></div>
<div class="ttc" id="astructEMIF__REGS_html_a1eef7873691450c5b1620eb3e74a2957"><div class="ttname"><a href="structEMIF__REGS.html#a1eef7873691450c5b1620eb3e74a2957">EMIF_REGS::SDR_EXT_TMNG</a></div><div class="ttdeci">union SDR_EXT_TMNG_REG SDR_EXT_TMNG</div><div class="ttdef"><b>Definition</b> <a href="#l00275">F2837xD_emif.h:275</a></div></div>
<div class="ttc" id="astructEMIF__REGS_html_a21e5bef7cdd602f816f4584b6539e173"><div class="ttname"><a href="structEMIF__REGS.html#a21e5bef7cdd602f816f4584b6539e173">EMIF_REGS::RCSR</a></div><div class="ttdeci">union RCSR_REG RCSR</div><div class="ttdef"><b>Definition</b> <a href="#l00262">F2837xD_emif.h:262</a></div></div>
<div class="ttc" id="astructEMIF__REGS_html_a227cde4dd6569c01e2107202bee78ccb"><div class="ttname"><a href="structEMIF__REGS.html#a227cde4dd6569c01e2107202bee78ccb">EMIF_REGS::TOTAL_SDRAM_ACTR</a></div><div class="ttdeci">Uint32 TOTAL_SDRAM_ACTR</div><div class="ttdef"><b>Definition</b> <a href="#l00273">F2837xD_emif.h:273</a></div></div>
<div class="ttc" id="astructEMIF__REGS_html_a28bd4e9d610e4b902cfae76783f18e3e"><div class="ttname"><a href="structEMIF__REGS.html#a28bd4e9d610e4b902cfae76783f18e3e">EMIF_REGS::INT_MSK</a></div><div class="ttdeci">union INT_MSK_REG INT_MSK</div><div class="ttdef"><b>Definition</b> <a href="#l00277">F2837xD_emif.h:277</a></div></div>
<div class="ttc" id="astructEMIF__REGS_html_a37324260b6e7e374810f64df1906ac15"><div class="ttname"><a href="structEMIF__REGS.html#a37324260b6e7e374810f64df1906ac15">EMIF_REGS::ASYNC_WCCR</a></div><div class="ttdeci">union ASYNC_WCCR_REG ASYNC_WCCR</div><div class="ttdef"><b>Definition</b> <a href="#l00263">F2837xD_emif.h:263</a></div></div>
<div class="ttc" id="astructEMIF__REGS_html_a4952a5613144ba2c9f3def15d0433905"><div class="ttname"><a href="structEMIF__REGS.html#a4952a5613144ba2c9f3def15d0433905">EMIF_REGS::SDRAM_TR</a></div><div class="ttdeci">union SDRAM_TR_REG SDRAM_TR</div><div class="ttdef"><b>Definition</b> <a href="#l00270">F2837xD_emif.h:270</a></div></div>
<div class="ttc" id="astructEMIF__REGS_html_a6b96fa82b812e6065d61c81488eb7957"><div class="ttname"><a href="structEMIF__REGS.html#a6b96fa82b812e6065d61c81488eb7957">EMIF_REGS::ASYNC_CS2_CR</a></div><div class="ttdeci">union ASYNC_CS2_CR_REG ASYNC_CS2_CR</div><div class="ttdef"><b>Definition</b> <a href="#l00266">F2837xD_emif.h:266</a></div></div>
<div class="ttc" id="astructEMIF__REGS_html_a75e1ed98e75fec341c1d01b0dba9b744"><div class="ttname"><a href="structEMIF__REGS.html#a75e1ed98e75fec341c1d01b0dba9b744">EMIF_REGS::TOTAL_SDRAM_AR</a></div><div class="ttdeci">Uint32 TOTAL_SDRAM_AR</div><div class="ttdef"><b>Definition</b> <a href="#l00272">F2837xD_emif.h:272</a></div></div>
<div class="ttc" id="astructEMIF__REGS_html_a7a9aee0915410b7e383121f72f5e0a96"><div class="ttname"><a href="structEMIF__REGS.html#a7a9aee0915410b7e383121f72f5e0a96">EMIF_REGS::ASYNC_CS3_CR</a></div><div class="ttdeci">union ASYNC_CS3_CR_REG ASYNC_CS3_CR</div><div class="ttdef"><b>Definition</b> <a href="#l00267">F2837xD_emif.h:267</a></div></div>
<div class="ttc" id="astructEMIF__REGS_html_aab3714477a30e66b70b11356be50e529"><div class="ttname"><a href="structEMIF__REGS.html#aab3714477a30e66b70b11356be50e529">EMIF_REGS::INT_MSK_SET</a></div><div class="ttdeci">union INT_MSK_SET_REG INT_MSK_SET</div><div class="ttdef"><b>Definition</b> <a href="#l00278">F2837xD_emif.h:278</a></div></div>
<div class="ttc" id="astructEMIF__REGS_html_ab7331c4d966125be6478770b1d2f0801"><div class="ttname"><a href="structEMIF__REGS.html#ab7331c4d966125be6478770b1d2f0801">EMIF_REGS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1[2]</div><div class="ttdef"><b>Definition</b> <a href="#l00269">F2837xD_emif.h:269</a></div></div>
<div class="ttc" id="astructEMIF__REGS_html_add44667302b82cc3b91207b61e9f0047"><div class="ttname"><a href="structEMIF__REGS.html#add44667302b82cc3b91207b61e9f0047">EMIF_REGS::SDRAM_RCR</a></div><div class="ttdeci">union SDRAM_RCR_REG SDRAM_RCR</div><div class="ttdef"><b>Definition</b> <a href="#l00265">F2837xD_emif.h:265</a></div></div>
<div class="ttc" id="astructEMIF__REGS_html_ae5fc8ce010dee5ee5308ea07f688a35f"><div class="ttname"><a href="structEMIF__REGS.html#ae5fc8ce010dee5ee5308ea07f688a35f">EMIF_REGS::INT_MSK_CLR</a></div><div class="ttdeci">union INT_MSK_CLR_REG INT_MSK_CLR</div><div class="ttdef"><b>Definition</b> <a href="#l00279">F2837xD_emif.h:279</a></div></div>
<div class="ttc" id="astructEMIF__REGS_html_ae725a320bd60fc9f2b285d54c13ce033"><div class="ttname"><a href="structEMIF__REGS.html#ae725a320bd60fc9f2b285d54c13ce033">EMIF_REGS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3[2]</div><div class="ttdef"><b>Definition</b> <a href="#l00274">F2837xD_emif.h:274</a></div></div>
<div class="ttc" id="astructEMIF__REGS_html_aedb301bf40ce9f4df18ab20efc8e724d"><div class="ttname"><a href="structEMIF__REGS.html#aedb301bf40ce9f4df18ab20efc8e724d">EMIF_REGS::SDRAM_CR</a></div><div class="ttdeci">union SDRAM_CR_REG SDRAM_CR</div><div class="ttdef"><b>Definition</b> <a href="#l00264">F2837xD_emif.h:264</a></div></div>
<div class="ttc" id="astructEMIF__REGS_html_af1ffa3bc729fca4eeb4fa6177655baef"><div class="ttname"><a href="structEMIF__REGS.html#af1ffa3bc729fca4eeb4fa6177655baef">EMIF_REGS::INT_RAW</a></div><div class="ttdeci">union INT_RAW_REG INT_RAW</div><div class="ttdef"><b>Definition</b> <a href="#l00276">F2837xD_emif.h:276</a></div></div>
<div class="ttc" id="astructEMIF__REGS_html_af98718af07d5eca6e7a03db319f9976d"><div class="ttname"><a href="structEMIF__REGS.html#af98718af07d5eca6e7a03db319f9976d">EMIF_REGS::ASYNC_CS4_CR</a></div><div class="ttdeci">union ASYNC_CS4_CR_REG ASYNC_CS4_CR</div><div class="ttdef"><b>Definition</b> <a href="#l00268">F2837xD_emif.h:268</a></div></div>
<div class="ttc" id="astructINT__MSK__BITS_html"><div class="ttname"><a href="structINT__MSK__BITS.html">INT_MSK_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00222">F2837xD_emif.h:222</a></div></div>
<div class="ttc" id="astructINT__MSK__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structINT__MSK__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">INT_MSK_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00227">F2837xD_emif.h:227</a></div></div>
<div class="ttc" id="astructINT__MSK__BITS_html_a2e23db959217ea4635c9b23902c9ed43"><div class="ttname"><a href="structINT__MSK__BITS.html#a2e23db959217ea4635c9b23902c9ed43">INT_MSK_BITS::WR_MASKED</a></div><div class="ttdeci">Uint16 WR_MASKED</div><div class="ttdef"><b>Definition</b> <a href="#l00225">F2837xD_emif.h:225</a></div></div>
<div class="ttc" id="astructINT__MSK__BITS_html_a3dab1dd58bf143cf03f8ba2e7dccb87c"><div class="ttname"><a href="structINT__MSK__BITS.html#a3dab1dd58bf143cf03f8ba2e7dccb87c">INT_MSK_BITS::LT_MASKED</a></div><div class="ttdeci">Uint16 LT_MASKED</div><div class="ttdef"><b>Definition</b> <a href="#l00224">F2837xD_emif.h:224</a></div></div>
<div class="ttc" id="astructINT__MSK__BITS_html_ad3118e35db254b28f66ddbeac047a7d1"><div class="ttname"><a href="structINT__MSK__BITS.html#ad3118e35db254b28f66ddbeac047a7d1">INT_MSK_BITS::AT_MASKED</a></div><div class="ttdeci">Uint16 AT_MASKED</div><div class="ttdef"><b>Definition</b> <a href="#l00223">F2837xD_emif.h:223</a></div></div>
<div class="ttc" id="astructINT__MSK__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structINT__MSK__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">INT_MSK_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00226">F2837xD_emif.h:226</a></div></div>
<div class="ttc" id="astructINT__MSK__CLR__BITS_html"><div class="ttname"><a href="structINT__MSK__CLR__BITS.html">INT_MSK_CLR_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00248">F2837xD_emif.h:248</a></div></div>
<div class="ttc" id="astructINT__MSK__CLR__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structINT__MSK__CLR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">INT_MSK_CLR_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00253">F2837xD_emif.h:253</a></div></div>
<div class="ttc" id="astructINT__MSK__CLR__BITS_html_a8df80b52f0fb9c8c70da26039c744643"><div class="ttname"><a href="structINT__MSK__CLR__BITS.html#a8df80b52f0fb9c8c70da26039c744643">INT_MSK_CLR_BITS::WR_MASK_CLR</a></div><div class="ttdeci">Uint16 WR_MASK_CLR</div><div class="ttdef"><b>Definition</b> <a href="#l00251">F2837xD_emif.h:251</a></div></div>
<div class="ttc" id="astructINT__MSK__CLR__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structINT__MSK__CLR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">INT_MSK_CLR_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00252">F2837xD_emif.h:252</a></div></div>
<div class="ttc" id="astructINT__MSK__CLR__BITS_html_aeda13107b95d0c4d0cab2674b1313b15"><div class="ttname"><a href="structINT__MSK__CLR__BITS.html#aeda13107b95d0c4d0cab2674b1313b15">INT_MSK_CLR_BITS::LT_MASK_CLR</a></div><div class="ttdeci">Uint16 LT_MASK_CLR</div><div class="ttdef"><b>Definition</b> <a href="#l00250">F2837xD_emif.h:250</a></div></div>
<div class="ttc" id="astructINT__MSK__CLR__BITS_html_af97cb6dec2bfb18747bf8ff54523a31b"><div class="ttname"><a href="structINT__MSK__CLR__BITS.html#af97cb6dec2bfb18747bf8ff54523a31b">INT_MSK_CLR_BITS::AT_MASK_CLR</a></div><div class="ttdeci">Uint16 AT_MASK_CLR</div><div class="ttdef"><b>Definition</b> <a href="#l00249">F2837xD_emif.h:249</a></div></div>
<div class="ttc" id="astructINT__MSK__SET__BITS_html"><div class="ttname"><a href="structINT__MSK__SET__BITS.html">INT_MSK_SET_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00235">F2837xD_emif.h:235</a></div></div>
<div class="ttc" id="astructINT__MSK__SET__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structINT__MSK__SET__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">INT_MSK_SET_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00240">F2837xD_emif.h:240</a></div></div>
<div class="ttc" id="astructINT__MSK__SET__BITS_html_a80e54c081bcd141bdf009d2a103def46"><div class="ttname"><a href="structINT__MSK__SET__BITS.html#a80e54c081bcd141bdf009d2a103def46">INT_MSK_SET_BITS::AT_MASK_SET</a></div><div class="ttdeci">Uint16 AT_MASK_SET</div><div class="ttdef"><b>Definition</b> <a href="#l00236">F2837xD_emif.h:236</a></div></div>
<div class="ttc" id="astructINT__MSK__SET__BITS_html_aabd6f3d129a52fec7249a54dce357a13"><div class="ttname"><a href="structINT__MSK__SET__BITS.html#aabd6f3d129a52fec7249a54dce357a13">INT_MSK_SET_BITS::LT_MASK_SET</a></div><div class="ttdeci">Uint16 LT_MASK_SET</div><div class="ttdef"><b>Definition</b> <a href="#l00237">F2837xD_emif.h:237</a></div></div>
<div class="ttc" id="astructINT__MSK__SET__BITS_html_aaf146dbb4f32267c1a7b51c76e5d1c6f"><div class="ttname"><a href="structINT__MSK__SET__BITS.html#aaf146dbb4f32267c1a7b51c76e5d1c6f">INT_MSK_SET_BITS::WR_MASK_SET</a></div><div class="ttdeci">Uint16 WR_MASK_SET</div><div class="ttdef"><b>Definition</b> <a href="#l00238">F2837xD_emif.h:238</a></div></div>
<div class="ttc" id="astructINT__MSK__SET__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structINT__MSK__SET__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">INT_MSK_SET_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00239">F2837xD_emif.h:239</a></div></div>
<div class="ttc" id="astructINT__RAW__BITS_html"><div class="ttname"><a href="structINT__RAW__BITS.html">INT_RAW_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00209">F2837xD_emif.h:209</a></div></div>
<div class="ttc" id="astructINT__RAW__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structINT__RAW__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">INT_RAW_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00214">F2837xD_emif.h:214</a></div></div>
<div class="ttc" id="astructINT__RAW__BITS_html_a43c5e6c625f5486483524cf799d316d4"><div class="ttname"><a href="structINT__RAW__BITS.html#a43c5e6c625f5486483524cf799d316d4">INT_RAW_BITS::WR</a></div><div class="ttdeci">Uint16 WR</div><div class="ttdef"><b>Definition</b> <a href="#l00212">F2837xD_emif.h:212</a></div></div>
<div class="ttc" id="astructINT__RAW__BITS_html_a7c35ff64a1ac8f6407473d51bd856fce"><div class="ttname"><a href="structINT__RAW__BITS.html#a7c35ff64a1ac8f6407473d51bd856fce">INT_RAW_BITS::AT</a></div><div class="ttdeci">Uint16 AT</div><div class="ttdef"><b>Definition</b> <a href="#l00210">F2837xD_emif.h:210</a></div></div>
<div class="ttc" id="astructINT__RAW__BITS_html_ac9ace0dc4007ca7cb27c5197caa75cb1"><div class="ttname"><a href="structINT__RAW__BITS.html#ac9ace0dc4007ca7cb27c5197caa75cb1">INT_RAW_BITS::LT</a></div><div class="ttdeci">Uint16 LT</div><div class="ttdef"><b>Definition</b> <a href="#l00211">F2837xD_emif.h:211</a></div></div>
<div class="ttc" id="astructINT__RAW__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structINT__RAW__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">INT_RAW_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00213">F2837xD_emif.h:213</a></div></div>
<div class="ttc" id="astructRCSR__BITS_html"><div class="ttname"><a href="structRCSR__BITS.html">RCSR_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00054">F2837xD_emif.h:54</a></div></div>
<div class="ttc" id="astructRCSR__BITS_html_a300d63562becced44f0e4ac53c7ead6f"><div class="ttname"><a href="structRCSR__BITS.html#a300d63562becced44f0e4ac53c7ead6f">RCSR_BITS::MODULE_ID</a></div><div class="ttdeci">Uint16 MODULE_ID</div><div class="ttdef"><b>Definition</b> <a href="#l00057">F2837xD_emif.h:57</a></div></div>
<div class="ttc" id="astructRCSR__BITS_html_a76922a374d88440abda1e997cf78dfcc"><div class="ttname"><a href="structRCSR__BITS.html#a76922a374d88440abda1e997cf78dfcc">RCSR_BITS::FR</a></div><div class="ttdeci">Uint16 FR</div><div class="ttdef"><b>Definition</b> <a href="#l00058">F2837xD_emif.h:58</a></div></div>
<div class="ttc" id="astructRCSR__BITS_html_ad88ffd23678f639d9b6bed103cb21f27"><div class="ttname"><a href="structRCSR__BITS.html#ad88ffd23678f639d9b6bed103cb21f27">RCSR_BITS::BE</a></div><div class="ttdeci">Uint16 BE</div><div class="ttdef"><b>Definition</b> <a href="#l00059">F2837xD_emif.h:59</a></div></div>
<div class="ttc" id="astructRCSR__BITS_html_ae514e8ab3412df78d15d20f2ba1f59d2"><div class="ttname"><a href="structRCSR__BITS.html#ae514e8ab3412df78d15d20f2ba1f59d2">RCSR_BITS::MINOR_REVISION</a></div><div class="ttdeci">Uint16 MINOR_REVISION</div><div class="ttdef"><b>Definition</b> <a href="#l00055">F2837xD_emif.h:55</a></div></div>
<div class="ttc" id="astructRCSR__BITS_html_af284c80e3c8459f425fd41c4a755715c"><div class="ttname"><a href="structRCSR__BITS.html#af284c80e3c8459f425fd41c4a755715c">RCSR_BITS::MAJOR_REVISION</a></div><div class="ttdeci">Uint16 MAJOR_REVISION</div><div class="ttdef"><b>Definition</b> <a href="#l00056">F2837xD_emif.h:56</a></div></div>
<div class="ttc" id="astructSDRAM__CR__BITS_html"><div class="ttname"><a href="structSDRAM__CR__BITS.html">SDRAM_CR_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00086">F2837xD_emif.h:86</a></div></div>
<div class="ttc" id="astructSDRAM__CR__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structSDRAM__CR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">SDRAM_CR_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00090">F2837xD_emif.h:90</a></div></div>
<div class="ttc" id="astructSDRAM__CR__BITS_html_a1dff14bb0d172afb1f24abbe6dab8b61"><div class="ttname"><a href="structSDRAM__CR__BITS.html#a1dff14bb0d172afb1f24abbe6dab8b61">SDRAM_CR_BITS::rsvd5</a></div><div class="ttdeci">Uint16 rsvd5</div><div class="ttdef"><b>Definition</b> <a href="#l00096">F2837xD_emif.h:96</a></div></div>
<div class="ttc" id="astructSDRAM__CR__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structSDRAM__CR__BITS.html#a1fc3a25cb015690eea35226667632edf">SDRAM_CR_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00093">F2837xD_emif.h:93</a></div></div>
<div class="ttc" id="astructSDRAM__CR__BITS_html_a2247c3fd1d989542029d64efb044c426"><div class="ttname"><a href="structSDRAM__CR__BITS.html#a2247c3fd1d989542029d64efb044c426">SDRAM_CR_BITS::rsvd11</a></div><div class="ttdeci">Uint16 rsvd11</div><div class="ttdef"><b>Definition</b> <a href="#l00102">F2837xD_emif.h:102</a></div></div>
<div class="ttc" id="astructSDRAM__CR__BITS_html_a2d8d99338e04ac4cb521dfd40ca004a9"><div class="ttname"><a href="structSDRAM__CR__BITS.html#a2d8d99338e04ac4cb521dfd40ca004a9">SDRAM_CR_BITS::NM</a></div><div class="ttdeci">Uint16 NM</div><div class="ttdef"><b>Definition</b> <a href="#l00095">F2837xD_emif.h:95</a></div></div>
<div class="ttc" id="astructSDRAM__CR__BITS_html_a3a4ec0d250a463036507e6d035f1ca0f"><div class="ttname"><a href="structSDRAM__CR__BITS.html#a3a4ec0d250a463036507e6d035f1ca0f">SDRAM_CR_BITS::SR</a></div><div class="ttdeci">Uint16 SR</div><div class="ttdef"><b>Definition</b> <a href="#l00105">F2837xD_emif.h:105</a></div></div>
<div class="ttc" id="astructSDRAM__CR__BITS_html_a3f90d825b06b270aba3b35949f50a488"><div class="ttname"><a href="structSDRAM__CR__BITS.html#a3f90d825b06b270aba3b35949f50a488">SDRAM_CR_BITS::CL</a></div><div class="ttdeci">Uint16 CL</div><div class="ttdef"><b>Definition</b> <a href="#l00092">F2837xD_emif.h:92</a></div></div>
<div class="ttc" id="astructSDRAM__CR__BITS_html_a47807222ce0d2bd64525623b488f030c"><div class="ttname"><a href="structSDRAM__CR__BITS.html#a47807222ce0d2bd64525623b488f030c">SDRAM_CR_BITS::rsvd9</a></div><div class="ttdeci">Uint16 rsvd9</div><div class="ttdef"><b>Definition</b> <a href="#l00100">F2837xD_emif.h:100</a></div></div>
<div class="ttc" id="astructSDRAM__CR__BITS_html_a7bed866876b7b8280972627a450b3734"><div class="ttname"><a href="structSDRAM__CR__BITS.html#a7bed866876b7b8280972627a450b3734">SDRAM_CR_BITS::rsvd8</a></div><div class="ttdeci">Uint16 rsvd8</div><div class="ttdef"><b>Definition</b> <a href="#l00099">F2837xD_emif.h:99</a></div></div>
<div class="ttc" id="astructSDRAM__CR__BITS_html_aaf8d50c003198f81bd163ddffe535c2b"><div class="ttname"><a href="structSDRAM__CR__BITS.html#aaf8d50c003198f81bd163ddffe535c2b">SDRAM_CR_BITS::PD</a></div><div class="ttdeci">Uint16 PD</div><div class="ttdef"><b>Definition</b> <a href="#l00104">F2837xD_emif.h:104</a></div></div>
<div class="ttc" id="astructSDRAM__CR__BITS_html_abdc2c31f3de30d1c14ee829fe6cd2ea8"><div class="ttname"><a href="structSDRAM__CR__BITS.html#abdc2c31f3de30d1c14ee829fe6cd2ea8">SDRAM_CR_BITS::PDWR</a></div><div class="ttdeci">Uint16 PDWR</div><div class="ttdef"><b>Definition</b> <a href="#l00103">F2837xD_emif.h:103</a></div></div>
<div class="ttc" id="astructSDRAM__CR__BITS_html_ad84a0600a1d5b34e87625769075c7435"><div class="ttname"><a href="structSDRAM__CR__BITS.html#ad84a0600a1d5b34e87625769075c7435">SDRAM_CR_BITS::IBANK</a></div><div class="ttdeci">Uint16 IBANK</div><div class="ttdef"><b>Definition</b> <a href="#l00089">F2837xD_emif.h:89</a></div></div>
<div class="ttc" id="astructSDRAM__CR__BITS_html_ade51bf588b4ee5b856336c250c190003"><div class="ttname"><a href="structSDRAM__CR__BITS.html#ade51bf588b4ee5b856336c250c190003">SDRAM_CR_BITS::rsvd6</a></div><div class="ttdeci">Uint16 rsvd6</div><div class="ttdef"><b>Definition</b> <a href="#l00097">F2837xD_emif.h:97</a></div></div>
<div class="ttc" id="astructSDRAM__CR__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structSDRAM__CR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">SDRAM_CR_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00088">F2837xD_emif.h:88</a></div></div>
<div class="ttc" id="astructSDRAM__CR__BITS_html_adfc8889cc7758ce09e743ea863a92183"><div class="ttname"><a href="structSDRAM__CR__BITS.html#adfc8889cc7758ce09e743ea863a92183">SDRAM_CR_BITS::rsvd7</a></div><div class="ttdeci">Uint16 rsvd7</div><div class="ttdef"><b>Definition</b> <a href="#l00098">F2837xD_emif.h:98</a></div></div>
<div class="ttc" id="astructSDRAM__CR__BITS_html_ae3d49fe09fa02ef47a2866bc6f9ea85c"><div class="ttname"><a href="structSDRAM__CR__BITS.html#ae3d49fe09fa02ef47a2866bc6f9ea85c">SDRAM_CR_BITS::rsvd10</a></div><div class="ttdeci">Uint16 rsvd10</div><div class="ttdef"><b>Definition</b> <a href="#l00101">F2837xD_emif.h:101</a></div></div>
<div class="ttc" id="astructSDRAM__CR__BITS_html_ae4a08c230f4368638d76a08c2678790e"><div class="ttname"><a href="structSDRAM__CR__BITS.html#ae4a08c230f4368638d76a08c2678790e">SDRAM_CR_BITS::BIT_11_9_LOCK</a></div><div class="ttdeci">Uint16 BIT_11_9_LOCK</div><div class="ttdef"><b>Definition</b> <a href="#l00091">F2837xD_emif.h:91</a></div></div>
<div class="ttc" id="astructSDRAM__CR__BITS_html_af0b3b8e4dc374185bf16cdeb704beedf"><div class="ttname"><a href="structSDRAM__CR__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">SDRAM_CR_BITS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>Definition</b> <a href="#l00094">F2837xD_emif.h:94</a></div></div>
<div class="ttc" id="astructSDRAM__CR__BITS_html_afedd330e971a4e9b3558f134d667dcbc"><div class="ttname"><a href="structSDRAM__CR__BITS.html#afedd330e971a4e9b3558f134d667dcbc">SDRAM_CR_BITS::PAGESIGE</a></div><div class="ttdeci">Uint16 PAGESIGE</div><div class="ttdef"><b>Definition</b> <a href="#l00087">F2837xD_emif.h:87</a></div></div>
<div class="ttc" id="astructSDRAM__RCR__BITS_html"><div class="ttname"><a href="structSDRAM__RCR__BITS.html">SDRAM_RCR_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00113">F2837xD_emif.h:113</a></div></div>
<div class="ttc" id="astructSDRAM__RCR__BITS_html_a0321bea73c53155a5fe372dc4046bcee"><div class="ttname"><a href="structSDRAM__RCR__BITS.html#a0321bea73c53155a5fe372dc4046bcee">SDRAM_RCR_BITS::REFRESH_RATE</a></div><div class="ttdeci">Uint16 REFRESH_RATE</div><div class="ttdef"><b>Definition</b> <a href="#l00114">F2837xD_emif.h:114</a></div></div>
<div class="ttc" id="astructSDRAM__RCR__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structSDRAM__RCR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">SDRAM_RCR_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00116">F2837xD_emif.h:116</a></div></div>
<div class="ttc" id="astructSDRAM__RCR__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structSDRAM__RCR__BITS.html#a1fc3a25cb015690eea35226667632edf">SDRAM_RCR_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00117">F2837xD_emif.h:117</a></div></div>
<div class="ttc" id="astructSDRAM__RCR__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structSDRAM__RCR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">SDRAM_RCR_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00115">F2837xD_emif.h:115</a></div></div>
<div class="ttc" id="astructSDRAM__TR__BITS_html"><div class="ttname"><a href="structSDRAM__TR__BITS.html">SDRAM_TR_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00179">F2837xD_emif.h:179</a></div></div>
<div class="ttc" id="astructSDRAM__TR__BITS_html_a174cdbbc1c3063c6ce08b8549ec66f1e"><div class="ttname"><a href="structSDRAM__TR__BITS.html#a174cdbbc1c3063c6ce08b8549ec66f1e">SDRAM_TR_BITS::T_RC</a></div><div class="ttdeci">Uint16 T_RC</div><div class="ttdef"><b>Definition</b> <a href="#l00183">F2837xD_emif.h:183</a></div></div>
<div class="ttc" id="astructSDRAM__TR__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structSDRAM__TR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">SDRAM_TR_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00182">F2837xD_emif.h:182</a></div></div>
<div class="ttc" id="astructSDRAM__TR__BITS_html_a1fc3a25cb015690eea35226667632edf"><div class="ttname"><a href="structSDRAM__TR__BITS.html#a1fc3a25cb015690eea35226667632edf">SDRAM_TR_BITS::rsvd3</a></div><div class="ttdeci">Uint16 rsvd3</div><div class="ttdef"><b>Definition</b> <a href="#l00186">F2837xD_emif.h:186</a></div></div>
<div class="ttc" id="astructSDRAM__TR__BITS_html_a8785b86f0d2037a7c4af4d2a7c953d17"><div class="ttname"><a href="structSDRAM__TR__BITS.html#a8785b86f0d2037a7c4af4d2a7c953d17">SDRAM_TR_BITS::T_RAS</a></div><div class="ttdeci">Uint16 T_RAS</div><div class="ttdef"><b>Definition</b> <a href="#l00184">F2837xD_emif.h:184</a></div></div>
<div class="ttc" id="astructSDRAM__TR__BITS_html_aa2ed27af9c69ae504450e75b3809778f"><div class="ttname"><a href="structSDRAM__TR__BITS.html#aa2ed27af9c69ae504450e75b3809778f">SDRAM_TR_BITS::T_RFC</a></div><div class="ttdeci">Uint16 T_RFC</div><div class="ttdef"><b>Definition</b> <a href="#l00190">F2837xD_emif.h:190</a></div></div>
<div class="ttc" id="astructSDRAM__TR__BITS_html_aa44eaedc6995fc553ba532ef573c5fa1"><div class="ttname"><a href="structSDRAM__TR__BITS.html#aa44eaedc6995fc553ba532ef573c5fa1">SDRAM_TR_BITS::T_RP</a></div><div class="ttdeci">Uint16 T_RP</div><div class="ttdef"><b>Definition</b> <a href="#l00189">F2837xD_emif.h:189</a></div></div>
<div class="ttc" id="astructSDRAM__TR__BITS_html_aaf9b804b7873bc6bcefd43106ee11721"><div class="ttname"><a href="structSDRAM__TR__BITS.html#aaf9b804b7873bc6bcefd43106ee11721">SDRAM_TR_BITS::T_RRD</a></div><div class="ttdeci">Uint16 T_RRD</div><div class="ttdef"><b>Definition</b> <a href="#l00181">F2837xD_emif.h:181</a></div></div>
<div class="ttc" id="astructSDRAM__TR__BITS_html_adeaa7ae44e4d5f29df3d705ea40c9342"><div class="ttname"><a href="structSDRAM__TR__BITS.html#adeaa7ae44e4d5f29df3d705ea40c9342">SDRAM_TR_BITS::T_WR</a></div><div class="ttdeci">Uint16 T_WR</div><div class="ttdef"><b>Definition</b> <a href="#l00185">F2837xD_emif.h:185</a></div></div>
<div class="ttc" id="astructSDRAM__TR__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structSDRAM__TR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">SDRAM_TR_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00180">F2837xD_emif.h:180</a></div></div>
<div class="ttc" id="astructSDRAM__TR__BITS_html_aecc323654a6a4821299676668309c781"><div class="ttname"><a href="structSDRAM__TR__BITS.html#aecc323654a6a4821299676668309c781">SDRAM_TR_BITS::T_RCD</a></div><div class="ttdeci">Uint16 T_RCD</div><div class="ttdef"><b>Definition</b> <a href="#l00187">F2837xD_emif.h:187</a></div></div>
<div class="ttc" id="astructSDRAM__TR__BITS_html_af0b3b8e4dc374185bf16cdeb704beedf"><div class="ttname"><a href="structSDRAM__TR__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf">SDRAM_TR_BITS::rsvd4</a></div><div class="ttdeci">Uint16 rsvd4</div><div class="ttdef"><b>Definition</b> <a href="#l00188">F2837xD_emif.h:188</a></div></div>
<div class="ttc" id="astructSDR__EXT__TMNG__BITS_html"><div class="ttname"><a href="structSDR__EXT__TMNG__BITS.html">SDR_EXT_TMNG_BITS</a></div><div class="ttdef"><b>Definition</b> <a href="#l00198">F2837xD_emif.h:198</a></div></div>
<div class="ttc" id="astructSDR__EXT__TMNG__BITS_html_a1954bc0993e8bd4d43e4edfb9248ed00"><div class="ttname"><a href="structSDR__EXT__TMNG__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00">SDR_EXT_TMNG_BITS::rsvd2</a></div><div class="ttdeci">Uint16 rsvd2</div><div class="ttdef"><b>Definition</b> <a href="#l00201">F2837xD_emif.h:201</a></div></div>
<div class="ttc" id="astructSDR__EXT__TMNG__BITS_html_aa459425e1df4c302d870c69e2ff584e2"><div class="ttname"><a href="structSDR__EXT__TMNG__BITS.html#aa459425e1df4c302d870c69e2ff584e2">SDR_EXT_TMNG_BITS::T_XS</a></div><div class="ttdeci">Uint16 T_XS</div><div class="ttdef"><b>Definition</b> <a href="#l00199">F2837xD_emif.h:199</a></div></div>
<div class="ttc" id="astructSDR__EXT__TMNG__BITS_html_adf3d0167ce2ed65137a2d3c1283be78e"><div class="ttname"><a href="structSDR__EXT__TMNG__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e">SDR_EXT_TMNG_BITS::rsvd1</a></div><div class="ttdeci">Uint16 rsvd1</div><div class="ttdef"><b>Definition</b> <a href="#l00200">F2837xD_emif.h:200</a></div></div>
<div class="ttc" id="aunionASYNC__CS2__CR__REG_html"><div class="ttname"><a href="unionASYNC__CS2__CR__REG.html">ASYNC_CS2_CR_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00138">F2837xD_emif.h:138</a></div></div>
<div class="ttc" id="aunionASYNC__CS2__CR__REG_html_a2de040b2825859d2e93f7dba53365398"><div class="ttname"><a href="unionASYNC__CS2__CR__REG.html#a2de040b2825859d2e93f7dba53365398">ASYNC_CS2_CR_REG::bit</a></div><div class="ttdeci">struct ASYNC_CS2_CR_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00140">F2837xD_emif.h:140</a></div></div>
<div class="ttc" id="aunionASYNC__CS2__CR__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionASYNC__CS2__CR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">ASYNC_CS2_CR_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00139">F2837xD_emif.h:139</a></div></div>
<div class="ttc" id="aunionASYNC__CS3__CR__REG_html"><div class="ttname"><a href="unionASYNC__CS3__CR__REG.html">ASYNC_CS3_CR_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00156">F2837xD_emif.h:156</a></div></div>
<div class="ttc" id="aunionASYNC__CS3__CR__REG_html_a37eb8bb0bb82b96e9709f60b3ecfe0c0"><div class="ttname"><a href="unionASYNC__CS3__CR__REG.html#a37eb8bb0bb82b96e9709f60b3ecfe0c0">ASYNC_CS3_CR_REG::bit</a></div><div class="ttdeci">struct ASYNC_CS3_CR_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00158">F2837xD_emif.h:158</a></div></div>
<div class="ttc" id="aunionASYNC__CS3__CR__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionASYNC__CS3__CR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">ASYNC_CS3_CR_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00157">F2837xD_emif.h:157</a></div></div>
<div class="ttc" id="aunionASYNC__CS4__CR__REG_html"><div class="ttname"><a href="unionASYNC__CS4__CR__REG.html">ASYNC_CS4_CR_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00174">F2837xD_emif.h:174</a></div></div>
<div class="ttc" id="aunionASYNC__CS4__CR__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionASYNC__CS4__CR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">ASYNC_CS4_CR_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00175">F2837xD_emif.h:175</a></div></div>
<div class="ttc" id="aunionASYNC__CS4__CR__REG_html_af502abffcae9039576c6c35e25c412b0"><div class="ttname"><a href="unionASYNC__CS4__CR__REG.html#af502abffcae9039576c6c35e25c412b0">ASYNC_CS4_CR_REG::bit</a></div><div class="ttdeci">struct ASYNC_CS4_CR_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00176">F2837xD_emif.h:176</a></div></div>
<div class="ttc" id="aunionASYNC__WCCR__REG_html"><div class="ttname"><a href="unionASYNC__WCCR__REG.html">ASYNC_WCCR_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00081">F2837xD_emif.h:81</a></div></div>
<div class="ttc" id="aunionASYNC__WCCR__REG_html_ac55bf099e8d11dfb8cc65c4b69db00fc"><div class="ttname"><a href="unionASYNC__WCCR__REG.html#ac55bf099e8d11dfb8cc65c4b69db00fc">ASYNC_WCCR_REG::bit</a></div><div class="ttdeci">struct ASYNC_WCCR_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00083">F2837xD_emif.h:83</a></div></div>
<div class="ttc" id="aunionASYNC__WCCR__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionASYNC__WCCR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">ASYNC_WCCR_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00082">F2837xD_emif.h:82</a></div></div>
<div class="ttc" id="aunionINT__MSK__CLR__REG_html"><div class="ttname"><a href="unionINT__MSK__CLR__REG.html">INT_MSK_CLR_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00256">F2837xD_emif.h:256</a></div></div>
<div class="ttc" id="aunionINT__MSK__CLR__REG_html_a99bc74b1437801ddb2300fe6bb9da7e9"><div class="ttname"><a href="unionINT__MSK__CLR__REG.html#a99bc74b1437801ddb2300fe6bb9da7e9">INT_MSK_CLR_REG::bit</a></div><div class="ttdeci">struct INT_MSK_CLR_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00258">F2837xD_emif.h:258</a></div></div>
<div class="ttc" id="aunionINT__MSK__CLR__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionINT__MSK__CLR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">INT_MSK_CLR_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00257">F2837xD_emif.h:257</a></div></div>
<div class="ttc" id="aunionINT__MSK__REG_html"><div class="ttname"><a href="unionINT__MSK__REG.html">INT_MSK_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00230">F2837xD_emif.h:230</a></div></div>
<div class="ttc" id="aunionINT__MSK__REG_html_a0d4a60c27237af561eb3567605c40697"><div class="ttname"><a href="unionINT__MSK__REG.html#a0d4a60c27237af561eb3567605c40697">INT_MSK_REG::bit</a></div><div class="ttdeci">struct INT_MSK_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00232">F2837xD_emif.h:232</a></div></div>
<div class="ttc" id="aunionINT__MSK__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionINT__MSK__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">INT_MSK_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00231">F2837xD_emif.h:231</a></div></div>
<div class="ttc" id="aunionINT__MSK__SET__REG_html"><div class="ttname"><a href="unionINT__MSK__SET__REG.html">INT_MSK_SET_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00243">F2837xD_emif.h:243</a></div></div>
<div class="ttc" id="aunionINT__MSK__SET__REG_html_a0c8e7c3ad6d68733d839cb70343ec33d"><div class="ttname"><a href="unionINT__MSK__SET__REG.html#a0c8e7c3ad6d68733d839cb70343ec33d">INT_MSK_SET_REG::bit</a></div><div class="ttdeci">struct INT_MSK_SET_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00245">F2837xD_emif.h:245</a></div></div>
<div class="ttc" id="aunionINT__MSK__SET__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionINT__MSK__SET__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">INT_MSK_SET_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00244">F2837xD_emif.h:244</a></div></div>
<div class="ttc" id="aunionINT__RAW__REG_html"><div class="ttname"><a href="unionINT__RAW__REG.html">INT_RAW_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00217">F2837xD_emif.h:217</a></div></div>
<div class="ttc" id="aunionINT__RAW__REG_html_aa52016434986f92a0fac0df0bf7966b6"><div class="ttname"><a href="unionINT__RAW__REG.html#aa52016434986f92a0fac0df0bf7966b6">INT_RAW_REG::bit</a></div><div class="ttdeci">struct INT_RAW_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00219">F2837xD_emif.h:219</a></div></div>
<div class="ttc" id="aunionINT__RAW__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionINT__RAW__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">INT_RAW_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00218">F2837xD_emif.h:218</a></div></div>
<div class="ttc" id="aunionRCSR__REG_html"><div class="ttname"><a href="unionRCSR__REG.html">RCSR_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00062">F2837xD_emif.h:62</a></div></div>
<div class="ttc" id="aunionRCSR__REG_html_a1e1efc809695cda4c0be4f669ae24187"><div class="ttname"><a href="unionRCSR__REG.html#a1e1efc809695cda4c0be4f669ae24187">RCSR_REG::bit</a></div><div class="ttdeci">struct RCSR_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00064">F2837xD_emif.h:64</a></div></div>
<div class="ttc" id="aunionRCSR__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionRCSR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">RCSR_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00063">F2837xD_emif.h:63</a></div></div>
<div class="ttc" id="aunionSDRAM__CR__REG_html"><div class="ttname"><a href="unionSDRAM__CR__REG.html">SDRAM_CR_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00108">F2837xD_emif.h:108</a></div></div>
<div class="ttc" id="aunionSDRAM__CR__REG_html_a669692fcd1da7f4f6a7b7dafa82d64b0"><div class="ttname"><a href="unionSDRAM__CR__REG.html#a669692fcd1da7f4f6a7b7dafa82d64b0">SDRAM_CR_REG::bit</a></div><div class="ttdeci">struct SDRAM_CR_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00110">F2837xD_emif.h:110</a></div></div>
<div class="ttc" id="aunionSDRAM__CR__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionSDRAM__CR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">SDRAM_CR_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00109">F2837xD_emif.h:109</a></div></div>
<div class="ttc" id="aunionSDRAM__RCR__REG_html"><div class="ttname"><a href="unionSDRAM__RCR__REG.html">SDRAM_RCR_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00120">F2837xD_emif.h:120</a></div></div>
<div class="ttc" id="aunionSDRAM__RCR__REG_html_a799892017e31cbc7d36d52d5df9e5359"><div class="ttname"><a href="unionSDRAM__RCR__REG.html#a799892017e31cbc7d36d52d5df9e5359">SDRAM_RCR_REG::bit</a></div><div class="ttdeci">struct SDRAM_RCR_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00122">F2837xD_emif.h:122</a></div></div>
<div class="ttc" id="aunionSDRAM__RCR__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionSDRAM__RCR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">SDRAM_RCR_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00121">F2837xD_emif.h:121</a></div></div>
<div class="ttc" id="aunionSDRAM__TR__REG_html"><div class="ttname"><a href="unionSDRAM__TR__REG.html">SDRAM_TR_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00193">F2837xD_emif.h:193</a></div></div>
<div class="ttc" id="aunionSDRAM__TR__REG_html_aa0b972c3e6d95ad8d619866f8091f889"><div class="ttname"><a href="unionSDRAM__TR__REG.html#aa0b972c3e6d95ad8d619866f8091f889">SDRAM_TR_REG::bit</a></div><div class="ttdeci">struct SDRAM_TR_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00195">F2837xD_emif.h:195</a></div></div>
<div class="ttc" id="aunionSDRAM__TR__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionSDRAM__TR__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">SDRAM_TR_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00194">F2837xD_emif.h:194</a></div></div>
<div class="ttc" id="aunionSDR__EXT__TMNG__REG_html"><div class="ttname"><a href="unionSDR__EXT__TMNG__REG.html">SDR_EXT_TMNG_REG</a></div><div class="ttdef"><b>Definition</b> <a href="#l00204">F2837xD_emif.h:204</a></div></div>
<div class="ttc" id="aunionSDR__EXT__TMNG__REG_html_a56f89249c6c28e5291839a4821d4d58e"><div class="ttname"><a href="unionSDR__EXT__TMNG__REG.html#a56f89249c6c28e5291839a4821d4d58e">SDR_EXT_TMNG_REG::bit</a></div><div class="ttdeci">struct SDR_EXT_TMNG_BITS bit</div><div class="ttdef"><b>Definition</b> <a href="#l00206">F2837xD_emif.h:206</a></div></div>
<div class="ttc" id="aunionSDR__EXT__TMNG__REG_html_ae3004d1c0d9dd80e1b8179caa2f1a0a3"><div class="ttname"><a href="unionSDR__EXT__TMNG__REG.html#ae3004d1c0d9dd80e1b8179caa2f1a0a3">SDR_EXT_TMNG_REG::all</a></div><div class="ttdeci">Uint32 all</div><div class="ttdef"><b>Definition</b> <a href="#l00205">F2837xD_emif.h:205</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d9edf6c004b4a7ff14fe9ae7a92214ee.html">firmware</a></li><li class="navelem"><a class="el" href="dir_7cd34f9b25afb861e9749afc19e8127f.html">TI_Headers</a></li><li class="navelem"><a class="el" href="F2837xD__emif_8h.html">F2837xD_emif.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
