// Seed: 40959736
module module_0 (
    input supply1 id_0,
    input uwire   id_1
);
endmodule
module module_0 #(
    parameter id_3 = 32'd88
) (
    input uwire sample
    , id_7,
    output logic id_1,
    input tri id_2,
    input supply1 module_1,
    input supply1 id_4,
    input tri id_5
);
  always @(posedge id_0) id_1 = #id_8 -1'h0;
  wire [1 'b0 : id_3] id_9;
  module_0 modCall_1 (
      id_5,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    input uwire id_1,
    output wand id_2,
    input wire id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6
);
  always @* begin : LABEL_0
    $clog2(28);
    ;
  end
  assign id_5 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
