Objects in network: 2454
PIs in network: 798
POs in network: 635
Nodes in network: 733
Latches in network: 96
Max Depth: 37
Input activities will be assumed (0.500000, 0.200000, 0.200000)...
Clock detected: ./vtr-verilog-to-routing/vtr_flow/benchmarks/blif/multiclock
Name Manager Entries: 2451
96/96 latches are part of cycle(s)
Stage 1: Simulating Probabilities...
Stage 2: Computing Probabilities...
Stage 3: Computing Register Output Activities...
Stage 4: Computing Switching Activities...
Warning: The output network does not contain blackboxes.
Done
Ace took 0.35 seconds (max_rss 45.1 MiB)
