module mux_4inputs

	(output logic [64-1:0] f,
	input logic [64-1:0] a,b,c,d
	input logic sel, sel2);

	and g1(f1,a,n_sel,n_sel2),
	    g2(f2,b,n_sel,sel2),
            g3(f3,c,sel,n_sel2)
            g4(f4,d,sel,sel2);

	or g5(f,f1,f2,f3,f4);

	not g6(n_sel,sel)
	    g7(n_sel2,sel2);

endmodule