ARM GAS  /tmp/ccxCsbB6.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_GPIO_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_GPIO_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/ccxCsbB6.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 32
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 4, -16
  36              		.cfi_offset 5, -12
  37              		.cfi_offset 6, -8
  38              		.cfi_offset 14, -4
  39 0002 88B0     		sub	sp, sp, #32
  40              		.cfi_def_cfa_offset 48
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 45 3 view .LVU1
  42              		.loc 1 45 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0394     		str	r4, [sp, #12]
  45 0008 0494     		str	r4, [sp, #16]
  46 000a 0594     		str	r4, [sp, #20]
  47 000c 0694     		str	r4, [sp, #24]
  48 000e 0794     		str	r4, [sp, #28]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  49              		.loc 1 48 3 is_stmt 1 view .LVU3
  50              	.LBB2:
  51              		.loc 1 48 3 view .LVU4
  52              		.loc 1 48 3 view .LVU5
  53 0010 1F4B     		ldr	r3, .L3
  54 0012 5A69     		ldr	r2, [r3, #20]
  55 0014 42F48002 		orr	r2, r2, #4194304
  56 0018 5A61     		str	r2, [r3, #20]
  57              		.loc 1 48 3 view .LVU6
  58 001a 5A69     		ldr	r2, [r3, #20]
  59 001c 02F48002 		and	r2, r2, #4194304
  60 0020 0092     		str	r2, [sp]
  61              		.loc 1 48 3 view .LVU7
  62 0022 009A     		ldr	r2, [sp]
  63              	.LBE2:
  64              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  65              		.loc 1 49 3 view .LVU9
  66              	.LBB3:
ARM GAS  /tmp/ccxCsbB6.s 			page 3


  67              		.loc 1 49 3 view .LVU10
  68              		.loc 1 49 3 view .LVU11
  69 0024 5A69     		ldr	r2, [r3, #20]
  70 0026 42F40032 		orr	r2, r2, #131072
  71 002a 5A61     		str	r2, [r3, #20]
  72              		.loc 1 49 3 view .LVU12
  73 002c 5A69     		ldr	r2, [r3, #20]
  74 002e 02F40032 		and	r2, r2, #131072
  75 0032 0192     		str	r2, [sp, #4]
  76              		.loc 1 49 3 view .LVU13
  77 0034 019A     		ldr	r2, [sp, #4]
  78              	.LBE3:
  79              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  80              		.loc 1 50 3 view .LVU15
  81              	.LBB4:
  82              		.loc 1 50 3 view .LVU16
  83              		.loc 1 50 3 view .LVU17
  84 0036 5A69     		ldr	r2, [r3, #20]
  85 0038 42F48022 		orr	r2, r2, #262144
  86 003c 5A61     		str	r2, [r3, #20]
  87              		.loc 1 50 3 view .LVU18
  88 003e 5B69     		ldr	r3, [r3, #20]
  89 0040 03F48023 		and	r3, r3, #262144
  90 0044 0293     		str	r3, [sp, #8]
  91              		.loc 1 50 3 view .LVU19
  92 0046 029B     		ldr	r3, [sp, #8]
  93              	.LBE4:
  94              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c **** 
  52:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  53:Core/Src/gpio.c ****   HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET);
  95              		.loc 1 53 3 view .LVU21
  96 0048 2246     		mov	r2, r4
  97 004a 1021     		movs	r1, #16
  98 004c 4FF09040 		mov	r0, #1207959552
  99 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
 100              	.LVL0:
  54:Core/Src/gpio.c **** 
  55:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  56:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, DW_IRQn_Pin|DW_RESET_Pin, GPIO_PIN_RESET);
 101              		.loc 1 56 3 view .LVU22
 102 0054 0F4D     		ldr	r5, .L3+4
 103 0056 2246     		mov	r2, r4
 104 0058 4FF44051 		mov	r1, #12288
 105 005c 2846     		mov	r0, r5
 106 005e FFF7FEFF 		bl	HAL_GPIO_WritePin
 107              	.LVL1:
  57:Core/Src/gpio.c **** 
  58:Core/Src/gpio.c ****   /*Configure GPIO pin : DW_NSS_Pin */
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = DW_NSS_Pin;
 108              		.loc 1 59 3 view .LVU23
 109              		.loc 1 59 23 is_stmt 0 view .LVU24
 110 0062 1023     		movs	r3, #16
 111 0064 0393     		str	r3, [sp, #12]
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 112              		.loc 1 60 3 is_stmt 1 view .LVU25
ARM GAS  /tmp/ccxCsbB6.s 			page 4


 113              		.loc 1 60 24 is_stmt 0 view .LVU26
 114 0066 0126     		movs	r6, #1
 115 0068 0496     		str	r6, [sp, #16]
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 116              		.loc 1 61 3 is_stmt 1 view .LVU27
 117              		.loc 1 61 24 is_stmt 0 view .LVU28
 118 006a 0594     		str	r4, [sp, #20]
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 119              		.loc 1 62 3 is_stmt 1 view .LVU29
 120              		.loc 1 62 25 is_stmt 0 view .LVU30
 121 006c 0694     		str	r4, [sp, #24]
  63:Core/Src/gpio.c ****   HAL_GPIO_Init(DW_NSS_GPIO_Port, &GPIO_InitStruct);
 122              		.loc 1 63 3 is_stmt 1 view .LVU31
 123 006e 03A9     		add	r1, sp, #12
 124 0070 4FF09040 		mov	r0, #1207959552
 125 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 126              	.LVL2:
  64:Core/Src/gpio.c **** 
  65:Core/Src/gpio.c ****   /*Configure GPIO pins : DW_IRQn_Pin DW_RESET_Pin */
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = DW_IRQn_Pin|DW_RESET_Pin;
 127              		.loc 1 66 3 view .LVU32
 128              		.loc 1 66 23 is_stmt 0 view .LVU33
 129 0078 4FF44053 		mov	r3, #12288
 130 007c 0393     		str	r3, [sp, #12]
  67:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 131              		.loc 1 67 3 is_stmt 1 view .LVU34
 132              		.loc 1 67 24 is_stmt 0 view .LVU35
 133 007e 0496     		str	r6, [sp, #16]
  68:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 134              		.loc 1 68 3 is_stmt 1 view .LVU36
 135              		.loc 1 68 24 is_stmt 0 view .LVU37
 136 0080 0594     		str	r4, [sp, #20]
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 137              		.loc 1 69 3 is_stmt 1 view .LVU38
 138              		.loc 1 69 25 is_stmt 0 view .LVU39
 139 0082 0694     		str	r4, [sp, #24]
  70:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 140              		.loc 1 70 3 is_stmt 1 view .LVU40
 141 0084 03A9     		add	r1, sp, #12
 142 0086 2846     		mov	r0, r5
 143 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 144              	.LVL3:
  71:Core/Src/gpio.c **** 
  72:Core/Src/gpio.c **** }
 145              		.loc 1 72 1 is_stmt 0 view .LVU41
 146 008c 08B0     		add	sp, sp, #32
 147              		.cfi_def_cfa_offset 16
 148              		@ sp needed
 149 008e 70BD     		pop	{r4, r5, r6, pc}
 150              	.L4:
 151              		.align	2
 152              	.L3:
 153 0090 00100240 		.word	1073876992
 154 0094 00040048 		.word	1207960576
 155              		.cfi_endproc
 156              	.LFE130:
 158              		.text
ARM GAS  /tmp/ccxCsbB6.s 			page 5


 159              	.Letext0:
 160              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 161              		.file 3 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 162              		.file 4 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
ARM GAS  /tmp/ccxCsbB6.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccxCsbB6.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccxCsbB6.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccxCsbB6.s:153    .text.MX_GPIO_Init:0000000000000090 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
