// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_mult_3lyr_HH_
#define _dense_mult_3lyr_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_resource_1_0.h"
#include "dense_resource_0_0_2.h"
#include "relu.h"
#include "example_mul_mul_1ncg.h"
#include "example_mul_mul_1ocq.h"
#include "example_mul_mul_1rcU.h"
#include "example_mul_mul_1tde.h"
#include "example_mul_mul_1sc4.h"
#include "example_mul_mul_1wdI.h"

namespace ap_rtl {

struct dense_mult_3lyr : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<14> > data_0_V_read;
    sc_in< sc_lv<14> > data_1_V_read;
    sc_in< sc_lv<14> > data_2_V_read;
    sc_in< sc_lv<14> > data_3_V_read;
    sc_in< sc_lv<14> > data_4_V_read;
    sc_in< sc_lv<14> > data_5_V_read;
    sc_in< sc_lv<14> > data_6_V_read;
    sc_out< sc_lv<14> > ap_return_0;
    sc_out< sc_lv<14> > ap_return_1;
    sc_out< sc_lv<14> > ap_return_2;


    // Module declarations
    dense_mult_3lyr(sc_module_name name);
    SC_HAS_PROCESS(dense_mult_3lyr);

    ~dense_mult_3lyr();

    sc_trace_file* mVcdFile;

    dense_resource_1_0* grp_dense_resource_1_0_fu_158;
    dense_resource_0_0_2* grp_dense_resource_0_0_2_fu_170;
    relu* call_ret2_relu_fu_188;
    relu* call_ret_relu_fu_200;
    example_mul_mul_1ncg<1,1,14,7,21>* example_mul_mul_1ncg_U1781;
    example_mul_mul_1ocq<1,1,14,7,21>* example_mul_mul_1ocq_U1782;
    example_mul_mul_1ocq<1,1,14,7,21>* example_mul_mul_1ocq_U1783;
    example_mul_mul_1ocq<1,1,14,7,21>* example_mul_mul_1ocq_U1784;
    example_mul_mul_1ncg<1,1,14,7,21>* example_mul_mul_1ncg_U1785;
    example_mul_mul_1rcU<1,1,14,6,20>* example_mul_mul_1rcU_U1786;
    example_mul_mul_1ocq<1,1,14,7,21>* example_mul_mul_1ocq_U1787;
    example_mul_mul_1tde<1,1,14,6,20>* example_mul_mul_1tde_U1788;
    example_mul_mul_1sc4<1,1,14,8,21>* example_mul_mul_1sc4_U1789;
    example_mul_mul_1wdI<1,1,14,8,21>* example_mul_mul_1wdI_U1790;
    example_mul_mul_1ncg<1,1,14,7,21>* example_mul_mul_1ncg_U1791;
    sc_signal< sc_lv<14> > data0_logits_0_V_reg_1123;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<14> > data0_logits_1_V_reg_1128;
    sc_signal< sc_lv<14> > data0_logits_2_V_reg_1133;
    sc_signal< sc_lv<14> > data0_logits_3_V_reg_1138;
    sc_signal< sc_lv<14> > data0_logits_4_V_reg_1143;
    sc_signal< sc_lv<14> > data0_logits_5_V_reg_1148;
    sc_signal< sc_lv<14> > data0_logits_6_V_reg_1153;
    sc_signal< sc_lv<14> > data0_logits_7_V_reg_1158;
    sc_signal< sc_lv<14> > data0_0_V_reg_1163;
    sc_signal< sc_lv<14> > data0_1_V_reg_1168;
    sc_signal< sc_lv<14> > data0_2_V_reg_1173;
    sc_signal< sc_lv<14> > data0_3_V_reg_1178;
    sc_signal< sc_lv<14> > data0_4_V_reg_1183;
    sc_signal< sc_lv<14> > data0_5_V_reg_1188;
    sc_signal< sc_lv<14> > data0_6_V_reg_1193;
    sc_signal< sc_lv<14> > data0_7_V_reg_1198;
    sc_signal< sc_lv<14> > data1_logits_0_V_reg_1203;
    sc_signal< sc_lv<14> > data1_logits_1_V_reg_1208;
    sc_signal< sc_lv<14> > data1_logits_2_V_reg_1213;
    sc_signal< sc_lv<14> > data1_logits_3_V_reg_1218;
    sc_signal< sc_lv<14> > data1_logits_4_V_reg_1223;
    sc_signal< sc_lv<14> > data1_logits_5_V_reg_1228;
    sc_signal< sc_lv<14> > data1_logits_6_V_reg_1233;
    sc_signal< sc_lv<14> > data1_logits_7_V_reg_1238;
    sc_signal< sc_lv<14> > data1_7_V_reg_1243;
    sc_signal< sc_lv<14> > add_ln703_293_fu_555_p2;
    sc_signal< sc_lv<14> > add_ln703_293_reg_1250;
    sc_signal< sc_lv<14> > add_ln703_294_fu_561_p2;
    sc_signal< sc_lv<14> > add_ln703_294_reg_1255;
    sc_signal< sc_lv<7> > trunc_ln708_204_reg_1260;
    sc_signal< sc_lv<14> > add_ln703_300_fu_723_p2;
    sc_signal< sc_lv<14> > add_ln703_300_reg_1265;
    sc_signal< sc_lv<13> > add_ln703_301_fu_729_p2;
    sc_signal< sc_lv<13> > add_ln703_301_reg_1270;
    sc_signal< sc_lv<11> > trunc_ln708_208_reg_1275;
    sc_signal< sc_lv<13> > trunc_ln708_209_reg_1280;
    sc_signal< sc_lv<14> > add_ln703_306_fu_876_p2;
    sc_signal< sc_lv<14> > add_ln703_306_reg_1285;
    sc_signal< sc_lv<14> > add_ln703_309_fu_882_p2;
    sc_signal< sc_lv<14> > add_ln703_309_reg_1290;
    sc_signal< sc_lv<14> > add_ln703_311_fu_894_p2;
    sc_signal< sc_lv<14> > add_ln703_311_reg_1295;
    sc_signal< sc_lv<14> > grp_dense_resource_1_0_fu_158_ap_return_0;
    sc_signal< sc_lv<14> > grp_dense_resource_1_0_fu_158_ap_return_1;
    sc_signal< sc_lv<14> > grp_dense_resource_1_0_fu_158_ap_return_2;
    sc_signal< sc_lv<14> > grp_dense_resource_1_0_fu_158_ap_return_3;
    sc_signal< sc_lv<14> > grp_dense_resource_1_0_fu_158_ap_return_4;
    sc_signal< sc_lv<14> > grp_dense_resource_1_0_fu_158_ap_return_5;
    sc_signal< sc_lv<14> > grp_dense_resource_1_0_fu_158_ap_return_6;
    sc_signal< sc_lv<14> > grp_dense_resource_1_0_fu_158_ap_return_7;
    sc_signal< sc_logic > grp_dense_resource_1_0_fu_158_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call25;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call25;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call25;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call25;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call25;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call25;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call25;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp34;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_2_fu_170_ap_return_0;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_2_fu_170_ap_return_1;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_2_fu_170_ap_return_2;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_2_fu_170_ap_return_3;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_2_fu_170_ap_return_4;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_2_fu_170_ap_return_5;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_2_fu_170_ap_return_6;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_2_fu_170_ap_return_7;
    sc_signal< sc_logic > grp_dense_resource_0_0_2_fu_170_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call7;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call7;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call7;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call7;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call7;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call7;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6_ignore_call7;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp15;
    sc_signal< sc_logic > call_ret2_relu_fu_188_ap_ready;
    sc_signal< sc_lv<14> > call_ret2_relu_fu_188_ap_return_0;
    sc_signal< sc_lv<14> > call_ret2_relu_fu_188_ap_return_1;
    sc_signal< sc_lv<14> > call_ret2_relu_fu_188_ap_return_2;
    sc_signal< sc_lv<14> > call_ret2_relu_fu_188_ap_return_3;
    sc_signal< sc_lv<14> > call_ret2_relu_fu_188_ap_return_4;
    sc_signal< sc_lv<14> > call_ret2_relu_fu_188_ap_return_5;
    sc_signal< sc_lv<14> > call_ret2_relu_fu_188_ap_return_6;
    sc_signal< sc_lv<14> > call_ret2_relu_fu_188_ap_return_7;
    sc_signal< sc_logic > call_ret_relu_fu_200_ap_ready;
    sc_signal< sc_lv<14> > call_ret_relu_fu_200_ap_return_0;
    sc_signal< sc_lv<14> > call_ret_relu_fu_200_ap_return_1;
    sc_signal< sc_lv<14> > call_ret_relu_fu_200_ap_return_2;
    sc_signal< sc_lv<14> > call_ret_relu_fu_200_ap_return_3;
    sc_signal< sc_lv<14> > call_ret_relu_fu_200_ap_return_4;
    sc_signal< sc_lv<14> > call_ret_relu_fu_200_ap_return_5;
    sc_signal< sc_lv<14> > call_ret_relu_fu_200_ap_return_6;
    sc_signal< sc_lv<14> > call_ret_relu_fu_200_ap_return_7;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<21> > mul_ln1118_fu_1046_p2;
    sc_signal< sc_lv<14> > sext_ln1118_228_fu_357_p0;
    sc_signal< sc_lv<21> > mul_ln1118_127_fu_1053_p2;
    sc_signal< sc_lv<14> > sext_ln1118_230_fu_374_p0;
    sc_signal< sc_lv<14> > sext_ln1118_231_fu_378_p0;
    sc_signal< sc_lv<14> > tmp_fu_382_p1;
    sc_signal< sc_lv<18> > tmp_fu_382_p3;
    sc_signal< sc_lv<19> > sext_ln1118_231_fu_378_p1;
    sc_signal< sc_lv<19> > sext_ln1118_232_fu_390_p1;
    sc_signal< sc_lv<19> > sub_ln1118_103_fu_394_p2;
    sc_signal< sc_lv<12> > tmp_47_fu_400_p4;
    sc_signal< sc_lv<14> > sext_ln1118_235_fu_422_p0;
    sc_signal< sc_lv<14> > shl_ln_fu_426_p1;
    sc_signal< sc_lv<18> > shl_ln_fu_426_p3;
    sc_signal< sc_lv<19> > sext_ln1118_236_fu_434_p1;
    sc_signal< sc_lv<14> > shl_ln1118_s_fu_444_p1;
    sc_signal< sc_lv<16> > shl_ln1118_s_fu_444_p3;
    sc_signal< sc_lv<19> > sub_ln1118_fu_438_p2;
    sc_signal< sc_lv<19> > sext_ln1118_237_fu_452_p1;
    sc_signal< sc_lv<19> > sub_ln1118_104_fu_456_p2;
    sc_signal< sc_lv<12> > tmp_48_fu_462_p4;
    sc_signal< sc_lv<14> > sext_ln1118_238_fu_476_p0;
    sc_signal< sc_lv<21> > mul_ln1118_128_fu_1060_p2;
    sc_signal< sc_lv<14> > sext_ln1118_240_fu_493_p0;
    sc_signal< sc_lv<14> > sext_ln1118_241_fu_497_p0;
    sc_signal< sc_lv<14> > shl_ln1118_107_fu_501_p1;
    sc_signal< sc_lv<18> > shl_ln1118_107_fu_501_p3;
    sc_signal< sc_lv<19> > sext_ln1118_242_fu_509_p1;
    sc_signal< sc_lv<19> > sub_ln1118_105_fu_513_p2;
    sc_signal< sc_lv<19> > sext_ln1118_241_fu_497_p1;
    sc_signal< sc_lv<19> > sub_ln1118_106_fu_519_p2;
    sc_signal< sc_lv<12> > trunc_ln708_198_fu_525_p4;
    sc_signal< sc_lv<14> > trunc_ln708_s_fu_361_p4;
    sc_signal< sc_lv<14> > trunc_ln_fu_348_p4;
    sc_signal< sc_lv<13> > sext_ln1118_254_fu_472_p1;
    sc_signal< sc_lv<13> > sext_ln1118_253_fu_410_p1;
    sc_signal< sc_lv<13> > add_ln703_292_fu_545_p2;
    sc_signal< sc_lv<14> > add_ln703_fu_539_p2;
    sc_signal< sc_lv<14> > sext_ln703_40_fu_551_p1;
    sc_signal< sc_lv<14> > sext_ln708_fu_535_p1;
    sc_signal< sc_lv<14> > trunc_ln708_197_fu_480_p4;
    sc_signal< sc_lv<14> > shl_ln1118_109_fu_567_p1;
    sc_signal< sc_lv<19> > shl_ln1118_109_fu_567_p3;
    sc_signal< sc_lv<14> > shl_ln1118_110_fu_579_p1;
    sc_signal< sc_lv<15> > shl_ln1118_110_fu_579_p3;
    sc_signal< sc_lv<20> > sext_ln1118_247_fu_587_p1;
    sc_signal< sc_lv<20> > sext_ln1118_246_fu_575_p1;
    sc_signal< sc_lv<20> > sub_ln1118_109_fu_591_p2;
    sc_signal< sc_lv<13> > trunc_ln708_200_fu_597_p4;
    sc_signal< sc_lv<14> > trunc_ln708_201_fu_611_p1;
    sc_signal< sc_lv<8> > trunc_ln708_201_fu_611_p4;
    sc_signal< sc_lv<21> > mul_ln1118_129_fu_1067_p2;
    sc_signal< sc_lv<21> > mul_ln1118_130_fu_1074_p2;
    sc_signal< sc_lv<14> > mul_ln1118_131_fu_643_p0;
    sc_signal< sc_lv<19> > mul_ln1118_131_fu_643_p2;
    sc_signal< sc_lv<12> > tmp_49_fu_649_p4;
    sc_signal< sc_lv<14> > trunc_ln708_204_fu_663_p1;
    sc_signal< sc_lv<14> > shl_ln1118_111_fu_673_p1;
    sc_signal< sc_lv<16> > shl_ln1118_111_fu_673_p3;
    sc_signal< sc_lv<17> > sext_ln1118_249_fu_681_p1;
    sc_signal< sc_lv<17> > sub_ln1118_110_fu_685_p2;
    sc_signal< sc_lv<17> > sext_ln1118_240_fu_493_p1;
    sc_signal< sc_lv<17> > sub_ln1118_111_fu_691_p2;
    sc_signal< sc_lv<10> > tmp_50_fu_697_p4;
    sc_signal< sc_lv<14> > sext_ln708_125_fu_621_p1;
    sc_signal< sc_lv<14> > sext_ln708_124_fu_607_p1;
    sc_signal< sc_lv<14> > trunc_ln708_203_fu_634_p4;
    sc_signal< sc_lv<14> > trunc_ln708_202_fu_625_p4;
    sc_signal< sc_lv<14> > add_ln703_298_fu_711_p2;
    sc_signal< sc_lv<14> > add_ln703_299_fu_717_p2;
    sc_signal< sc_lv<13> > sext_ln1118_255_fu_707_p1;
    sc_signal< sc_lv<13> > sext_ln708_126_fu_659_p1;
    sc_signal< sc_lv<20> > mul_ln1118_133_fu_1081_p2;
    sc_signal< sc_lv<13> > trunc_ln708_206_fu_735_p4;
    sc_signal< sc_lv<21> > mul_ln1118_134_fu_1088_p2;
    sc_signal< sc_lv<14> > tmp_s_fu_757_p1;
    sc_signal< sc_lv<17> > tmp_s_fu_757_p3;
    sc_signal< sc_lv<18> > sext_ln1118_230_fu_374_p1;
    sc_signal< sc_lv<18> > sext_ln1118_250_fu_765_p1;
    sc_signal< sc_lv<18> > sub_ln1118_112_fu_769_p2;
    sc_signal< sc_lv<20> > mul_ln1118_135_fu_1095_p2;
    sc_signal< sc_lv<14> > shl_ln1118_112_fu_794_p1;
    sc_signal< sc_lv<17> > shl_ln1118_112_fu_794_p3;
    sc_signal< sc_lv<18> > sext_ln1118_251_fu_802_p1;
    sc_signal< sc_lv<14> > shl_ln1118_113_fu_812_p1;
    sc_signal< sc_lv<15> > shl_ln1118_113_fu_812_p3;
    sc_signal< sc_lv<18> > sub_ln1118_113_fu_806_p2;
    sc_signal< sc_lv<18> > sext_ln1118_252_fu_820_p1;
    sc_signal< sc_lv<18> > sub_ln1118_114_fu_824_p2;
    sc_signal< sc_lv<11> > trunc_ln708_210_fu_830_p4;
    sc_signal< sc_lv<21> > mul_ln1118_136_fu_1102_p2;
    sc_signal< sc_lv<21> > mul_ln1118_137_fu_1109_p2;
    sc_signal< sc_lv<14> > trunc_ln708_213_fu_862_p1;
    sc_signal< sc_lv<13> > trunc_ln708_213_fu_862_p4;
    sc_signal< sc_lv<14> > trunc_ln708_207_fu_748_p4;
    sc_signal< sc_lv<14> > sext_ln708_127_fu_744_p1;
    sc_signal< sc_lv<14> > trunc_ln708_211_fu_844_p4;
    sc_signal< sc_lv<14> > sext_ln708_130_fu_840_p1;
    sc_signal< sc_lv<14> > sext_ln708_131_fu_872_p1;
    sc_signal< sc_lv<14> > trunc_ln708_212_fu_853_p4;
    sc_signal< sc_lv<14> > add_ln703_310_fu_888_p2;
    sc_signal< sc_lv<19> > shl_ln1118_108_fu_906_p3;
    sc_signal< sc_lv<20> > sext_ln1118_245_fu_913_p1;
    sc_signal< sc_lv<20> > sub_ln1118_107_fu_917_p2;
    sc_signal< sc_lv<20> > sext_ln1118_244_fu_903_p1;
    sc_signal< sc_lv<20> > sub_ln1118_108_fu_923_p2;
    sc_signal< sc_lv<13> > trunc_ln708_199_fu_929_p4;
    sc_signal< sc_lv<14> > sext_ln708_123_fu_939_p1;
    sc_signal< sc_lv<14> > add_ln703_295_fu_943_p2;
    sc_signal< sc_lv<14> > add_ln703_296_fu_949_p2;
    sc_signal< sc_lv<21> > mul_ln1118_132_fu_1116_p2;
    sc_signal< sc_lv<8> > sext_ln1118_248_fu_959_p1;
    sc_signal< sc_lv<8> > add_ln703_302_fu_974_p2;
    sc_signal< sc_lv<14> > trunc_ln708_205_fu_962_p4;
    sc_signal< sc_lv<14> > sext_ln703_fu_980_p1;
    sc_signal< sc_lv<14> > sext_ln703_41_fu_971_p1;
    sc_signal< sc_lv<14> > add_ln703_303_fu_984_p2;
    sc_signal< sc_lv<14> > add_ln703_304_fu_990_p2;
    sc_signal< sc_lv<14> > sext_ln708_129_fu_1004_p1;
    sc_signal< sc_lv<14> > sext_ln708_128_fu_1001_p1;
    sc_signal< sc_lv<14> > add_ln703_307_fu_1007_p2;
    sc_signal< sc_lv<14> > add_ln703_308_fu_1013_p2;
    sc_signal< sc_lv<14> > add_ln703_312_fu_1018_p2;
    sc_signal< sc_lv<14> > add_ln703_297_fu_954_p2;
    sc_signal< sc_lv<14> > add_ln703_305_fu_996_p2;
    sc_signal< sc_lv<14> > add_ln703_313_fu_1022_p2;
    sc_signal< sc_lv<7> > mul_ln1118_fu_1046_p1;
    sc_signal< sc_lv<14> > mul_ln1118_127_fu_1053_p0;
    sc_signal< sc_lv<21> > sext_ln1118_228_fu_357_p1;
    sc_signal< sc_lv<7> > mul_ln1118_127_fu_1053_p1;
    sc_signal< sc_lv<14> > mul_ln1118_128_fu_1060_p0;
    sc_signal< sc_lv<21> > sext_ln1118_238_fu_476_p1;
    sc_signal< sc_lv<7> > mul_ln1118_128_fu_1060_p1;
    sc_signal< sc_lv<7> > mul_ln1118_129_fu_1067_p1;
    sc_signal< sc_lv<7> > mul_ln1118_130_fu_1074_p1;
    sc_signal< sc_lv<6> > mul_ln1118_133_fu_1081_p1;
    sc_signal< sc_lv<14> > mul_ln1118_134_fu_1088_p0;
    sc_signal< sc_lv<7> > mul_ln1118_134_fu_1088_p1;
    sc_signal< sc_lv<6> > mul_ln1118_135_fu_1095_p1;
    sc_signal< sc_lv<14> > mul_ln1118_136_fu_1102_p0;
    sc_signal< sc_lv<8> > mul_ln1118_136_fu_1102_p1;
    sc_signal< sc_lv<8> > mul_ln1118_137_fu_1109_p1;
    sc_signal< sc_lv<7> > mul_ln1118_132_fu_1116_p1;
    sc_signal< sc_lv<14> > data_0_V_read_int_reg;
    sc_signal< sc_lv<14> > data_1_V_read_int_reg;
    sc_signal< sc_lv<14> > data_2_V_read_int_reg;
    sc_signal< sc_lv<14> > data_3_V_read_int_reg;
    sc_signal< sc_lv<14> > data_4_V_read_int_reg;
    sc_signal< sc_lv<14> > data_5_V_read_int_reg;
    sc_signal< sc_lv<14> > data_6_V_read_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<19> ap_const_lv19_7FFF3;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<14> ap_const_lv14_58;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<14> ap_const_lv14_70;
    static const sc_lv<8> ap_const_lv8_D5;
    static const sc_lv<21> ap_const_lv21_2E;
    static const sc_lv<21> ap_const_lv21_1FFFCD;
    static const sc_lv<21> ap_const_lv21_1FFFDD;
    static const sc_lv<21> ap_const_lv21_1FFFDA;
    static const sc_lv<21> ap_const_lv21_23;
    static const sc_lv<20> ap_const_lv20_FFFED;
    static const sc_lv<21> ap_const_lv21_1FFFD2;
    static const sc_lv<20> ap_const_lv20_16;
    static const sc_lv<21> ap_const_lv21_1FFFA7;
    static const sc_lv<21> ap_const_lv21_5D;
    static const sc_lv<21> ap_const_lv21_27;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln703_292_fu_545_p2();
    void thread_add_ln703_293_fu_555_p2();
    void thread_add_ln703_294_fu_561_p2();
    void thread_add_ln703_295_fu_943_p2();
    void thread_add_ln703_296_fu_949_p2();
    void thread_add_ln703_297_fu_954_p2();
    void thread_add_ln703_298_fu_711_p2();
    void thread_add_ln703_299_fu_717_p2();
    void thread_add_ln703_300_fu_723_p2();
    void thread_add_ln703_301_fu_729_p2();
    void thread_add_ln703_302_fu_974_p2();
    void thread_add_ln703_303_fu_984_p2();
    void thread_add_ln703_304_fu_990_p2();
    void thread_add_ln703_305_fu_996_p2();
    void thread_add_ln703_306_fu_876_p2();
    void thread_add_ln703_307_fu_1007_p2();
    void thread_add_ln703_308_fu_1013_p2();
    void thread_add_ln703_309_fu_882_p2();
    void thread_add_ln703_310_fu_888_p2();
    void thread_add_ln703_311_fu_894_p2();
    void thread_add_ln703_312_fu_1018_p2();
    void thread_add_ln703_313_fu_1022_p2();
    void thread_add_ln703_fu_539_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp15();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp34();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call25();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call7();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call25();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call7();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call25();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call7();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call25();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call7();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call25();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call7();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call25();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call7();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call25();
    void thread_ap_block_state7_pp0_stage0_iter6_ignore_call7();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_grp_dense_resource_0_0_2_fu_170_ap_ce();
    void thread_grp_dense_resource_1_0_fu_158_ap_ce();
    void thread_mul_ln1118_127_fu_1053_p0();
    void thread_mul_ln1118_127_fu_1053_p1();
    void thread_mul_ln1118_128_fu_1060_p0();
    void thread_mul_ln1118_128_fu_1060_p1();
    void thread_mul_ln1118_129_fu_1067_p1();
    void thread_mul_ln1118_130_fu_1074_p1();
    void thread_mul_ln1118_131_fu_643_p0();
    void thread_mul_ln1118_131_fu_643_p2();
    void thread_mul_ln1118_132_fu_1116_p1();
    void thread_mul_ln1118_133_fu_1081_p1();
    void thread_mul_ln1118_134_fu_1088_p0();
    void thread_mul_ln1118_134_fu_1088_p1();
    void thread_mul_ln1118_135_fu_1095_p1();
    void thread_mul_ln1118_136_fu_1102_p0();
    void thread_mul_ln1118_136_fu_1102_p1();
    void thread_mul_ln1118_137_fu_1109_p1();
    void thread_mul_ln1118_fu_1046_p1();
    void thread_sext_ln1118_228_fu_357_p0();
    void thread_sext_ln1118_228_fu_357_p1();
    void thread_sext_ln1118_230_fu_374_p0();
    void thread_sext_ln1118_230_fu_374_p1();
    void thread_sext_ln1118_231_fu_378_p0();
    void thread_sext_ln1118_231_fu_378_p1();
    void thread_sext_ln1118_232_fu_390_p1();
    void thread_sext_ln1118_235_fu_422_p0();
    void thread_sext_ln1118_236_fu_434_p1();
    void thread_sext_ln1118_237_fu_452_p1();
    void thread_sext_ln1118_238_fu_476_p0();
    void thread_sext_ln1118_238_fu_476_p1();
    void thread_sext_ln1118_240_fu_493_p0();
    void thread_sext_ln1118_240_fu_493_p1();
    void thread_sext_ln1118_241_fu_497_p0();
    void thread_sext_ln1118_241_fu_497_p1();
    void thread_sext_ln1118_242_fu_509_p1();
    void thread_sext_ln1118_244_fu_903_p1();
    void thread_sext_ln1118_245_fu_913_p1();
    void thread_sext_ln1118_246_fu_575_p1();
    void thread_sext_ln1118_247_fu_587_p1();
    void thread_sext_ln1118_248_fu_959_p1();
    void thread_sext_ln1118_249_fu_681_p1();
    void thread_sext_ln1118_250_fu_765_p1();
    void thread_sext_ln1118_251_fu_802_p1();
    void thread_sext_ln1118_252_fu_820_p1();
    void thread_sext_ln1118_253_fu_410_p1();
    void thread_sext_ln1118_254_fu_472_p1();
    void thread_sext_ln1118_255_fu_707_p1();
    void thread_sext_ln703_40_fu_551_p1();
    void thread_sext_ln703_41_fu_971_p1();
    void thread_sext_ln703_fu_980_p1();
    void thread_sext_ln708_123_fu_939_p1();
    void thread_sext_ln708_124_fu_607_p1();
    void thread_sext_ln708_125_fu_621_p1();
    void thread_sext_ln708_126_fu_659_p1();
    void thread_sext_ln708_127_fu_744_p1();
    void thread_sext_ln708_128_fu_1001_p1();
    void thread_sext_ln708_129_fu_1004_p1();
    void thread_sext_ln708_130_fu_840_p1();
    void thread_sext_ln708_131_fu_872_p1();
    void thread_sext_ln708_fu_535_p1();
    void thread_shl_ln1118_107_fu_501_p1();
    void thread_shl_ln1118_107_fu_501_p3();
    void thread_shl_ln1118_108_fu_906_p3();
    void thread_shl_ln1118_109_fu_567_p1();
    void thread_shl_ln1118_109_fu_567_p3();
    void thread_shl_ln1118_110_fu_579_p1();
    void thread_shl_ln1118_110_fu_579_p3();
    void thread_shl_ln1118_111_fu_673_p1();
    void thread_shl_ln1118_111_fu_673_p3();
    void thread_shl_ln1118_112_fu_794_p1();
    void thread_shl_ln1118_112_fu_794_p3();
    void thread_shl_ln1118_113_fu_812_p1();
    void thread_shl_ln1118_113_fu_812_p3();
    void thread_shl_ln1118_s_fu_444_p1();
    void thread_shl_ln1118_s_fu_444_p3();
    void thread_shl_ln_fu_426_p1();
    void thread_shl_ln_fu_426_p3();
    void thread_sub_ln1118_103_fu_394_p2();
    void thread_sub_ln1118_104_fu_456_p2();
    void thread_sub_ln1118_105_fu_513_p2();
    void thread_sub_ln1118_106_fu_519_p2();
    void thread_sub_ln1118_107_fu_917_p2();
    void thread_sub_ln1118_108_fu_923_p2();
    void thread_sub_ln1118_109_fu_591_p2();
    void thread_sub_ln1118_110_fu_685_p2();
    void thread_sub_ln1118_111_fu_691_p2();
    void thread_sub_ln1118_112_fu_769_p2();
    void thread_sub_ln1118_113_fu_806_p2();
    void thread_sub_ln1118_114_fu_824_p2();
    void thread_sub_ln1118_fu_438_p2();
    void thread_tmp_47_fu_400_p4();
    void thread_tmp_48_fu_462_p4();
    void thread_tmp_49_fu_649_p4();
    void thread_tmp_50_fu_697_p4();
    void thread_tmp_fu_382_p1();
    void thread_tmp_fu_382_p3();
    void thread_tmp_s_fu_757_p1();
    void thread_tmp_s_fu_757_p3();
    void thread_trunc_ln708_197_fu_480_p4();
    void thread_trunc_ln708_198_fu_525_p4();
    void thread_trunc_ln708_199_fu_929_p4();
    void thread_trunc_ln708_200_fu_597_p4();
    void thread_trunc_ln708_201_fu_611_p1();
    void thread_trunc_ln708_201_fu_611_p4();
    void thread_trunc_ln708_202_fu_625_p4();
    void thread_trunc_ln708_203_fu_634_p4();
    void thread_trunc_ln708_204_fu_663_p1();
    void thread_trunc_ln708_205_fu_962_p4();
    void thread_trunc_ln708_206_fu_735_p4();
    void thread_trunc_ln708_207_fu_748_p4();
    void thread_trunc_ln708_210_fu_830_p4();
    void thread_trunc_ln708_211_fu_844_p4();
    void thread_trunc_ln708_212_fu_853_p4();
    void thread_trunc_ln708_213_fu_862_p1();
    void thread_trunc_ln708_213_fu_862_p4();
    void thread_trunc_ln708_s_fu_361_p4();
    void thread_trunc_ln_fu_348_p4();
};

}

using namespace ap_rtl;

#endif
