|ov5640_hdmi_1280x720
sys_clk => sys_clk.IN2
sys_rst_n => rst_n.IN1
sys_rst_n => _.IN1
sys_rst_n => _.IN1
key_input => key_input.IN1
ov5640_data[0] => ov5640_data[0].IN1
ov5640_data[1] => ov5640_data[1].IN1
ov5640_data[2] => ov5640_data[2].IN1
ov5640_data[3] => ov5640_data[3].IN1
ov5640_data[4] => ov5640_data[4].IN1
ov5640_data[5] => ov5640_data[5].IN1
ov5640_data[6] => ov5640_data[6].IN1
ov5640_data[7] => ov5640_data[7].IN1
ov5640_vsync => ov5640_vsync.IN1
ov5640_href => ov5640_href.IN1
ov5640_pclk => ov5640_pclk.IN2
ov5640_rst_n <= <VCC>
ov5640_pwdn <= <GND>
sccb_scl <= ov5640_top:ov5640_top_inst.sccb_scl
sccb_sda <> ov5640_top:ov5640_top_inst.sccb_sda
sdram_clk <= sdram_top:sdram_top_inst.sdram_clk
sdram_cke <= sdram_top:sdram_top_inst.sdram_cke
sdram_cs_n <= sdram_top:sdram_top_inst.sdram_cs_n
sdram_ras_n <= sdram_top:sdram_top_inst.sdram_ras_n
sdram_cas_n <= sdram_top:sdram_top_inst.sdram_cas_n
sdram_we_n <= sdram_top:sdram_top_inst.sdram_we_n
sdram_dqm[0] <= sdram_top:sdram_top_inst.sdram_dqm
sdram_dqm[1] <= sdram_top:sdram_top_inst.sdram_dqm
sdram_ba[0] <= sdram_top:sdram_top_inst.sdram_ba
sdram_ba[1] <= sdram_top:sdram_top_inst.sdram_ba
sdram_addr[0] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[1] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[2] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[3] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[4] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[5] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[6] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[7] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[8] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[9] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[10] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[11] <= sdram_top:sdram_top_inst.sdram_addr
sdram_addr[12] <= sdram_top:sdram_top_inst.sdram_addr
sdram_dq[0] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[1] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[2] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[3] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[4] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[5] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[6] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[7] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[8] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[9] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[10] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[11] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[12] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[13] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[14] <> sdram_top:sdram_top_inst.sdram_dq
sdram_dq[15] <> sdram_top:sdram_top_inst.sdram_dq
tmds_clk_p <= hdmi_ctrl:hdmi_ctrl_inst.hdmi_clk_p
tmds_clk_n <= hdmi_ctrl:hdmi_ctrl_inst.hdmi_clk_n
tmds_data_p[0] <= hdmi_ctrl:hdmi_ctrl_inst.hdmi_b_p
tmds_data_p[1] <= hdmi_ctrl:hdmi_ctrl_inst.hdmi_g_p
tmds_data_p[2] <= hdmi_ctrl:hdmi_ctrl_inst.hdmi_r_p
tmds_data_n[0] <= hdmi_ctrl:hdmi_ctrl_inst.hdmi_b_n
tmds_data_n[1] <= hdmi_ctrl:hdmi_ctrl_inst.hdmi_g_n
tmds_data_n[2] <= hdmi_ctrl:hdmi_ctrl_inst.hdmi_r_n


|ov5640_hdmi_1280x720|clk_gen:clk_gen_inst
areset => areset.IN1
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|ov5640_hdmi_1280x720|clk_gen:clk_gen_inst|altpll:altpll_component
inclk[0] => clk_gen_altpll:auto_generated.inclk[0]
inclk[1] => clk_gen_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => clk_gen_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= clk_gen_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ov5640_hdmi_1280x720|clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|clk_hdmi:clk_hdmi_inst
areset => areset.IN1
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|ov5640_hdmi_1280x720|clk_hdmi:clk_hdmi_inst|altpll:altpll_component
inclk[0] => clk_hdmi_altpll:auto_generated.inclk[0]
inclk[1] => clk_hdmi_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => clk_hdmi_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= clk_hdmi_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ov5640_hdmi_1280x720|clk_hdmi:clk_hdmi_inst|altpll:altpll_component|clk_hdmi_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst
sys_clk => sys_clk.IN1
sys_rst_n => sys_rst_n.IN2
sys_init_done => comb.IN0
ov5640_pclk => ov5640_pclk.IN1
ov5640_href => ov5640_href.IN1
ov5640_vsync => ov5640_vsync.IN1
ov5640_data[0] => ov5640_data[0].IN1
ov5640_data[1] => ov5640_data[1].IN1
ov5640_data[2] => ov5640_data[2].IN1
ov5640_data[3] => ov5640_data[3].IN1
ov5640_data[4] => ov5640_data[4].IN1
ov5640_data[5] => ov5640_data[5].IN1
ov5640_data[6] => ov5640_data[6].IN1
ov5640_data[7] => ov5640_data[7].IN1
cfg_done <= ov5640_cfg:ov5640_cfg_inst.cfg_done
sccb_scl <= i2c_ctrl:i2c_ctrl_inst.i2c_scl
sccb_sda <> i2c_ctrl:i2c_ctrl_inst.i2c_sda
ov5640_wr_en <= ov5640_data:ov5640_data_inst.ov5640_wr_en
ov5640_data_out[0] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[1] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[2] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[3] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[4] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[5] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[6] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[7] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[8] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[9] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[10] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[11] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[12] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[13] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[14] <= ov5640_data:ov5640_data_inst.ov5640_data_out
ov5640_data_out[15] <= ov5640_data:ov5640_data_inst.ov5640_data_out


|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst
sys_clk => i2c_clk~reg0.CLK
sys_clk => cnt_clk[0].CLK
sys_clk => cnt_clk[1].CLK
sys_clk => cnt_clk[2].CLK
sys_clk => cnt_clk[3].CLK
sys_clk => cnt_clk[4].CLK
sys_clk => cnt_clk[5].CLK
sys_clk => cnt_clk[6].CLK
sys_clk => cnt_clk[7].CLK
sys_rst_n => rd_data[0]~reg0.ACLR
sys_rst_n => rd_data[1]~reg0.ACLR
sys_rst_n => rd_data[2]~reg0.ACLR
sys_rst_n => rd_data[3]~reg0.ACLR
sys_rst_n => rd_data[4]~reg0.ACLR
sys_rst_n => rd_data[5]~reg0.ACLR
sys_rst_n => rd_data[6]~reg0.ACLR
sys_rst_n => rd_data[7]~reg0.ACLR
sys_rst_n => i2c_clk~reg0.PRESET
sys_rst_n => i2c_end~reg0.ACLR
sys_rst_n => cnt_clk[0].ACLR
sys_rst_n => cnt_clk[1].ACLR
sys_rst_n => cnt_clk[2].ACLR
sys_rst_n => cnt_clk[3].ACLR
sys_rst_n => cnt_clk[4].ACLR
sys_rst_n => cnt_clk[5].ACLR
sys_rst_n => cnt_clk[6].ACLR
sys_rst_n => cnt_clk[7].ACLR
sys_rst_n => cnt_i2c_clk_en.ACLR
sys_rst_n => cnt_i2c_clk[0].ACLR
sys_rst_n => cnt_i2c_clk[1].ACLR
sys_rst_n => cnt_bit[0].ACLR
sys_rst_n => cnt_bit[1].ACLR
sys_rst_n => cnt_bit[2].ACLR
sys_rst_n => state~3.DATAIN
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.DATAB
rd_en => state.DATAA
rd_en => state.DATAA
i2c_start => cnt_i2c_clk_en.OUTPUTSELECT
i2c_start => Selector4.IN3
i2c_start => Selector3.IN1
addr_num => state.DATAB
addr_num => state.DATAB
byte_addr[0] => Mux1.IN3
byte_addr[1] => Mux1.IN4
byte_addr[2] => Mux1.IN5
byte_addr[3] => Mux1.IN6
byte_addr[4] => Mux1.IN7
byte_addr[5] => Mux1.IN8
byte_addr[6] => Mux1.IN9
byte_addr[7] => Mux1.IN10
byte_addr[8] => Mux0.IN4
byte_addr[9] => Mux0.IN5
byte_addr[10] => Mux0.IN6
byte_addr[11] => Mux0.IN7
byte_addr[12] => Mux0.IN8
byte_addr[13] => Mux0.IN9
byte_addr[14] => Mux0.IN10
byte_addr[15] => Mux0.IN11
wr_data[0] => Mux2.IN3
wr_data[1] => Mux2.IN4
wr_data[2] => Mux2.IN5
wr_data[3] => Mux2.IN6
wr_data[4] => Mux2.IN7
wr_data[5] => Mux2.IN8
wr_data[6] => Mux2.IN9
wr_data[7] => Mux2.IN10
i2c_clk <= i2c_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_end <= i2c_end~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_scl <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
i2c_sda <> i2c_sda


|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst
sys_clk => cfg_done~reg0.CLK
sys_clk => cfg_start~reg0.CLK
sys_clk => reg_num[0].CLK
sys_clk => reg_num[1].CLK
sys_clk => reg_num[2].CLK
sys_clk => reg_num[3].CLK
sys_clk => reg_num[4].CLK
sys_clk => reg_num[5].CLK
sys_clk => reg_num[6].CLK
sys_clk => reg_num[7].CLK
sys_clk => cnt_wait[0].CLK
sys_clk => cnt_wait[1].CLK
sys_clk => cnt_wait[2].CLK
sys_clk => cnt_wait[3].CLK
sys_clk => cnt_wait[4].CLK
sys_clk => cnt_wait[5].CLK
sys_clk => cnt_wait[6].CLK
sys_clk => cnt_wait[7].CLK
sys_clk => cnt_wait[8].CLK
sys_clk => cnt_wait[9].CLK
sys_rst_n => cnt_wait[0].ACLR
sys_rst_n => cnt_wait[1].ACLR
sys_rst_n => cnt_wait[2].ACLR
sys_rst_n => cnt_wait[3].ACLR
sys_rst_n => cnt_wait[4].ACLR
sys_rst_n => cnt_wait[5].ACLR
sys_rst_n => cnt_wait[6].ACLR
sys_rst_n => cnt_wait[7].ACLR
sys_rst_n => cnt_wait[8].ACLR
sys_rst_n => cnt_wait[9].ACLR
sys_rst_n => cfg_start~reg0.ACLR
sys_rst_n => cfg_done~reg0.ACLR
sys_rst_n => reg_num[0].ACLR
sys_rst_n => reg_num[1].ACLR
sys_rst_n => reg_num[2].ACLR
sys_rst_n => reg_num[3].ACLR
sys_rst_n => reg_num[4].ACLR
sys_rst_n => reg_num[5].ACLR
sys_rst_n => reg_num[6].ACLR
sys_rst_n => reg_num[7].ACLR
cfg_end => always2.IN1
cfg_end => always3.IN1
cfg_end => reg_num[7].ENA
cfg_end => reg_num[6].ENA
cfg_end => reg_num[5].ENA
cfg_end => reg_num[4].ENA
cfg_end => reg_num[3].ENA
cfg_end => reg_num[2].ENA
cfg_end => reg_num[1].ENA
cfg_end => reg_num[0].ENA
cfg_start <= cfg_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[0] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[1] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[2] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[3] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[4] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[5] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[6] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[7] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[8] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[9] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[10] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[11] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[12] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[13] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[14] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[15] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[16] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[17] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[18] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[19] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[20] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[21] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[22] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[23] <= cfg_data.DB_MAX_OUTPUT_PORT_TYPE
cfg_done <= cfg_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst
sys_rst_n => data_flag.ACLR
sys_rst_n => pic_data_reg[0].ACLR
sys_rst_n => pic_data_reg[1].ACLR
sys_rst_n => pic_data_reg[2].ACLR
sys_rst_n => pic_data_reg[3].ACLR
sys_rst_n => pic_data_reg[4].ACLR
sys_rst_n => pic_data_reg[5].ACLR
sys_rst_n => pic_data_reg[6].ACLR
sys_rst_n => pic_data_reg[7].ACLR
sys_rst_n => data_out_reg[0].ACLR
sys_rst_n => data_out_reg[1].ACLR
sys_rst_n => data_out_reg[2].ACLR
sys_rst_n => data_out_reg[3].ACLR
sys_rst_n => data_out_reg[4].ACLR
sys_rst_n => data_out_reg[5].ACLR
sys_rst_n => data_out_reg[6].ACLR
sys_rst_n => data_out_reg[7].ACLR
sys_rst_n => data_out_reg[8].ACLR
sys_rst_n => data_out_reg[9].ACLR
sys_rst_n => data_out_reg[10].ACLR
sys_rst_n => data_out_reg[11].ACLR
sys_rst_n => data_out_reg[12].ACLR
sys_rst_n => data_out_reg[13].ACLR
sys_rst_n => data_out_reg[14].ACLR
sys_rst_n => data_out_reg[15].ACLR
sys_rst_n => cnt_pic[0].ACLR
sys_rst_n => cnt_pic[1].ACLR
sys_rst_n => cnt_pic[2].ACLR
sys_rst_n => cnt_pic[3].ACLR
sys_rst_n => ov5640_vsync_dly.ACLR
sys_rst_n => pic_valid.ACLR
sys_rst_n => data_flag_dly1.ACLR
ov5640_pclk => data_flag_dly1.CLK
ov5640_pclk => data_flag.CLK
ov5640_pclk => pic_data_reg[0].CLK
ov5640_pclk => pic_data_reg[1].CLK
ov5640_pclk => pic_data_reg[2].CLK
ov5640_pclk => pic_data_reg[3].CLK
ov5640_pclk => pic_data_reg[4].CLK
ov5640_pclk => pic_data_reg[5].CLK
ov5640_pclk => pic_data_reg[6].CLK
ov5640_pclk => pic_data_reg[7].CLK
ov5640_pclk => data_out_reg[0].CLK
ov5640_pclk => data_out_reg[1].CLK
ov5640_pclk => data_out_reg[2].CLK
ov5640_pclk => data_out_reg[3].CLK
ov5640_pclk => data_out_reg[4].CLK
ov5640_pclk => data_out_reg[5].CLK
ov5640_pclk => data_out_reg[6].CLK
ov5640_pclk => data_out_reg[7].CLK
ov5640_pclk => data_out_reg[8].CLK
ov5640_pclk => data_out_reg[9].CLK
ov5640_pclk => data_out_reg[10].CLK
ov5640_pclk => data_out_reg[11].CLK
ov5640_pclk => data_out_reg[12].CLK
ov5640_pclk => data_out_reg[13].CLK
ov5640_pclk => data_out_reg[14].CLK
ov5640_pclk => data_out_reg[15].CLK
ov5640_pclk => pic_valid.CLK
ov5640_pclk => cnt_pic[0].CLK
ov5640_pclk => cnt_pic[1].CLK
ov5640_pclk => cnt_pic[2].CLK
ov5640_pclk => cnt_pic[3].CLK
ov5640_pclk => ov5640_vsync_dly.CLK
ov5640_href => data_flag.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => pic_data_reg.OUTPUTSELECT
ov5640_href => data_out_reg[15].ENA
ov5640_href => data_out_reg[14].ENA
ov5640_href => data_out_reg[13].ENA
ov5640_href => data_out_reg[12].ENA
ov5640_href => data_out_reg[11].ENA
ov5640_href => data_out_reg[10].ENA
ov5640_href => data_out_reg[9].ENA
ov5640_href => data_out_reg[8].ENA
ov5640_href => data_out_reg[7].ENA
ov5640_href => data_out_reg[6].ENA
ov5640_href => data_out_reg[5].ENA
ov5640_href => data_out_reg[4].ENA
ov5640_href => data_out_reg[3].ENA
ov5640_href => data_out_reg[2].ENA
ov5640_href => data_out_reg[1].ENA
ov5640_href => data_out_reg[0].ENA
ov5640_vsync => pic_flag.IN1
ov5640_vsync => ov5640_vsync_dly.DATAIN
ov5640_data[0] => data_out_reg.DATAB
ov5640_data[0] => pic_data_reg.DATAB
ov5640_data[1] => data_out_reg.DATAB
ov5640_data[1] => pic_data_reg.DATAB
ov5640_data[2] => data_out_reg.DATAB
ov5640_data[2] => pic_data_reg.DATAB
ov5640_data[3] => data_out_reg.DATAB
ov5640_data[3] => pic_data_reg.DATAB
ov5640_data[4] => data_out_reg.DATAB
ov5640_data[4] => pic_data_reg.DATAB
ov5640_data[5] => data_out_reg.DATAB
ov5640_data[5] => pic_data_reg.DATAB
ov5640_data[6] => data_out_reg.DATAB
ov5640_data[6] => pic_data_reg.DATAB
ov5640_data[7] => data_out_reg.DATAB
ov5640_data[7] => pic_data_reg.DATAB
ov5640_wr_en <= ov5640_wr_en.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[0] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[1] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[2] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[3] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[4] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[5] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[6] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[7] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[8] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[9] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[10] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[11] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[12] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[13] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[14] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE
ov5640_data_out[15] <= ov5640_data_out.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst
sys_clk => sys_clk.IN2
clk_out => sdram_clk.DATAIN
sys_rst_n => sys_rst_n.IN2
wr_fifo_wr_clk => wr_fifo_wr_clk.IN1
wr_fifo_wr_req => wr_fifo_wr_req.IN1
wr_fifo_wr_data[0] => wr_fifo_wr_data[0].IN1
wr_fifo_wr_data[1] => wr_fifo_wr_data[1].IN1
wr_fifo_wr_data[2] => wr_fifo_wr_data[2].IN1
wr_fifo_wr_data[3] => wr_fifo_wr_data[3].IN1
wr_fifo_wr_data[4] => wr_fifo_wr_data[4].IN1
wr_fifo_wr_data[5] => wr_fifo_wr_data[5].IN1
wr_fifo_wr_data[6] => wr_fifo_wr_data[6].IN1
wr_fifo_wr_data[7] => wr_fifo_wr_data[7].IN1
wr_fifo_wr_data[8] => wr_fifo_wr_data[8].IN1
wr_fifo_wr_data[9] => wr_fifo_wr_data[9].IN1
wr_fifo_wr_data[10] => wr_fifo_wr_data[10].IN1
wr_fifo_wr_data[11] => wr_fifo_wr_data[11].IN1
wr_fifo_wr_data[12] => wr_fifo_wr_data[12].IN1
wr_fifo_wr_data[13] => wr_fifo_wr_data[13].IN1
wr_fifo_wr_data[14] => wr_fifo_wr_data[14].IN1
wr_fifo_wr_data[15] => wr_fifo_wr_data[15].IN1
sdram_wr_b_addr[0] => sdram_wr_b_addr[0].IN1
sdram_wr_b_addr[1] => sdram_wr_b_addr[1].IN1
sdram_wr_b_addr[2] => sdram_wr_b_addr[2].IN1
sdram_wr_b_addr[3] => sdram_wr_b_addr[3].IN1
sdram_wr_b_addr[4] => sdram_wr_b_addr[4].IN1
sdram_wr_b_addr[5] => sdram_wr_b_addr[5].IN1
sdram_wr_b_addr[6] => sdram_wr_b_addr[6].IN1
sdram_wr_b_addr[7] => sdram_wr_b_addr[7].IN1
sdram_wr_b_addr[8] => sdram_wr_b_addr[8].IN1
sdram_wr_b_addr[9] => sdram_wr_b_addr[9].IN1
sdram_wr_b_addr[10] => sdram_wr_b_addr[10].IN1
sdram_wr_b_addr[11] => sdram_wr_b_addr[11].IN1
sdram_wr_b_addr[12] => sdram_wr_b_addr[12].IN1
sdram_wr_b_addr[13] => sdram_wr_b_addr[13].IN1
sdram_wr_b_addr[14] => sdram_wr_b_addr[14].IN1
sdram_wr_b_addr[15] => sdram_wr_b_addr[15].IN1
sdram_wr_b_addr[16] => sdram_wr_b_addr[16].IN1
sdram_wr_b_addr[17] => sdram_wr_b_addr[17].IN1
sdram_wr_b_addr[18] => sdram_wr_b_addr[18].IN1
sdram_wr_b_addr[19] => sdram_wr_b_addr[19].IN1
sdram_wr_b_addr[20] => sdram_wr_b_addr[20].IN1
sdram_wr_b_addr[21] => sdram_wr_b_addr[21].IN1
sdram_wr_b_addr[22] => sdram_wr_b_addr[22].IN1
sdram_wr_b_addr[23] => sdram_wr_b_addr[23].IN1
sdram_wr_e_addr[0] => sdram_wr_e_addr[0].IN1
sdram_wr_e_addr[1] => sdram_wr_e_addr[1].IN1
sdram_wr_e_addr[2] => sdram_wr_e_addr[2].IN1
sdram_wr_e_addr[3] => sdram_wr_e_addr[3].IN1
sdram_wr_e_addr[4] => sdram_wr_e_addr[4].IN1
sdram_wr_e_addr[5] => sdram_wr_e_addr[5].IN1
sdram_wr_e_addr[6] => sdram_wr_e_addr[6].IN1
sdram_wr_e_addr[7] => sdram_wr_e_addr[7].IN1
sdram_wr_e_addr[8] => sdram_wr_e_addr[8].IN1
sdram_wr_e_addr[9] => sdram_wr_e_addr[9].IN1
sdram_wr_e_addr[10] => sdram_wr_e_addr[10].IN1
sdram_wr_e_addr[11] => sdram_wr_e_addr[11].IN1
sdram_wr_e_addr[12] => sdram_wr_e_addr[12].IN1
sdram_wr_e_addr[13] => sdram_wr_e_addr[13].IN1
sdram_wr_e_addr[14] => sdram_wr_e_addr[14].IN1
sdram_wr_e_addr[15] => sdram_wr_e_addr[15].IN1
sdram_wr_e_addr[16] => sdram_wr_e_addr[16].IN1
sdram_wr_e_addr[17] => sdram_wr_e_addr[17].IN1
sdram_wr_e_addr[18] => sdram_wr_e_addr[18].IN1
sdram_wr_e_addr[19] => sdram_wr_e_addr[19].IN1
sdram_wr_e_addr[20] => sdram_wr_e_addr[20].IN1
sdram_wr_e_addr[21] => sdram_wr_e_addr[21].IN1
sdram_wr_e_addr[22] => sdram_wr_e_addr[22].IN1
sdram_wr_e_addr[23] => sdram_wr_e_addr[23].IN1
wr_burst_len[0] => wr_burst_len[0].IN2
wr_burst_len[1] => wr_burst_len[1].IN2
wr_burst_len[2] => wr_burst_len[2].IN2
wr_burst_len[3] => wr_burst_len[3].IN2
wr_burst_len[4] => wr_burst_len[4].IN2
wr_burst_len[5] => wr_burst_len[5].IN2
wr_burst_len[6] => wr_burst_len[6].IN2
wr_burst_len[7] => wr_burst_len[7].IN2
wr_burst_len[8] => wr_burst_len[8].IN2
wr_burst_len[9] => wr_burst_len[9].IN2
wr_rst => wr_rst.IN1
rd_fifo_rd_clk => rd_fifo_rd_clk.IN1
rd_fifo_rd_req => rd_fifo_rd_req.IN1
sdram_rd_b_addr[0] => sdram_rd_b_addr[0].IN1
sdram_rd_b_addr[1] => sdram_rd_b_addr[1].IN1
sdram_rd_b_addr[2] => sdram_rd_b_addr[2].IN1
sdram_rd_b_addr[3] => sdram_rd_b_addr[3].IN1
sdram_rd_b_addr[4] => sdram_rd_b_addr[4].IN1
sdram_rd_b_addr[5] => sdram_rd_b_addr[5].IN1
sdram_rd_b_addr[6] => sdram_rd_b_addr[6].IN1
sdram_rd_b_addr[7] => sdram_rd_b_addr[7].IN1
sdram_rd_b_addr[8] => sdram_rd_b_addr[8].IN1
sdram_rd_b_addr[9] => sdram_rd_b_addr[9].IN1
sdram_rd_b_addr[10] => sdram_rd_b_addr[10].IN1
sdram_rd_b_addr[11] => sdram_rd_b_addr[11].IN1
sdram_rd_b_addr[12] => sdram_rd_b_addr[12].IN1
sdram_rd_b_addr[13] => sdram_rd_b_addr[13].IN1
sdram_rd_b_addr[14] => sdram_rd_b_addr[14].IN1
sdram_rd_b_addr[15] => sdram_rd_b_addr[15].IN1
sdram_rd_b_addr[16] => sdram_rd_b_addr[16].IN1
sdram_rd_b_addr[17] => sdram_rd_b_addr[17].IN1
sdram_rd_b_addr[18] => sdram_rd_b_addr[18].IN1
sdram_rd_b_addr[19] => sdram_rd_b_addr[19].IN1
sdram_rd_b_addr[20] => sdram_rd_b_addr[20].IN1
sdram_rd_b_addr[21] => sdram_rd_b_addr[21].IN1
sdram_rd_b_addr[22] => sdram_rd_b_addr[22].IN1
sdram_rd_b_addr[23] => sdram_rd_b_addr[23].IN1
sdram_rd_e_addr[0] => sdram_rd_e_addr[0].IN1
sdram_rd_e_addr[1] => sdram_rd_e_addr[1].IN1
sdram_rd_e_addr[2] => sdram_rd_e_addr[2].IN1
sdram_rd_e_addr[3] => sdram_rd_e_addr[3].IN1
sdram_rd_e_addr[4] => sdram_rd_e_addr[4].IN1
sdram_rd_e_addr[5] => sdram_rd_e_addr[5].IN1
sdram_rd_e_addr[6] => sdram_rd_e_addr[6].IN1
sdram_rd_e_addr[7] => sdram_rd_e_addr[7].IN1
sdram_rd_e_addr[8] => sdram_rd_e_addr[8].IN1
sdram_rd_e_addr[9] => sdram_rd_e_addr[9].IN1
sdram_rd_e_addr[10] => sdram_rd_e_addr[10].IN1
sdram_rd_e_addr[11] => sdram_rd_e_addr[11].IN1
sdram_rd_e_addr[12] => sdram_rd_e_addr[12].IN1
sdram_rd_e_addr[13] => sdram_rd_e_addr[13].IN1
sdram_rd_e_addr[14] => sdram_rd_e_addr[14].IN1
sdram_rd_e_addr[15] => sdram_rd_e_addr[15].IN1
sdram_rd_e_addr[16] => sdram_rd_e_addr[16].IN1
sdram_rd_e_addr[17] => sdram_rd_e_addr[17].IN1
sdram_rd_e_addr[18] => sdram_rd_e_addr[18].IN1
sdram_rd_e_addr[19] => sdram_rd_e_addr[19].IN1
sdram_rd_e_addr[20] => sdram_rd_e_addr[20].IN1
sdram_rd_e_addr[21] => sdram_rd_e_addr[21].IN1
sdram_rd_e_addr[22] => sdram_rd_e_addr[22].IN1
sdram_rd_e_addr[23] => sdram_rd_e_addr[23].IN1
rd_burst_len[0] => rd_burst_len[0].IN2
rd_burst_len[1] => rd_burst_len[1].IN2
rd_burst_len[2] => rd_burst_len[2].IN2
rd_burst_len[3] => rd_burst_len[3].IN2
rd_burst_len[4] => rd_burst_len[4].IN2
rd_burst_len[5] => rd_burst_len[5].IN2
rd_burst_len[6] => rd_burst_len[6].IN2
rd_burst_len[7] => rd_burst_len[7].IN2
rd_burst_len[8] => rd_burst_len[8].IN2
rd_burst_len[9] => rd_burst_len[9].IN2
rd_rst => rd_rst.IN1
rd_fifo_rd_data[0] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[1] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[2] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[3] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[4] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[5] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[6] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[7] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[8] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[9] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[10] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[11] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[12] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[13] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[14] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[15] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_num[0] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[1] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[2] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[3] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[4] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[5] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[6] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[7] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[8] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[9] <= fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
read_valid => read_valid.IN1
pingpang_en => pingpang_en.IN1
init_end <= init_end.DB_MAX_OUTPUT_PORT_TYPE
sdram_clk <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= sdram_ctrl:sdram_ctrl_inst.sdram_cke
sdram_cs_n <= sdram_ctrl:sdram_ctrl_inst.sdram_cs_n
sdram_ras_n <= sdram_ctrl:sdram_ctrl_inst.sdram_ras_n
sdram_cas_n <= sdram_ctrl:sdram_ctrl_inst.sdram_cas_n
sdram_we_n <= sdram_ctrl:sdram_ctrl_inst.sdram_we_n
sdram_ba[0] <= sdram_ctrl:sdram_ctrl_inst.sdram_ba
sdram_ba[1] <= sdram_ctrl:sdram_ctrl_inst.sdram_ba
sdram_addr[0] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[1] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[2] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[3] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[4] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[5] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[6] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[7] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[8] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[9] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[10] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[11] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[12] <= sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_dqm[0] <= <GND>
sdram_dqm[1] <= <GND>
sdram_dq[0] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[1] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[2] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[3] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[4] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[5] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[6] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[7] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[8] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[9] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[10] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[11] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[12] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[13] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[14] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[15] <> sdram_ctrl:sdram_ctrl_inst.sdram_dq


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst
sys_clk => sys_clk.IN2
sys_rst_n => sdram_wr_addr[0]~reg0.ACLR
sys_rst_n => sdram_wr_addr[1]~reg0.ACLR
sys_rst_n => sdram_wr_addr[2]~reg0.ACLR
sys_rst_n => sdram_wr_addr[3]~reg0.ACLR
sys_rst_n => sdram_wr_addr[4]~reg0.ACLR
sys_rst_n => sdram_wr_addr[5]~reg0.ACLR
sys_rst_n => sdram_wr_addr[6]~reg0.ACLR
sys_rst_n => sdram_wr_addr[7]~reg0.ACLR
sys_rst_n => sdram_wr_addr[8]~reg0.ACLR
sys_rst_n => sdram_wr_addr[9]~reg0.ACLR
sys_rst_n => sdram_wr_addr[10]~reg0.ACLR
sys_rst_n => sdram_wr_addr[11]~reg0.ACLR
sys_rst_n => sdram_wr_addr[12]~reg0.ACLR
sys_rst_n => sdram_wr_addr[13]~reg0.ACLR
sys_rst_n => sdram_wr_addr[14]~reg0.ACLR
sys_rst_n => sdram_wr_addr[15]~reg0.ACLR
sys_rst_n => sdram_wr_addr[16]~reg0.ACLR
sys_rst_n => sdram_wr_addr[17]~reg0.ACLR
sys_rst_n => sdram_wr_addr[18]~reg0.ACLR
sys_rst_n => sdram_wr_addr[19]~reg0.ACLR
sys_rst_n => sdram_wr_addr[20]~reg0.ACLR
sys_rst_n => sdram_wr_addr[21]~reg0.ACLR
sys_rst_n => sdram_wr_addr[22]~reg0.ACLR
sys_rst_n => sdram_wr_addr[23]~reg0.ACLR
sys_rst_n => sdram_rd_req~reg0.ACLR
sys_rst_n => sdram_wr_req~reg0.ACLR
sys_rst_n => sdram_rd_addr[0]~reg0.ACLR
sys_rst_n => sdram_rd_addr[1]~reg0.ACLR
sys_rst_n => sdram_rd_addr[2]~reg0.ACLR
sys_rst_n => sdram_rd_addr[3]~reg0.ACLR
sys_rst_n => sdram_rd_addr[4]~reg0.ACLR
sys_rst_n => sdram_rd_addr[5]~reg0.ACLR
sys_rst_n => sdram_rd_addr[6]~reg0.ACLR
sys_rst_n => sdram_rd_addr[7]~reg0.ACLR
sys_rst_n => sdram_rd_addr[8]~reg0.ACLR
sys_rst_n => sdram_rd_addr[9]~reg0.ACLR
sys_rst_n => sdram_rd_addr[10]~reg0.ACLR
sys_rst_n => sdram_rd_addr[11]~reg0.ACLR
sys_rst_n => sdram_rd_addr[12]~reg0.ACLR
sys_rst_n => sdram_rd_addr[13]~reg0.ACLR
sys_rst_n => sdram_rd_addr[14]~reg0.ACLR
sys_rst_n => sdram_rd_addr[15]~reg0.ACLR
sys_rst_n => sdram_rd_addr[16]~reg0.ACLR
sys_rst_n => sdram_rd_addr[17]~reg0.ACLR
sys_rst_n => sdram_rd_addr[18]~reg0.ACLR
sys_rst_n => sdram_rd_addr[19]~reg0.ACLR
sys_rst_n => sdram_rd_addr[20]~reg0.ACLR
sys_rst_n => sdram_rd_addr[21]~reg0.ACLR
sys_rst_n => sdram_rd_addr[22]~reg0.ACLR
sys_rst_n => sdram_rd_addr[23]~reg0.ACLR
sys_rst_n => wr_ack_dly.ACLR
sys_rst_n => rd_ack_dly.ACLR
sys_rst_n => bank_flag.ACLR
sys_rst_n => bank_en.ACLR
sys_rst_n => comb.IN0
sys_rst_n => comb.IN0
wr_fifo_wr_clk => wr_fifo_wr_clk.IN1
wr_fifo_wr_req => wr_fifo_wr_req.IN1
wr_fifo_wr_data[0] => wr_fifo_wr_data[0].IN1
wr_fifo_wr_data[1] => wr_fifo_wr_data[1].IN1
wr_fifo_wr_data[2] => wr_fifo_wr_data[2].IN1
wr_fifo_wr_data[3] => wr_fifo_wr_data[3].IN1
wr_fifo_wr_data[4] => wr_fifo_wr_data[4].IN1
wr_fifo_wr_data[5] => wr_fifo_wr_data[5].IN1
wr_fifo_wr_data[6] => wr_fifo_wr_data[6].IN1
wr_fifo_wr_data[7] => wr_fifo_wr_data[7].IN1
wr_fifo_wr_data[8] => wr_fifo_wr_data[8].IN1
wr_fifo_wr_data[9] => wr_fifo_wr_data[9].IN1
wr_fifo_wr_data[10] => wr_fifo_wr_data[10].IN1
wr_fifo_wr_data[11] => wr_fifo_wr_data[11].IN1
wr_fifo_wr_data[12] => wr_fifo_wr_data[12].IN1
wr_fifo_wr_data[13] => wr_fifo_wr_data[13].IN1
wr_fifo_wr_data[14] => wr_fifo_wr_data[14].IN1
wr_fifo_wr_data[15] => wr_fifo_wr_data[15].IN1
sdram_wr_b_addr[0] => sdram_wr_addr.DATAA
sdram_wr_b_addr[0] => sdram_wr_addr.DATAB
sdram_wr_b_addr[0] => sdram_wr_addr.DATAB
sdram_wr_b_addr[1] => sdram_wr_addr.DATAA
sdram_wr_b_addr[1] => sdram_wr_addr.DATAB
sdram_wr_b_addr[1] => sdram_wr_addr.DATAB
sdram_wr_b_addr[2] => sdram_wr_addr.DATAA
sdram_wr_b_addr[2] => sdram_wr_addr.DATAB
sdram_wr_b_addr[2] => sdram_wr_addr.DATAB
sdram_wr_b_addr[3] => sdram_wr_addr.DATAA
sdram_wr_b_addr[3] => sdram_wr_addr.DATAB
sdram_wr_b_addr[3] => sdram_wr_addr.DATAB
sdram_wr_b_addr[4] => sdram_wr_addr.DATAA
sdram_wr_b_addr[4] => sdram_wr_addr.DATAB
sdram_wr_b_addr[4] => sdram_wr_addr.DATAB
sdram_wr_b_addr[5] => sdram_wr_addr.DATAA
sdram_wr_b_addr[5] => sdram_wr_addr.DATAB
sdram_wr_b_addr[5] => sdram_wr_addr.DATAB
sdram_wr_b_addr[6] => sdram_wr_addr.DATAA
sdram_wr_b_addr[6] => sdram_wr_addr.DATAB
sdram_wr_b_addr[6] => sdram_wr_addr.DATAB
sdram_wr_b_addr[7] => sdram_wr_addr.DATAA
sdram_wr_b_addr[7] => sdram_wr_addr.DATAB
sdram_wr_b_addr[7] => sdram_wr_addr.DATAB
sdram_wr_b_addr[8] => sdram_wr_addr.DATAA
sdram_wr_b_addr[8] => sdram_wr_addr.DATAB
sdram_wr_b_addr[8] => sdram_wr_addr.DATAB
sdram_wr_b_addr[9] => sdram_wr_addr.DATAA
sdram_wr_b_addr[9] => sdram_wr_addr.DATAB
sdram_wr_b_addr[9] => sdram_wr_addr.DATAB
sdram_wr_b_addr[10] => sdram_wr_addr.DATAA
sdram_wr_b_addr[10] => sdram_wr_addr.DATAB
sdram_wr_b_addr[10] => sdram_wr_addr.DATAB
sdram_wr_b_addr[11] => sdram_wr_addr.DATAA
sdram_wr_b_addr[11] => sdram_wr_addr.DATAB
sdram_wr_b_addr[11] => sdram_wr_addr.DATAB
sdram_wr_b_addr[12] => sdram_wr_addr.DATAA
sdram_wr_b_addr[12] => sdram_wr_addr.DATAB
sdram_wr_b_addr[12] => sdram_wr_addr.DATAB
sdram_wr_b_addr[13] => sdram_wr_addr.DATAA
sdram_wr_b_addr[13] => sdram_wr_addr.DATAB
sdram_wr_b_addr[13] => sdram_wr_addr.DATAB
sdram_wr_b_addr[14] => sdram_wr_addr.DATAA
sdram_wr_b_addr[14] => sdram_wr_addr.DATAB
sdram_wr_b_addr[14] => sdram_wr_addr.DATAB
sdram_wr_b_addr[15] => sdram_wr_addr.DATAA
sdram_wr_b_addr[15] => sdram_wr_addr.DATAB
sdram_wr_b_addr[15] => sdram_wr_addr.DATAB
sdram_wr_b_addr[16] => sdram_wr_addr.DATAA
sdram_wr_b_addr[16] => sdram_wr_addr.DATAB
sdram_wr_b_addr[16] => sdram_wr_addr.DATAB
sdram_wr_b_addr[17] => sdram_wr_addr.DATAA
sdram_wr_b_addr[17] => sdram_wr_addr.DATAB
sdram_wr_b_addr[17] => sdram_wr_addr.DATAB
sdram_wr_b_addr[18] => sdram_wr_addr.DATAA
sdram_wr_b_addr[18] => sdram_wr_addr.DATAB
sdram_wr_b_addr[18] => sdram_wr_addr.DATAB
sdram_wr_b_addr[19] => sdram_wr_addr.DATAA
sdram_wr_b_addr[19] => sdram_wr_addr.DATAB
sdram_wr_b_addr[19] => sdram_wr_addr.DATAB
sdram_wr_b_addr[20] => sdram_wr_addr.DATAA
sdram_wr_b_addr[20] => sdram_wr_addr.DATAB
sdram_wr_b_addr[20] => sdram_wr_addr.DATAB
sdram_wr_b_addr[21] => sdram_wr_addr.DATAA
sdram_wr_b_addr[21] => sdram_wr_addr.DATAB
sdram_wr_b_addr[21] => sdram_wr_addr.DATAB
sdram_wr_b_addr[22] => sdram_wr_addr.DATAA
sdram_wr_b_addr[22] => sdram_wr_addr.DATAB
sdram_wr_b_addr[23] => sdram_wr_addr.DATAA
sdram_wr_b_addr[23] => sdram_wr_addr.DATAB
sdram_wr_e_addr[0] => Add0.IN48
sdram_wr_e_addr[1] => Add0.IN47
sdram_wr_e_addr[2] => Add0.IN46
sdram_wr_e_addr[3] => Add0.IN45
sdram_wr_e_addr[4] => Add0.IN44
sdram_wr_e_addr[5] => Add0.IN43
sdram_wr_e_addr[6] => Add0.IN42
sdram_wr_e_addr[7] => Add0.IN41
sdram_wr_e_addr[8] => Add0.IN40
sdram_wr_e_addr[9] => Add0.IN39
sdram_wr_e_addr[10] => Add0.IN38
sdram_wr_e_addr[11] => Add0.IN37
sdram_wr_e_addr[12] => Add0.IN36
sdram_wr_e_addr[13] => Add0.IN35
sdram_wr_e_addr[14] => Add0.IN34
sdram_wr_e_addr[15] => Add0.IN33
sdram_wr_e_addr[16] => Add0.IN32
sdram_wr_e_addr[17] => Add0.IN31
sdram_wr_e_addr[18] => Add0.IN30
sdram_wr_e_addr[19] => Add0.IN29
sdram_wr_e_addr[20] => Add0.IN28
sdram_wr_e_addr[21] => Add0.IN27
sdram_wr_e_addr[22] => Add0.IN26
sdram_wr_e_addr[23] => Add0.IN25
wr_burst_len[0] => Add1.IN24
wr_burst_len[0] => LessThan4.IN10
wr_burst_len[0] => Add0.IN24
wr_burst_len[1] => Add1.IN23
wr_burst_len[1] => LessThan4.IN9
wr_burst_len[1] => Add0.IN23
wr_burst_len[2] => Add1.IN22
wr_burst_len[2] => LessThan4.IN8
wr_burst_len[2] => Add0.IN22
wr_burst_len[3] => Add1.IN21
wr_burst_len[3] => LessThan4.IN7
wr_burst_len[3] => Add0.IN21
wr_burst_len[4] => Add1.IN20
wr_burst_len[4] => LessThan4.IN6
wr_burst_len[4] => Add0.IN20
wr_burst_len[5] => Add1.IN19
wr_burst_len[5] => LessThan4.IN5
wr_burst_len[5] => Add0.IN19
wr_burst_len[6] => Add1.IN18
wr_burst_len[6] => LessThan4.IN4
wr_burst_len[6] => Add0.IN18
wr_burst_len[7] => Add1.IN17
wr_burst_len[7] => LessThan4.IN3
wr_burst_len[7] => Add0.IN17
wr_burst_len[8] => Add1.IN16
wr_burst_len[8] => LessThan4.IN2
wr_burst_len[8] => Add0.IN16
wr_burst_len[9] => Add1.IN15
wr_burst_len[9] => LessThan4.IN1
wr_burst_len[9] => Add0.IN15
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => comb.IN1
rd_fifo_rd_clk => rd_fifo_rd_clk.IN1
rd_fifo_rd_req => rd_fifo_rd_req.IN1
sdram_rd_b_addr[0] => sdram_rd_addr.DATAA
sdram_rd_b_addr[0] => sdram_rd_addr.DATAA
sdram_rd_b_addr[0] => sdram_rd_addr.DATAB
sdram_rd_b_addr[1] => sdram_rd_addr.DATAA
sdram_rd_b_addr[1] => sdram_rd_addr.DATAA
sdram_rd_b_addr[1] => sdram_rd_addr.DATAB
sdram_rd_b_addr[2] => sdram_rd_addr.DATAA
sdram_rd_b_addr[2] => sdram_rd_addr.DATAA
sdram_rd_b_addr[2] => sdram_rd_addr.DATAB
sdram_rd_b_addr[3] => sdram_rd_addr.DATAA
sdram_rd_b_addr[3] => sdram_rd_addr.DATAA
sdram_rd_b_addr[3] => sdram_rd_addr.DATAB
sdram_rd_b_addr[4] => sdram_rd_addr.DATAA
sdram_rd_b_addr[4] => sdram_rd_addr.DATAA
sdram_rd_b_addr[4] => sdram_rd_addr.DATAB
sdram_rd_b_addr[5] => sdram_rd_addr.DATAA
sdram_rd_b_addr[5] => sdram_rd_addr.DATAA
sdram_rd_b_addr[5] => sdram_rd_addr.DATAB
sdram_rd_b_addr[6] => sdram_rd_addr.DATAA
sdram_rd_b_addr[6] => sdram_rd_addr.DATAA
sdram_rd_b_addr[6] => sdram_rd_addr.DATAB
sdram_rd_b_addr[7] => sdram_rd_addr.DATAA
sdram_rd_b_addr[7] => sdram_rd_addr.DATAA
sdram_rd_b_addr[7] => sdram_rd_addr.DATAB
sdram_rd_b_addr[8] => sdram_rd_addr.DATAA
sdram_rd_b_addr[8] => sdram_rd_addr.DATAA
sdram_rd_b_addr[8] => sdram_rd_addr.DATAB
sdram_rd_b_addr[9] => sdram_rd_addr.DATAA
sdram_rd_b_addr[9] => sdram_rd_addr.DATAA
sdram_rd_b_addr[9] => sdram_rd_addr.DATAB
sdram_rd_b_addr[10] => sdram_rd_addr.DATAA
sdram_rd_b_addr[10] => sdram_rd_addr.DATAA
sdram_rd_b_addr[10] => sdram_rd_addr.DATAB
sdram_rd_b_addr[11] => sdram_rd_addr.DATAA
sdram_rd_b_addr[11] => sdram_rd_addr.DATAA
sdram_rd_b_addr[11] => sdram_rd_addr.DATAB
sdram_rd_b_addr[12] => sdram_rd_addr.DATAA
sdram_rd_b_addr[12] => sdram_rd_addr.DATAA
sdram_rd_b_addr[12] => sdram_rd_addr.DATAB
sdram_rd_b_addr[13] => sdram_rd_addr.DATAA
sdram_rd_b_addr[13] => sdram_rd_addr.DATAA
sdram_rd_b_addr[13] => sdram_rd_addr.DATAB
sdram_rd_b_addr[14] => sdram_rd_addr.DATAA
sdram_rd_b_addr[14] => sdram_rd_addr.DATAA
sdram_rd_b_addr[14] => sdram_rd_addr.DATAB
sdram_rd_b_addr[15] => sdram_rd_addr.DATAA
sdram_rd_b_addr[15] => sdram_rd_addr.DATAA
sdram_rd_b_addr[15] => sdram_rd_addr.DATAB
sdram_rd_b_addr[16] => sdram_rd_addr.DATAA
sdram_rd_b_addr[16] => sdram_rd_addr.DATAA
sdram_rd_b_addr[16] => sdram_rd_addr.DATAB
sdram_rd_b_addr[17] => sdram_rd_addr.DATAA
sdram_rd_b_addr[17] => sdram_rd_addr.DATAA
sdram_rd_b_addr[17] => sdram_rd_addr.DATAB
sdram_rd_b_addr[18] => sdram_rd_addr.DATAA
sdram_rd_b_addr[18] => sdram_rd_addr.DATAA
sdram_rd_b_addr[18] => sdram_rd_addr.DATAB
sdram_rd_b_addr[19] => sdram_rd_addr.DATAA
sdram_rd_b_addr[19] => sdram_rd_addr.DATAA
sdram_rd_b_addr[19] => sdram_rd_addr.DATAB
sdram_rd_b_addr[20] => sdram_rd_addr.DATAA
sdram_rd_b_addr[20] => sdram_rd_addr.DATAA
sdram_rd_b_addr[20] => sdram_rd_addr.DATAB
sdram_rd_b_addr[21] => sdram_rd_addr.DATAA
sdram_rd_b_addr[21] => sdram_rd_addr.DATAA
sdram_rd_b_addr[21] => sdram_rd_addr.DATAB
sdram_rd_b_addr[22] => sdram_rd_addr.DATAA
sdram_rd_b_addr[22] => sdram_rd_addr.DATAB
sdram_rd_b_addr[23] => sdram_rd_addr.DATAA
sdram_rd_b_addr[23] => sdram_rd_addr.DATAB
sdram_rd_e_addr[0] => Add2.IN48
sdram_rd_e_addr[1] => Add2.IN47
sdram_rd_e_addr[2] => Add2.IN46
sdram_rd_e_addr[3] => Add2.IN45
sdram_rd_e_addr[4] => Add2.IN44
sdram_rd_e_addr[5] => Add2.IN43
sdram_rd_e_addr[6] => Add2.IN42
sdram_rd_e_addr[7] => Add2.IN41
sdram_rd_e_addr[8] => Add2.IN40
sdram_rd_e_addr[9] => Add2.IN39
sdram_rd_e_addr[10] => Add2.IN38
sdram_rd_e_addr[11] => Add2.IN37
sdram_rd_e_addr[12] => Add2.IN36
sdram_rd_e_addr[13] => Add2.IN35
sdram_rd_e_addr[14] => Add2.IN34
sdram_rd_e_addr[15] => Add2.IN33
sdram_rd_e_addr[16] => Add2.IN32
sdram_rd_e_addr[17] => Add2.IN31
sdram_rd_e_addr[18] => Add2.IN30
sdram_rd_e_addr[19] => Add2.IN29
sdram_rd_e_addr[20] => Add2.IN28
sdram_rd_e_addr[21] => Add2.IN27
sdram_rd_e_addr[22] => Add2.IN26
sdram_rd_e_addr[23] => Add2.IN25
rd_burst_len[0] => Add3.IN24
rd_burst_len[0] => LessThan5.IN10
rd_burst_len[0] => Add2.IN24
rd_burst_len[1] => Add3.IN23
rd_burst_len[1] => LessThan5.IN9
rd_burst_len[1] => Add2.IN23
rd_burst_len[2] => Add3.IN22
rd_burst_len[2] => LessThan5.IN8
rd_burst_len[2] => Add2.IN22
rd_burst_len[3] => Add3.IN21
rd_burst_len[3] => LessThan5.IN7
rd_burst_len[3] => Add2.IN21
rd_burst_len[4] => Add3.IN20
rd_burst_len[4] => LessThan5.IN6
rd_burst_len[4] => Add2.IN20
rd_burst_len[5] => Add3.IN19
rd_burst_len[5] => LessThan5.IN5
rd_burst_len[5] => Add2.IN19
rd_burst_len[6] => Add3.IN18
rd_burst_len[6] => LessThan5.IN4
rd_burst_len[6] => Add2.IN18
rd_burst_len[7] => Add3.IN17
rd_burst_len[7] => LessThan5.IN3
rd_burst_len[7] => Add2.IN17
rd_burst_len[8] => Add3.IN16
rd_burst_len[8] => LessThan5.IN2
rd_burst_len[8] => Add2.IN16
rd_burst_len[9] => Add3.IN15
rd_burst_len[9] => LessThan5.IN1
rd_burst_len[9] => Add2.IN15
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => comb.IN1
rd_fifo_rd_data[0] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[1] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[2] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[3] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[4] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[5] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[6] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[7] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[8] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[9] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[10] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[11] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[12] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[13] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[14] <= fifo_data:rd_fifo_data.q
rd_fifo_rd_data[15] <= fifo_data:rd_fifo_data.q
rd_fifo_num[0] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[1] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[2] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[3] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[4] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[5] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[6] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[7] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[8] <= fifo_data:rd_fifo_data.wrusedw
rd_fifo_num[9] <= fifo_data:rd_fifo_data.wrusedw
read_valid => always5.IN1
init_end => sdram_wr_req.OUTPUTSELECT
init_end => sdram_rd_req.OUTPUTSELECT
pingpang_en => always2.IN1
pingpang_en => always3.IN1
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_wr_ack => sdram_wr_ack.IN1
sdram_wr_req <= sdram_wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[0] <= sdram_wr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[1] <= sdram_wr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[2] <= sdram_wr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[3] <= sdram_wr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[4] <= sdram_wr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[5] <= sdram_wr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[6] <= sdram_wr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[7] <= sdram_wr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[8] <= sdram_wr_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[9] <= sdram_wr_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[10] <= sdram_wr_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[11] <= sdram_wr_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[12] <= sdram_wr_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[13] <= sdram_wr_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[14] <= sdram_wr_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[15] <= sdram_wr_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[16] <= sdram_wr_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[17] <= sdram_wr_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[18] <= sdram_wr_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[19] <= sdram_wr_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[20] <= sdram_wr_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[21] <= sdram_wr_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[22] <= sdram_wr_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[23] <= sdram_wr_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_in[0] <= fifo_data:wr_fifo_data.q
sdram_data_in[1] <= fifo_data:wr_fifo_data.q
sdram_data_in[2] <= fifo_data:wr_fifo_data.q
sdram_data_in[3] <= fifo_data:wr_fifo_data.q
sdram_data_in[4] <= fifo_data:wr_fifo_data.q
sdram_data_in[5] <= fifo_data:wr_fifo_data.q
sdram_data_in[6] <= fifo_data:wr_fifo_data.q
sdram_data_in[7] <= fifo_data:wr_fifo_data.q
sdram_data_in[8] <= fifo_data:wr_fifo_data.q
sdram_data_in[9] <= fifo_data:wr_fifo_data.q
sdram_data_in[10] <= fifo_data:wr_fifo_data.q
sdram_data_in[11] <= fifo_data:wr_fifo_data.q
sdram_data_in[12] <= fifo_data:wr_fifo_data.q
sdram_data_in[13] <= fifo_data:wr_fifo_data.q
sdram_data_in[14] <= fifo_data:wr_fifo_data.q
sdram_data_in[15] <= fifo_data:wr_fifo_data.q
sdram_rd_ack => sdram_rd_ack.IN1
sdram_data_out[0] => sdram_data_out[0].IN1
sdram_data_out[1] => sdram_data_out[1].IN1
sdram_data_out[2] => sdram_data_out[2].IN1
sdram_data_out[3] => sdram_data_out[3].IN1
sdram_data_out[4] => sdram_data_out[4].IN1
sdram_data_out[5] => sdram_data_out[5].IN1
sdram_data_out[6] => sdram_data_out[6].IN1
sdram_data_out[7] => sdram_data_out[7].IN1
sdram_data_out[8] => sdram_data_out[8].IN1
sdram_data_out[9] => sdram_data_out[9].IN1
sdram_data_out[10] => sdram_data_out[10].IN1
sdram_data_out[11] => sdram_data_out[11].IN1
sdram_data_out[12] => sdram_data_out[12].IN1
sdram_data_out[13] => sdram_data_out[13].IN1
sdram_data_out[14] => sdram_data_out[14].IN1
sdram_data_out[15] => sdram_data_out[15].IN1
sdram_rd_req <= sdram_rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[0] <= sdram_rd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[1] <= sdram_rd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[2] <= sdram_rd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[3] <= sdram_rd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[4] <= sdram_rd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[5] <= sdram_rd_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[6] <= sdram_rd_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[7] <= sdram_rd_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[8] <= sdram_rd_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[9] <= sdram_rd_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[10] <= sdram_rd_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[11] <= sdram_rd_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[12] <= sdram_rd_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[13] <= sdram_rd_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[14] <= sdram_rd_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[15] <= sdram_rd_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[16] <= sdram_rd_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[17] <= sdram_rd_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[18] <= sdram_rd_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[19] <= sdram_rd_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[20] <= sdram_rd_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[21] <= sdram_rd_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[22] <= sdram_rd_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[23] <= sdram_rd_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component
data[0] => dcfifo_3fk1:auto_generated.data[0]
data[1] => dcfifo_3fk1:auto_generated.data[1]
data[2] => dcfifo_3fk1:auto_generated.data[2]
data[3] => dcfifo_3fk1:auto_generated.data[3]
data[4] => dcfifo_3fk1:auto_generated.data[4]
data[5] => dcfifo_3fk1:auto_generated.data[5]
data[6] => dcfifo_3fk1:auto_generated.data[6]
data[7] => dcfifo_3fk1:auto_generated.data[7]
data[8] => dcfifo_3fk1:auto_generated.data[8]
data[9] => dcfifo_3fk1:auto_generated.data[9]
data[10] => dcfifo_3fk1:auto_generated.data[10]
data[11] => dcfifo_3fk1:auto_generated.data[11]
data[12] => dcfifo_3fk1:auto_generated.data[12]
data[13] => dcfifo_3fk1:auto_generated.data[13]
data[14] => dcfifo_3fk1:auto_generated.data[14]
data[15] => dcfifo_3fk1:auto_generated.data[15]
q[0] <= dcfifo_3fk1:auto_generated.q[0]
q[1] <= dcfifo_3fk1:auto_generated.q[1]
q[2] <= dcfifo_3fk1:auto_generated.q[2]
q[3] <= dcfifo_3fk1:auto_generated.q[3]
q[4] <= dcfifo_3fk1:auto_generated.q[4]
q[5] <= dcfifo_3fk1:auto_generated.q[5]
q[6] <= dcfifo_3fk1:auto_generated.q[6]
q[7] <= dcfifo_3fk1:auto_generated.q[7]
q[8] <= dcfifo_3fk1:auto_generated.q[8]
q[9] <= dcfifo_3fk1:auto_generated.q[9]
q[10] <= dcfifo_3fk1:auto_generated.q[10]
q[11] <= dcfifo_3fk1:auto_generated.q[11]
q[12] <= dcfifo_3fk1:auto_generated.q[12]
q[13] <= dcfifo_3fk1:auto_generated.q[13]
q[14] <= dcfifo_3fk1:auto_generated.q[14]
q[15] <= dcfifo_3fk1:auto_generated.q[15]
rdclk => dcfifo_3fk1:auto_generated.rdclk
rdreq => dcfifo_3fk1:auto_generated.rdreq
wrclk => dcfifo_3fk1:auto_generated.wrclk
wrreq => dcfifo_3fk1:auto_generated.wrreq
aclr => dcfifo_3fk1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_3fk1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_3fk1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_3fk1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_3fk1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_3fk1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_3fk1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_3fk1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_3fk1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_3fk1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_3fk1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_3fk1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_3fk1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_3fk1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_3fk1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_3fk1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_3fk1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_3fk1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_3fk1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_3fk1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_3fk1:auto_generated.wrusedw[9]


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_g1p.aclr
aclr => altsyncram_em31:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[10].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_em31:fifo_ram.data_a[0]
data[1] => altsyncram_em31:fifo_ram.data_a[1]
data[2] => altsyncram_em31:fifo_ram.data_a[2]
data[3] => altsyncram_em31:fifo_ram.data_a[3]
data[4] => altsyncram_em31:fifo_ram.data_a[4]
data[5] => altsyncram_em31:fifo_ram.data_a[5]
data[6] => altsyncram_em31:fifo_ram.data_a[6]
data[7] => altsyncram_em31:fifo_ram.data_a[7]
data[8] => altsyncram_em31:fifo_ram.data_a[8]
data[9] => altsyncram_em31:fifo_ram.data_a[9]
data[10] => altsyncram_em31:fifo_ram.data_a[10]
data[11] => altsyncram_em31:fifo_ram.data_a[11]
data[12] => altsyncram_em31:fifo_ram.data_a[12]
data[13] => altsyncram_em31:fifo_ram.data_a[13]
data[14] => altsyncram_em31:fifo_ram.data_a[14]
data[15] => altsyncram_em31:fifo_ram.data_a[15]
q[0] <= altsyncram_em31:fifo_ram.q_b[0]
q[1] <= altsyncram_em31:fifo_ram.q_b[1]
q[2] <= altsyncram_em31:fifo_ram.q_b[2]
q[3] <= altsyncram_em31:fifo_ram.q_b[3]
q[4] <= altsyncram_em31:fifo_ram.q_b[4]
q[5] <= altsyncram_em31:fifo_ram.q_b[5]
q[6] <= altsyncram_em31:fifo_ram.q_b[6]
q[7] <= altsyncram_em31:fifo_ram.q_b[7]
q[8] <= altsyncram_em31:fifo_ram.q_b[8]
q[9] <= altsyncram_em31:fifo_ram.q_b[9]
q[10] <= altsyncram_em31:fifo_ram.q_b[10]
q[11] <= altsyncram_em31:fifo_ram.q_b[11]
q[12] <= altsyncram_em31:fifo_ram.q_b[12]
q[13] <= altsyncram_em31:fifo_ram.q_b[13]
q[14] <= altsyncram_em31:fifo_ram.q_b[14]
q[15] <= altsyncram_em31:fifo_ram.q_b[15]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_em31:fifo_ram.clock1
rdclk => dffpipe_pe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_em31:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_qe9:dffpipe13.clock
clrn => dffpipe_qe9:dffpipe13.clrn
d[0] => dffpipe_qe9:dffpipe13.d[0]
d[1] => dffpipe_qe9:dffpipe13.d[1]
d[2] => dffpipe_qe9:dffpipe13.d[2]
d[3] => dffpipe_qe9:dffpipe13.d[3]
d[4] => dffpipe_qe9:dffpipe13.d[4]
d[5] => dffpipe_qe9:dffpipe13.d[5]
d[6] => dffpipe_qe9:dffpipe13.d[6]
d[7] => dffpipe_qe9:dffpipe13.d[7]
d[8] => dffpipe_qe9:dffpipe13.d[8]
d[9] => dffpipe_qe9:dffpipe13.d[9]
d[10] => dffpipe_qe9:dffpipe13.d[10]
q[0] <= dffpipe_qe9:dffpipe13.q[0]
q[1] <= dffpipe_qe9:dffpipe13.q[1]
q[2] <= dffpipe_qe9:dffpipe13.q[2]
q[3] <= dffpipe_qe9:dffpipe13.q[3]
q[4] <= dffpipe_qe9:dffpipe13.q[4]
q[5] <= dffpipe_qe9:dffpipe13.q[5]
q[6] <= dffpipe_qe9:dffpipe13.q[6]
q[7] <= dffpipe_qe9:dffpipe13.q[7]
q[8] <= dffpipe_qe9:dffpipe13.q[8]
q[9] <= dffpipe_qe9:dffpipe13.q[9]
q[10] <= dffpipe_qe9:dffpipe13.q[10]


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_re9:dffpipe15.clock
clrn => dffpipe_re9:dffpipe15.clrn
d[0] => dffpipe_re9:dffpipe15.d[0]
d[1] => dffpipe_re9:dffpipe15.d[1]
d[2] => dffpipe_re9:dffpipe15.d[2]
d[3] => dffpipe_re9:dffpipe15.d[3]
d[4] => dffpipe_re9:dffpipe15.d[4]
d[5] => dffpipe_re9:dffpipe15.d[5]
d[6] => dffpipe_re9:dffpipe15.d[6]
d[7] => dffpipe_re9:dffpipe15.d[7]
d[8] => dffpipe_re9:dffpipe15.d[8]
d[9] => dffpipe_re9:dffpipe15.d[9]
d[10] => dffpipe_re9:dffpipe15.d[10]
q[0] <= dffpipe_re9:dffpipe15.q[0]
q[1] <= dffpipe_re9:dffpipe15.q[1]
q[2] <= dffpipe_re9:dffpipe15.q[2]
q[3] <= dffpipe_re9:dffpipe15.q[3]
q[4] <= dffpipe_re9:dffpipe15.q[4]
q[5] <= dffpipe_re9:dffpipe15.q[5]
q[6] <= dffpipe_re9:dffpipe15.q[6]
q[7] <= dffpipe_re9:dffpipe15.q[7]
q[8] <= dffpipe_re9:dffpipe15.q[8]
q[9] <= dffpipe_re9:dffpipe15.q[9]
q[10] <= dffpipe_re9:dffpipe15.q[10]


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component
data[0] => dcfifo_3fk1:auto_generated.data[0]
data[1] => dcfifo_3fk1:auto_generated.data[1]
data[2] => dcfifo_3fk1:auto_generated.data[2]
data[3] => dcfifo_3fk1:auto_generated.data[3]
data[4] => dcfifo_3fk1:auto_generated.data[4]
data[5] => dcfifo_3fk1:auto_generated.data[5]
data[6] => dcfifo_3fk1:auto_generated.data[6]
data[7] => dcfifo_3fk1:auto_generated.data[7]
data[8] => dcfifo_3fk1:auto_generated.data[8]
data[9] => dcfifo_3fk1:auto_generated.data[9]
data[10] => dcfifo_3fk1:auto_generated.data[10]
data[11] => dcfifo_3fk1:auto_generated.data[11]
data[12] => dcfifo_3fk1:auto_generated.data[12]
data[13] => dcfifo_3fk1:auto_generated.data[13]
data[14] => dcfifo_3fk1:auto_generated.data[14]
data[15] => dcfifo_3fk1:auto_generated.data[15]
q[0] <= dcfifo_3fk1:auto_generated.q[0]
q[1] <= dcfifo_3fk1:auto_generated.q[1]
q[2] <= dcfifo_3fk1:auto_generated.q[2]
q[3] <= dcfifo_3fk1:auto_generated.q[3]
q[4] <= dcfifo_3fk1:auto_generated.q[4]
q[5] <= dcfifo_3fk1:auto_generated.q[5]
q[6] <= dcfifo_3fk1:auto_generated.q[6]
q[7] <= dcfifo_3fk1:auto_generated.q[7]
q[8] <= dcfifo_3fk1:auto_generated.q[8]
q[9] <= dcfifo_3fk1:auto_generated.q[9]
q[10] <= dcfifo_3fk1:auto_generated.q[10]
q[11] <= dcfifo_3fk1:auto_generated.q[11]
q[12] <= dcfifo_3fk1:auto_generated.q[12]
q[13] <= dcfifo_3fk1:auto_generated.q[13]
q[14] <= dcfifo_3fk1:auto_generated.q[14]
q[15] <= dcfifo_3fk1:auto_generated.q[15]
rdclk => dcfifo_3fk1:auto_generated.rdclk
rdreq => dcfifo_3fk1:auto_generated.rdreq
wrclk => dcfifo_3fk1:auto_generated.wrclk
wrreq => dcfifo_3fk1:auto_generated.wrreq
aclr => dcfifo_3fk1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_3fk1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_3fk1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_3fk1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_3fk1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_3fk1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_3fk1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_3fk1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_3fk1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_3fk1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_3fk1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_3fk1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_3fk1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_3fk1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_3fk1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_3fk1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_3fk1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_3fk1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_3fk1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_3fk1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_3fk1:auto_generated.wrusedw[9]


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_g1p.aclr
aclr => altsyncram_em31:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[10].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_em31:fifo_ram.data_a[0]
data[1] => altsyncram_em31:fifo_ram.data_a[1]
data[2] => altsyncram_em31:fifo_ram.data_a[2]
data[3] => altsyncram_em31:fifo_ram.data_a[3]
data[4] => altsyncram_em31:fifo_ram.data_a[4]
data[5] => altsyncram_em31:fifo_ram.data_a[5]
data[6] => altsyncram_em31:fifo_ram.data_a[6]
data[7] => altsyncram_em31:fifo_ram.data_a[7]
data[8] => altsyncram_em31:fifo_ram.data_a[8]
data[9] => altsyncram_em31:fifo_ram.data_a[9]
data[10] => altsyncram_em31:fifo_ram.data_a[10]
data[11] => altsyncram_em31:fifo_ram.data_a[11]
data[12] => altsyncram_em31:fifo_ram.data_a[12]
data[13] => altsyncram_em31:fifo_ram.data_a[13]
data[14] => altsyncram_em31:fifo_ram.data_a[14]
data[15] => altsyncram_em31:fifo_ram.data_a[15]
q[0] <= altsyncram_em31:fifo_ram.q_b[0]
q[1] <= altsyncram_em31:fifo_ram.q_b[1]
q[2] <= altsyncram_em31:fifo_ram.q_b[2]
q[3] <= altsyncram_em31:fifo_ram.q_b[3]
q[4] <= altsyncram_em31:fifo_ram.q_b[4]
q[5] <= altsyncram_em31:fifo_ram.q_b[5]
q[6] <= altsyncram_em31:fifo_ram.q_b[6]
q[7] <= altsyncram_em31:fifo_ram.q_b[7]
q[8] <= altsyncram_em31:fifo_ram.q_b[8]
q[9] <= altsyncram_em31:fifo_ram.q_b[9]
q[10] <= altsyncram_em31:fifo_ram.q_b[10]
q[11] <= altsyncram_em31:fifo_ram.q_b[11]
q[12] <= altsyncram_em31:fifo_ram.q_b[12]
q[13] <= altsyncram_em31:fifo_ram.q_b[13]
q[14] <= altsyncram_em31:fifo_ram.q_b[14]
q[15] <= altsyncram_em31:fifo_ram.q_b[15]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_em31:fifo_ram.clock1
rdclk => dffpipe_pe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_em31:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_qe9:dffpipe13.clock
clrn => dffpipe_qe9:dffpipe13.clrn
d[0] => dffpipe_qe9:dffpipe13.d[0]
d[1] => dffpipe_qe9:dffpipe13.d[1]
d[2] => dffpipe_qe9:dffpipe13.d[2]
d[3] => dffpipe_qe9:dffpipe13.d[3]
d[4] => dffpipe_qe9:dffpipe13.d[4]
d[5] => dffpipe_qe9:dffpipe13.d[5]
d[6] => dffpipe_qe9:dffpipe13.d[6]
d[7] => dffpipe_qe9:dffpipe13.d[7]
d[8] => dffpipe_qe9:dffpipe13.d[8]
d[9] => dffpipe_qe9:dffpipe13.d[9]
d[10] => dffpipe_qe9:dffpipe13.d[10]
q[0] <= dffpipe_qe9:dffpipe13.q[0]
q[1] <= dffpipe_qe9:dffpipe13.q[1]
q[2] <= dffpipe_qe9:dffpipe13.q[2]
q[3] <= dffpipe_qe9:dffpipe13.q[3]
q[4] <= dffpipe_qe9:dffpipe13.q[4]
q[5] <= dffpipe_qe9:dffpipe13.q[5]
q[6] <= dffpipe_qe9:dffpipe13.q[6]
q[7] <= dffpipe_qe9:dffpipe13.q[7]
q[8] <= dffpipe_qe9:dffpipe13.q[8]
q[9] <= dffpipe_qe9:dffpipe13.q[9]
q[10] <= dffpipe_qe9:dffpipe13.q[10]


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe13
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_re9:dffpipe15.clock
clrn => dffpipe_re9:dffpipe15.clrn
d[0] => dffpipe_re9:dffpipe15.d[0]
d[1] => dffpipe_re9:dffpipe15.d[1]
d[2] => dffpipe_re9:dffpipe15.d[2]
d[3] => dffpipe_re9:dffpipe15.d[3]
d[4] => dffpipe_re9:dffpipe15.d[4]
d[5] => dffpipe_re9:dffpipe15.d[5]
d[6] => dffpipe_re9:dffpipe15.d[6]
d[7] => dffpipe_re9:dffpipe15.d[7]
d[8] => dffpipe_re9:dffpipe15.d[8]
d[9] => dffpipe_re9:dffpipe15.d[9]
d[10] => dffpipe_re9:dffpipe15.d[10]
q[0] <= dffpipe_re9:dffpipe15.q[0]
q[1] <= dffpipe_re9:dffpipe15.q[1]
q[2] <= dffpipe_re9:dffpipe15.q[2]
q[3] <= dffpipe_re9:dffpipe15.q[3]
q[4] <= dffpipe_re9:dffpipe15.q[4]
q[5] <= dffpipe_re9:dffpipe15.q[5]
q[6] <= dffpipe_re9:dffpipe15.q[6]
q[7] <= dffpipe_re9:dffpipe15.q[7]
q[8] <= dffpipe_re9:dffpipe15.q[8]
q[9] <= dffpipe_re9:dffpipe15.q[9]
q[10] <= dffpipe_re9:dffpipe15.q[10]


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe15
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe16a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst
sys_clk => sys_clk.IN5
sys_rst_n => sys_rst_n.IN5
sdram_wr_req => sdram_wr_req.IN1
sdram_wr_addr[0] => sdram_wr_addr[0].IN1
sdram_wr_addr[1] => sdram_wr_addr[1].IN1
sdram_wr_addr[2] => sdram_wr_addr[2].IN1
sdram_wr_addr[3] => sdram_wr_addr[3].IN1
sdram_wr_addr[4] => sdram_wr_addr[4].IN1
sdram_wr_addr[5] => sdram_wr_addr[5].IN1
sdram_wr_addr[6] => sdram_wr_addr[6].IN1
sdram_wr_addr[7] => sdram_wr_addr[7].IN1
sdram_wr_addr[8] => sdram_wr_addr[8].IN1
sdram_wr_addr[9] => sdram_wr_addr[9].IN1
sdram_wr_addr[10] => sdram_wr_addr[10].IN1
sdram_wr_addr[11] => sdram_wr_addr[11].IN1
sdram_wr_addr[12] => sdram_wr_addr[12].IN1
sdram_wr_addr[13] => sdram_wr_addr[13].IN1
sdram_wr_addr[14] => sdram_wr_addr[14].IN1
sdram_wr_addr[15] => sdram_wr_addr[15].IN1
sdram_wr_addr[16] => sdram_wr_addr[16].IN1
sdram_wr_addr[17] => sdram_wr_addr[17].IN1
sdram_wr_addr[18] => sdram_wr_addr[18].IN1
sdram_wr_addr[19] => sdram_wr_addr[19].IN1
sdram_wr_addr[20] => sdram_wr_addr[20].IN1
sdram_wr_addr[21] => sdram_wr_addr[21].IN1
sdram_wr_addr[22] => sdram_wr_addr[22].IN1
sdram_wr_addr[23] => sdram_wr_addr[23].IN1
wr_burst_len[0] => wr_burst_len[0].IN1
wr_burst_len[1] => wr_burst_len[1].IN1
wr_burst_len[2] => wr_burst_len[2].IN1
wr_burst_len[3] => wr_burst_len[3].IN1
wr_burst_len[4] => wr_burst_len[4].IN1
wr_burst_len[5] => wr_burst_len[5].IN1
wr_burst_len[6] => wr_burst_len[6].IN1
wr_burst_len[7] => wr_burst_len[7].IN1
wr_burst_len[8] => wr_burst_len[8].IN1
wr_burst_len[9] => wr_burst_len[9].IN1
sdram_data_in[0] => sdram_data_in[0].IN1
sdram_data_in[1] => sdram_data_in[1].IN1
sdram_data_in[2] => sdram_data_in[2].IN1
sdram_data_in[3] => sdram_data_in[3].IN1
sdram_data_in[4] => sdram_data_in[4].IN1
sdram_data_in[5] => sdram_data_in[5].IN1
sdram_data_in[6] => sdram_data_in[6].IN1
sdram_data_in[7] => sdram_data_in[7].IN1
sdram_data_in[8] => sdram_data_in[8].IN1
sdram_data_in[9] => sdram_data_in[9].IN1
sdram_data_in[10] => sdram_data_in[10].IN1
sdram_data_in[11] => sdram_data_in[11].IN1
sdram_data_in[12] => sdram_data_in[12].IN1
sdram_data_in[13] => sdram_data_in[13].IN1
sdram_data_in[14] => sdram_data_in[14].IN1
sdram_data_in[15] => sdram_data_in[15].IN1
sdram_wr_ack <= sdram_write:sdram_write_inst.wr_ack
sdram_rd_req => sdram_rd_req.IN1
sdram_rd_addr[0] => sdram_rd_addr[0].IN1
sdram_rd_addr[1] => sdram_rd_addr[1].IN1
sdram_rd_addr[2] => sdram_rd_addr[2].IN1
sdram_rd_addr[3] => sdram_rd_addr[3].IN1
sdram_rd_addr[4] => sdram_rd_addr[4].IN1
sdram_rd_addr[5] => sdram_rd_addr[5].IN1
sdram_rd_addr[6] => sdram_rd_addr[6].IN1
sdram_rd_addr[7] => sdram_rd_addr[7].IN1
sdram_rd_addr[8] => sdram_rd_addr[8].IN1
sdram_rd_addr[9] => sdram_rd_addr[9].IN1
sdram_rd_addr[10] => sdram_rd_addr[10].IN1
sdram_rd_addr[11] => sdram_rd_addr[11].IN1
sdram_rd_addr[12] => sdram_rd_addr[12].IN1
sdram_rd_addr[13] => sdram_rd_addr[13].IN1
sdram_rd_addr[14] => sdram_rd_addr[14].IN1
sdram_rd_addr[15] => sdram_rd_addr[15].IN1
sdram_rd_addr[16] => sdram_rd_addr[16].IN1
sdram_rd_addr[17] => sdram_rd_addr[17].IN1
sdram_rd_addr[18] => sdram_rd_addr[18].IN1
sdram_rd_addr[19] => sdram_rd_addr[19].IN1
sdram_rd_addr[20] => sdram_rd_addr[20].IN1
sdram_rd_addr[21] => sdram_rd_addr[21].IN1
sdram_rd_addr[22] => sdram_rd_addr[22].IN1
sdram_rd_addr[23] => sdram_rd_addr[23].IN1
rd_burst_len[0] => rd_burst_len[0].IN1
rd_burst_len[1] => rd_burst_len[1].IN1
rd_burst_len[2] => rd_burst_len[2].IN1
rd_burst_len[3] => rd_burst_len[3].IN1
rd_burst_len[4] => rd_burst_len[4].IN1
rd_burst_len[5] => rd_burst_len[5].IN1
rd_burst_len[6] => rd_burst_len[6].IN1
rd_burst_len[7] => rd_burst_len[7].IN1
rd_burst_len[8] => rd_burst_len[8].IN1
rd_burst_len[9] => rd_burst_len[9].IN1
sdram_data_out[0] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[1] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[2] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[3] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[4] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[5] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[6] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[7] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[8] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[9] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[10] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[11] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[12] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[13] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[14] <= sdram_read:sdram_read_inst.rd_sdram_data
sdram_data_out[15] <= sdram_read:sdram_read_inst.rd_sdram_data
init_end <= init_end.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack <= sdram_read:sdram_read_inst.rd_ack
sdram_cke <= sdram_arbit:sdram_arbit_inst.sdram_cke
sdram_cs_n <= sdram_arbit:sdram_arbit_inst.sdram_cs_n
sdram_ras_n <= sdram_arbit:sdram_arbit_inst.sdram_ras_n
sdram_cas_n <= sdram_arbit:sdram_arbit_inst.sdram_cas_n
sdram_we_n <= sdram_arbit:sdram_arbit_inst.sdram_we_n
sdram_ba[0] <= sdram_arbit:sdram_arbit_inst.sdram_ba
sdram_ba[1] <= sdram_arbit:sdram_arbit_inst.sdram_ba
sdram_addr[0] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[1] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[2] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[3] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[4] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[5] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[6] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[7] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[8] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[9] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[10] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[11] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_addr[12] <= sdram_arbit:sdram_arbit_inst.sdram_addr
sdram_dq[0] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[0] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[1] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[1] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[2] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[2] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[3] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[3] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[4] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[4] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[5] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[5] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[6] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[6] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[7] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[7] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[8] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[8] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[9] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[9] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[10] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[10] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[11] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[11] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[12] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[12] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[13] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[13] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[14] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[14] <> sdram_read:sdram_read_inst.rd_data
sdram_dq[15] <> sdram_arbit:sdram_arbit_inst.sdram_dq
sdram_dq[15] <> sdram_read:sdram_read_inst.rd_data


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst
sys_clk => init_addr[0]~reg0.CLK
sys_clk => init_addr[1]~reg0.CLK
sys_clk => init_addr[2]~reg0.CLK
sys_clk => init_addr[3]~reg0.CLK
sys_clk => init_addr[4]~reg0.CLK
sys_clk => init_addr[5]~reg0.CLK
sys_clk => init_addr[6]~reg0.CLK
sys_clk => init_addr[7]~reg0.CLK
sys_clk => init_addr[8]~reg0.CLK
sys_clk => init_addr[9]~reg0.CLK
sys_clk => init_addr[10]~reg0.CLK
sys_clk => init_addr[11]~reg0.CLK
sys_clk => init_addr[12]~reg0.CLK
sys_clk => init_ba[0]~reg0.CLK
sys_clk => init_ba[1]~reg0.CLK
sys_clk => init_cmd[0]~reg0.CLK
sys_clk => init_cmd[1]~reg0.CLK
sys_clk => init_cmd[2]~reg0.CLK
sys_clk => init_cmd[3]~reg0.CLK
sys_clk => cnt_init_aref[0].CLK
sys_clk => cnt_init_aref[1].CLK
sys_clk => cnt_init_aref[2].CLK
sys_clk => cnt_init_aref[3].CLK
sys_clk => cnt_clk[0].CLK
sys_clk => cnt_clk[1].CLK
sys_clk => cnt_clk[2].CLK
sys_clk => cnt_200us[0].CLK
sys_clk => cnt_200us[1].CLK
sys_clk => cnt_200us[2].CLK
sys_clk => cnt_200us[3].CLK
sys_clk => cnt_200us[4].CLK
sys_clk => cnt_200us[5].CLK
sys_clk => cnt_200us[6].CLK
sys_clk => cnt_200us[7].CLK
sys_clk => cnt_200us[8].CLK
sys_clk => cnt_200us[9].CLK
sys_clk => cnt_200us[10].CLK
sys_clk => cnt_200us[11].CLK
sys_clk => cnt_200us[12].CLK
sys_clk => cnt_200us[13].CLK
sys_clk => cnt_200us[14].CLK
sys_clk => init_state~1.DATAIN
sys_rst_n => init_addr[0]~reg0.PRESET
sys_rst_n => init_addr[1]~reg0.PRESET
sys_rst_n => init_addr[2]~reg0.PRESET
sys_rst_n => init_addr[3]~reg0.PRESET
sys_rst_n => init_addr[4]~reg0.PRESET
sys_rst_n => init_addr[5]~reg0.PRESET
sys_rst_n => init_addr[6]~reg0.PRESET
sys_rst_n => init_addr[7]~reg0.PRESET
sys_rst_n => init_addr[8]~reg0.PRESET
sys_rst_n => init_addr[9]~reg0.PRESET
sys_rst_n => init_addr[10]~reg0.PRESET
sys_rst_n => init_addr[11]~reg0.PRESET
sys_rst_n => init_addr[12]~reg0.PRESET
sys_rst_n => init_ba[0]~reg0.PRESET
sys_rst_n => init_ba[1]~reg0.PRESET
sys_rst_n => init_cmd[0]~reg0.PRESET
sys_rst_n => init_cmd[1]~reg0.PRESET
sys_rst_n => init_cmd[2]~reg0.PRESET
sys_rst_n => init_cmd[3]~reg0.ACLR
sys_rst_n => cnt_200us[0].ACLR
sys_rst_n => cnt_200us[1].ACLR
sys_rst_n => cnt_200us[2].ACLR
sys_rst_n => cnt_200us[3].ACLR
sys_rst_n => cnt_200us[4].ACLR
sys_rst_n => cnt_200us[5].ACLR
sys_rst_n => cnt_200us[6].ACLR
sys_rst_n => cnt_200us[7].ACLR
sys_rst_n => cnt_200us[8].ACLR
sys_rst_n => cnt_200us[9].ACLR
sys_rst_n => cnt_200us[10].ACLR
sys_rst_n => cnt_200us[11].ACLR
sys_rst_n => cnt_200us[12].ACLR
sys_rst_n => cnt_200us[13].ACLR
sys_rst_n => cnt_200us[14].ACLR
sys_rst_n => cnt_clk[0].ACLR
sys_rst_n => cnt_clk[1].ACLR
sys_rst_n => cnt_clk[2].ACLR
sys_rst_n => cnt_init_aref[0].ACLR
sys_rst_n => cnt_init_aref[1].ACLR
sys_rst_n => cnt_init_aref[2].ACLR
sys_rst_n => cnt_init_aref[3].ACLR
sys_rst_n => init_state~3.DATAIN
init_cmd[0] <= init_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_cmd[1] <= init_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_cmd[2] <= init_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_cmd[3] <= init_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_ba[0] <= init_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_ba[1] <= init_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[0] <= init_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[1] <= init_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[2] <= init_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[3] <= init_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[4] <= init_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[5] <= init_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[6] <= init_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[7] <= init_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[8] <= init_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[9] <= init_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[10] <= init_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[11] <= init_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[12] <= init_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_end <= init_end.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst
sys_clk => rd_en~reg0.CLK
sys_clk => wr_en~reg0.CLK
sys_clk => aref_en~reg0.CLK
sys_clk => state~2.DATAIN
sys_rst_n => aref_en~reg0.ACLR
sys_rst_n => wr_en~reg0.ACLR
sys_rst_n => rd_en~reg0.ACLR
sys_rst_n => state~4.DATAIN
init_cmd[0] => Selector7.IN2
init_cmd[1] => Selector6.IN2
init_cmd[2] => Selector5.IN2
init_cmd[3] => Selector4.IN2
init_end => Selector0.IN1
init_end => state.DATAB
init_ba[0] => Selector9.IN2
init_ba[1] => Selector8.IN2
init_addr[0] => Selector22.IN2
init_addr[1] => Selector21.IN2
init_addr[2] => Selector20.IN2
init_addr[3] => Selector19.IN2
init_addr[4] => Selector18.IN2
init_addr[5] => Selector17.IN2
init_addr[6] => Selector16.IN2
init_addr[7] => Selector15.IN2
init_addr[8] => Selector14.IN2
init_addr[9] => Selector13.IN2
init_addr[10] => Selector12.IN2
init_addr[11] => Selector11.IN2
init_addr[12] => Selector10.IN2
aref_req => state.OUTPUTSELECT
aref_req => state.OUTPUTSELECT
aref_req => state.OUTPUTSELECT
aref_req => always1.IN0
aref_req => Selector1.IN3
aref_req => always2.IN0
aref_end => aref_en.OUTPUTSELECT
aref_end => Selector0.IN2
aref_end => Selector1.IN1
aref_cmd[0] => Selector7.IN3
aref_cmd[1] => Selector6.IN3
aref_cmd[2] => Selector5.IN3
aref_cmd[3] => Selector4.IN3
aref_ba[0] => Selector9.IN3
aref_ba[1] => Selector8.IN3
aref_addr[0] => Selector22.IN3
aref_addr[1] => Selector21.IN3
aref_addr[2] => Selector20.IN3
aref_addr[3] => Selector19.IN3
aref_addr[4] => Selector18.IN3
aref_addr[5] => Selector17.IN3
aref_addr[6] => Selector16.IN3
aref_addr[7] => Selector15.IN3
aref_addr[8] => Selector14.IN3
aref_addr[9] => Selector13.IN3
aref_addr[10] => Selector12.IN3
aref_addr[11] => Selector11.IN3
aref_addr[12] => Selector10.IN3
wr_req => state.OUTPUTSELECT
wr_req => state.OUTPUTSELECT
wr_req => always2.IN1
wr_req => state.DATAA
wr_ba[0] => Selector9.IN4
wr_ba[1] => Selector8.IN4
wr_data[0] => sdram_dq[0].DATAIN
wr_data[1] => sdram_dq[1].DATAIN
wr_data[2] => sdram_dq[2].DATAIN
wr_data[3] => sdram_dq[3].DATAIN
wr_data[4] => sdram_dq[4].DATAIN
wr_data[5] => sdram_dq[5].DATAIN
wr_data[6] => sdram_dq[6].DATAIN
wr_data[7] => sdram_dq[7].DATAIN
wr_data[8] => sdram_dq[8].DATAIN
wr_data[9] => sdram_dq[9].DATAIN
wr_data[10] => sdram_dq[10].DATAIN
wr_data[11] => sdram_dq[11].DATAIN
wr_data[12] => sdram_dq[12].DATAIN
wr_data[13] => sdram_dq[13].DATAIN
wr_data[14] => sdram_dq[14].DATAIN
wr_data[15] => sdram_dq[15].DATAIN
wr_end => wr_en.OUTPUTSELECT
wr_end => Selector0.IN3
wr_end => Selector2.IN2
wr_cmd[0] => Selector7.IN4
wr_cmd[1] => Selector6.IN4
wr_cmd[2] => Selector5.IN4
wr_cmd[3] => Selector4.IN4
wr_addr[0] => Selector22.IN4
wr_addr[1] => Selector21.IN4
wr_addr[2] => Selector20.IN4
wr_addr[3] => Selector19.IN4
wr_addr[4] => Selector18.IN4
wr_addr[5] => Selector17.IN4
wr_addr[6] => Selector16.IN4
wr_addr[7] => Selector15.IN4
wr_addr[8] => Selector14.IN4
wr_addr[9] => Selector13.IN4
wr_addr[10] => Selector12.IN4
wr_addr[11] => Selector11.IN4
wr_addr[12] => Selector10.IN4
wr_sdram_en => sdram_dq[0].OE
wr_sdram_en => sdram_dq[1].OE
wr_sdram_en => sdram_dq[2].OE
wr_sdram_en => sdram_dq[3].OE
wr_sdram_en => sdram_dq[4].OE
wr_sdram_en => sdram_dq[5].OE
wr_sdram_en => sdram_dq[6].OE
wr_sdram_en => sdram_dq[7].OE
wr_sdram_en => sdram_dq[8].OE
wr_sdram_en => sdram_dq[9].OE
wr_sdram_en => sdram_dq[10].OE
wr_sdram_en => sdram_dq[11].OE
wr_sdram_en => sdram_dq[12].OE
wr_sdram_en => sdram_dq[13].OE
wr_sdram_en => sdram_dq[14].OE
wr_sdram_en => sdram_dq[15].OE
rd_req => always3.IN1
rd_req => state.DATAA
rd_req => state.DATAA
rd_end => rd_en.OUTPUTSELECT
rd_end => Selector0.IN4
rd_end => Selector3.IN2
rd_cmd[0] => Selector7.IN5
rd_cmd[1] => Selector6.IN5
rd_cmd[2] => Selector5.IN5
rd_cmd[3] => Selector4.IN5
rd_addr[0] => Selector22.IN5
rd_addr[1] => Selector21.IN5
rd_addr[2] => Selector20.IN5
rd_addr[3] => Selector19.IN5
rd_addr[4] => Selector18.IN5
rd_addr[5] => Selector17.IN5
rd_addr[6] => Selector16.IN5
rd_addr[7] => Selector15.IN5
rd_addr[8] => Selector14.IN5
rd_addr[9] => Selector13.IN5
rd_addr[10] => Selector12.IN5
rd_addr[11] => Selector11.IN5
rd_addr[12] => Selector10.IN5
rd_ba[0] => Selector9.IN5
rd_ba[1] => Selector8.IN5
aref_en <= aref_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en <= rd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= <VCC>
sdram_cs_n <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq[0] <> sdram_dq[0]
sdram_dq[1] <> sdram_dq[1]
sdram_dq[2] <> sdram_dq[2]
sdram_dq[3] <> sdram_dq[3]
sdram_dq[4] <> sdram_dq[4]
sdram_dq[5] <> sdram_dq[5]
sdram_dq[6] <> sdram_dq[6]
sdram_dq[7] <> sdram_dq[7]
sdram_dq[8] <> sdram_dq[8]
sdram_dq[9] <> sdram_dq[9]
sdram_dq[10] <> sdram_dq[10]
sdram_dq[11] <> sdram_dq[11]
sdram_dq[12] <> sdram_dq[12]
sdram_dq[13] <> sdram_dq[13]
sdram_dq[14] <> sdram_dq[14]
sdram_dq[15] <> sdram_dq[15]


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst
sys_clk => aref_addr[0]~reg0.CLK
sys_clk => aref_addr[1]~reg0.CLK
sys_clk => aref_addr[2]~reg0.CLK
sys_clk => aref_addr[3]~reg0.CLK
sys_clk => aref_addr[4]~reg0.CLK
sys_clk => aref_addr[5]~reg0.CLK
sys_clk => aref_addr[6]~reg0.CLK
sys_clk => aref_addr[7]~reg0.CLK
sys_clk => aref_addr[8]~reg0.CLK
sys_clk => aref_addr[9]~reg0.CLK
sys_clk => aref_addr[10]~reg0.CLK
sys_clk => aref_addr[11]~reg0.CLK
sys_clk => aref_addr[12]~reg0.CLK
sys_clk => aref_ba[0]~reg0.CLK
sys_clk => aref_ba[1]~reg0.CLK
sys_clk => aref_cmd[0]~reg0.CLK
sys_clk => aref_cmd[1]~reg0.CLK
sys_clk => aref_cmd[2]~reg0.CLK
sys_clk => aref_cmd[3]~reg0.CLK
sys_clk => cnt_aref_aref[0].CLK
sys_clk => cnt_aref_aref[1].CLK
sys_clk => cnt_clk[0].CLK
sys_clk => cnt_clk[1].CLK
sys_clk => cnt_clk[2].CLK
sys_clk => aref_req~reg0.CLK
sys_clk => cnt_aref[0].CLK
sys_clk => cnt_aref[1].CLK
sys_clk => cnt_aref[2].CLK
sys_clk => cnt_aref[3].CLK
sys_clk => cnt_aref[4].CLK
sys_clk => cnt_aref[5].CLK
sys_clk => cnt_aref[6].CLK
sys_clk => cnt_aref[7].CLK
sys_clk => cnt_aref[8].CLK
sys_clk => cnt_aref[9].CLK
sys_clk => aref_state~1.DATAIN
sys_rst_n => aref_addr[0]~reg0.PRESET
sys_rst_n => aref_addr[1]~reg0.PRESET
sys_rst_n => aref_addr[2]~reg0.PRESET
sys_rst_n => aref_addr[3]~reg0.PRESET
sys_rst_n => aref_addr[4]~reg0.PRESET
sys_rst_n => aref_addr[5]~reg0.PRESET
sys_rst_n => aref_addr[6]~reg0.PRESET
sys_rst_n => aref_addr[7]~reg0.PRESET
sys_rst_n => aref_addr[8]~reg0.PRESET
sys_rst_n => aref_addr[9]~reg0.PRESET
sys_rst_n => aref_addr[10]~reg0.PRESET
sys_rst_n => aref_addr[11]~reg0.PRESET
sys_rst_n => aref_addr[12]~reg0.PRESET
sys_rst_n => aref_ba[0]~reg0.PRESET
sys_rst_n => aref_ba[1]~reg0.PRESET
sys_rst_n => aref_cmd[0]~reg0.PRESET
sys_rst_n => aref_cmd[1]~reg0.PRESET
sys_rst_n => aref_cmd[2]~reg0.PRESET
sys_rst_n => aref_cmd[3]~reg0.ACLR
sys_rst_n => aref_req~reg0.ACLR
sys_rst_n => cnt_aref[0].ACLR
sys_rst_n => cnt_aref[1].ACLR
sys_rst_n => cnt_aref[2].ACLR
sys_rst_n => cnt_aref[3].ACLR
sys_rst_n => cnt_aref[4].ACLR
sys_rst_n => cnt_aref[5].ACLR
sys_rst_n => cnt_aref[6].ACLR
sys_rst_n => cnt_aref[7].ACLR
sys_rst_n => cnt_aref[8].ACLR
sys_rst_n => cnt_aref[9].ACLR
sys_rst_n => cnt_clk[0].ACLR
sys_rst_n => cnt_clk[1].ACLR
sys_rst_n => cnt_clk[2].ACLR
sys_rst_n => cnt_aref_aref[0].ACLR
sys_rst_n => cnt_aref_aref[1].ACLR
sys_rst_n => aref_state~3.DATAIN
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => cnt_aref.OUTPUTSELECT
init_end => always4.IN0
aref_en => always4.IN1
aref_req <= aref_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_cmd[0] <= aref_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_cmd[1] <= aref_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_cmd[2] <= aref_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_cmd[3] <= aref_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_ba[0] <= aref_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_ba[1] <= aref_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[0] <= aref_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[1] <= aref_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[2] <= aref_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[3] <= aref_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[4] <= aref_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[5] <= aref_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[6] <= aref_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[7] <= aref_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[8] <= aref_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[9] <= aref_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[10] <= aref_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[11] <= aref_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[12] <= aref_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_end <= aref_end.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst
sys_clk => wr_sdram_en~reg0.CLK
sys_clk => write_addr[0]~reg0.CLK
sys_clk => write_addr[1]~reg0.CLK
sys_clk => write_addr[2]~reg0.CLK
sys_clk => write_addr[3]~reg0.CLK
sys_clk => write_addr[4]~reg0.CLK
sys_clk => write_addr[5]~reg0.CLK
sys_clk => write_addr[6]~reg0.CLK
sys_clk => write_addr[7]~reg0.CLK
sys_clk => write_addr[8]~reg0.CLK
sys_clk => write_addr[9]~reg0.CLK
sys_clk => write_addr[10]~reg0.CLK
sys_clk => write_addr[11]~reg0.CLK
sys_clk => write_addr[12]~reg0.CLK
sys_clk => write_ba[0]~reg0.CLK
sys_clk => write_ba[1]~reg0.CLK
sys_clk => write_cmd[0]~reg0.CLK
sys_clk => write_cmd[1]~reg0.CLK
sys_clk => write_cmd[2]~reg0.CLK
sys_clk => write_cmd[3]~reg0.CLK
sys_clk => cnt_clk[0].CLK
sys_clk => cnt_clk[1].CLK
sys_clk => cnt_clk[2].CLK
sys_clk => cnt_clk[3].CLK
sys_clk => cnt_clk[4].CLK
sys_clk => cnt_clk[5].CLK
sys_clk => cnt_clk[6].CLK
sys_clk => cnt_clk[7].CLK
sys_clk => cnt_clk[8].CLK
sys_clk => cnt_clk[9].CLK
sys_clk => write_state~1.DATAIN
sys_rst_n => write_addr[0]~reg0.PRESET
sys_rst_n => write_addr[1]~reg0.PRESET
sys_rst_n => write_addr[2]~reg0.PRESET
sys_rst_n => write_addr[3]~reg0.PRESET
sys_rst_n => write_addr[4]~reg0.PRESET
sys_rst_n => write_addr[5]~reg0.PRESET
sys_rst_n => write_addr[6]~reg0.PRESET
sys_rst_n => write_addr[7]~reg0.PRESET
sys_rst_n => write_addr[8]~reg0.PRESET
sys_rst_n => write_addr[9]~reg0.PRESET
sys_rst_n => write_addr[10]~reg0.PRESET
sys_rst_n => write_addr[11]~reg0.PRESET
sys_rst_n => write_addr[12]~reg0.PRESET
sys_rst_n => write_ba[0]~reg0.PRESET
sys_rst_n => write_ba[1]~reg0.PRESET
sys_rst_n => write_cmd[0]~reg0.PRESET
sys_rst_n => write_cmd[1]~reg0.PRESET
sys_rst_n => write_cmd[2]~reg0.PRESET
sys_rst_n => write_cmd[3]~reg0.ACLR
sys_rst_n => wr_sdram_en~reg0.ACLR
sys_rst_n => cnt_clk[0].ACLR
sys_rst_n => cnt_clk[1].ACLR
sys_rst_n => cnt_clk[2].ACLR
sys_rst_n => cnt_clk[3].ACLR
sys_rst_n => cnt_clk[4].ACLR
sys_rst_n => cnt_clk[5].ACLR
sys_rst_n => cnt_clk[6].ACLR
sys_rst_n => cnt_clk[7].ACLR
sys_rst_n => cnt_clk[8].ACLR
sys_rst_n => cnt_clk[9].ACLR
sys_rst_n => write_state~3.DATAIN
init_end => always1.IN0
wr_en => always1.IN1
wr_addr[0] => Selector20.IN5
wr_addr[1] => Selector19.IN5
wr_addr[2] => Selector18.IN5
wr_addr[3] => Selector17.IN5
wr_addr[4] => Selector16.IN5
wr_addr[5] => Selector15.IN5
wr_addr[6] => Selector14.IN5
wr_addr[7] => Selector13.IN5
wr_addr[8] => Selector12.IN5
wr_addr[9] => Selector20.IN4
wr_addr[10] => Selector19.IN4
wr_addr[11] => Selector18.IN4
wr_addr[12] => Selector17.IN4
wr_addr[13] => Selector16.IN4
wr_addr[14] => Selector15.IN4
wr_addr[15] => Selector14.IN4
wr_addr[16] => Selector13.IN4
wr_addr[17] => Selector12.IN4
wr_addr[18] => Selector11.IN5
wr_addr[19] => Selector10.IN4
wr_addr[20] => Selector9.IN5
wr_addr[21] => Selector8.IN5
wr_addr[22] => Selector7.IN4
wr_addr[23] => Selector6.IN4
wr_data[0] => wr_sdram_data.DATAB
wr_data[1] => wr_sdram_data.DATAB
wr_data[2] => wr_sdram_data.DATAB
wr_data[3] => wr_sdram_data.DATAB
wr_data[4] => wr_sdram_data.DATAB
wr_data[5] => wr_sdram_data.DATAB
wr_data[6] => wr_sdram_data.DATAB
wr_data[7] => wr_sdram_data.DATAB
wr_data[8] => wr_sdram_data.DATAB
wr_data[9] => wr_sdram_data.DATAB
wr_data[10] => wr_sdram_data.DATAB
wr_data[11] => wr_sdram_data.DATAB
wr_data[12] => wr_sdram_data.DATAB
wr_data[13] => wr_sdram_data.DATAB
wr_data[14] => wr_sdram_data.DATAB
wr_data[15] => wr_sdram_data.DATAB
wr_burst_len[0] => LessThan0.IN10
wr_burst_len[0] => Add2.IN20
wr_burst_len[1] => Add0.IN18
wr_burst_len[1] => Add2.IN19
wr_burst_len[2] => Add0.IN17
wr_burst_len[2] => Add2.IN18
wr_burst_len[3] => Add0.IN16
wr_burst_len[3] => Add2.IN17
wr_burst_len[4] => Add0.IN15
wr_burst_len[4] => Add2.IN16
wr_burst_len[5] => Add0.IN14
wr_burst_len[5] => Add2.IN15
wr_burst_len[6] => Add0.IN13
wr_burst_len[6] => Add2.IN14
wr_burst_len[7] => Add0.IN12
wr_burst_len[7] => Add2.IN13
wr_burst_len[8] => Add0.IN11
wr_burst_len[8] => Add2.IN12
wr_burst_len[9] => Add0.IN10
wr_burst_len[9] => Add2.IN11
wr_ack <= wr_ack.DB_MAX_OUTPUT_PORT_TYPE
wr_end <= wr_end.DB_MAX_OUTPUT_PORT_TYPE
write_cmd[0] <= write_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_cmd[1] <= write_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_cmd[2] <= write_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_cmd[3] <= write_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_ba[0] <= write_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_ba[1] <= write_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[0] <= write_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[1] <= write_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[2] <= write_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[3] <= write_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[4] <= write_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[5] <= write_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[6] <= write_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[7] <= write_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[8] <= write_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[9] <= write_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[10] <= write_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[11] <= write_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[12] <= write_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_en <= wr_sdram_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[0] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[1] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[2] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[3] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[4] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[5] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[6] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[7] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[8] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[9] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[10] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[11] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[12] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[13] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[14] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[15] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst
sys_clk => read_addr[0]~reg0.CLK
sys_clk => read_addr[1]~reg0.CLK
sys_clk => read_addr[2]~reg0.CLK
sys_clk => read_addr[3]~reg0.CLK
sys_clk => read_addr[4]~reg0.CLK
sys_clk => read_addr[5]~reg0.CLK
sys_clk => read_addr[6]~reg0.CLK
sys_clk => read_addr[7]~reg0.CLK
sys_clk => read_addr[8]~reg0.CLK
sys_clk => read_addr[9]~reg0.CLK
sys_clk => read_addr[10]~reg0.CLK
sys_clk => read_addr[11]~reg0.CLK
sys_clk => read_addr[12]~reg0.CLK
sys_clk => read_ba[0]~reg0.CLK
sys_clk => read_ba[1]~reg0.CLK
sys_clk => read_cmd[0]~reg0.CLK
sys_clk => read_cmd[1]~reg0.CLK
sys_clk => read_cmd[2]~reg0.CLK
sys_clk => read_cmd[3]~reg0.CLK
sys_clk => cnt_clk[0].CLK
sys_clk => cnt_clk[1].CLK
sys_clk => cnt_clk[2].CLK
sys_clk => cnt_clk[3].CLK
sys_clk => cnt_clk[4].CLK
sys_clk => cnt_clk[5].CLK
sys_clk => cnt_clk[6].CLK
sys_clk => cnt_clk[7].CLK
sys_clk => cnt_clk[8].CLK
sys_clk => cnt_clk[9].CLK
sys_clk => rd_data_reg[0].CLK
sys_clk => rd_data_reg[1].CLK
sys_clk => rd_data_reg[2].CLK
sys_clk => rd_data_reg[3].CLK
sys_clk => rd_data_reg[4].CLK
sys_clk => rd_data_reg[5].CLK
sys_clk => rd_data_reg[6].CLK
sys_clk => rd_data_reg[7].CLK
sys_clk => rd_data_reg[8].CLK
sys_clk => rd_data_reg[9].CLK
sys_clk => rd_data_reg[10].CLK
sys_clk => rd_data_reg[11].CLK
sys_clk => rd_data_reg[12].CLK
sys_clk => rd_data_reg[13].CLK
sys_clk => rd_data_reg[14].CLK
sys_clk => rd_data_reg[15].CLK
sys_clk => read_state~1.DATAIN
sys_rst_n => read_addr[0]~reg0.PRESET
sys_rst_n => read_addr[1]~reg0.PRESET
sys_rst_n => read_addr[2]~reg0.PRESET
sys_rst_n => read_addr[3]~reg0.PRESET
sys_rst_n => read_addr[4]~reg0.PRESET
sys_rst_n => read_addr[5]~reg0.PRESET
sys_rst_n => read_addr[6]~reg0.PRESET
sys_rst_n => read_addr[7]~reg0.PRESET
sys_rst_n => read_addr[8]~reg0.PRESET
sys_rst_n => read_addr[9]~reg0.PRESET
sys_rst_n => read_addr[10]~reg0.PRESET
sys_rst_n => read_addr[11]~reg0.PRESET
sys_rst_n => read_addr[12]~reg0.PRESET
sys_rst_n => read_ba[0]~reg0.PRESET
sys_rst_n => read_ba[1]~reg0.PRESET
sys_rst_n => read_cmd[0]~reg0.PRESET
sys_rst_n => read_cmd[1]~reg0.PRESET
sys_rst_n => read_cmd[2]~reg0.PRESET
sys_rst_n => read_cmd[3]~reg0.ACLR
sys_rst_n => rd_data_reg[0].ACLR
sys_rst_n => rd_data_reg[1].ACLR
sys_rst_n => rd_data_reg[2].ACLR
sys_rst_n => rd_data_reg[3].ACLR
sys_rst_n => rd_data_reg[4].ACLR
sys_rst_n => rd_data_reg[5].ACLR
sys_rst_n => rd_data_reg[6].ACLR
sys_rst_n => rd_data_reg[7].ACLR
sys_rst_n => rd_data_reg[8].ACLR
sys_rst_n => rd_data_reg[9].ACLR
sys_rst_n => rd_data_reg[10].ACLR
sys_rst_n => rd_data_reg[11].ACLR
sys_rst_n => rd_data_reg[12].ACLR
sys_rst_n => rd_data_reg[13].ACLR
sys_rst_n => rd_data_reg[14].ACLR
sys_rst_n => rd_data_reg[15].ACLR
sys_rst_n => cnt_clk[0].ACLR
sys_rst_n => cnt_clk[1].ACLR
sys_rst_n => cnt_clk[2].ACLR
sys_rst_n => cnt_clk[3].ACLR
sys_rst_n => cnt_clk[4].ACLR
sys_rst_n => cnt_clk[5].ACLR
sys_rst_n => cnt_clk[6].ACLR
sys_rst_n => cnt_clk[7].ACLR
sys_rst_n => cnt_clk[8].ACLR
sys_rst_n => cnt_clk[9].ACLR
sys_rst_n => read_state~3.DATAIN
init_end => always2.IN0
rd_en => always2.IN1
rd_addr[0] => Selector21.IN5
rd_addr[1] => Selector20.IN5
rd_addr[2] => Selector19.IN5
rd_addr[3] => Selector18.IN5
rd_addr[4] => Selector17.IN5
rd_addr[5] => Selector16.IN5
rd_addr[6] => Selector15.IN5
rd_addr[7] => Selector14.IN5
rd_addr[8] => Selector13.IN5
rd_addr[9] => Selector21.IN4
rd_addr[10] => Selector20.IN4
rd_addr[11] => Selector19.IN4
rd_addr[12] => Selector18.IN4
rd_addr[13] => Selector17.IN4
rd_addr[14] => Selector16.IN4
rd_addr[15] => Selector15.IN4
rd_addr[16] => Selector14.IN4
rd_addr[17] => Selector13.IN4
rd_addr[18] => Selector12.IN5
rd_addr[19] => Selector11.IN4
rd_addr[20] => Selector10.IN5
rd_addr[21] => Selector9.IN5
rd_addr[22] => Selector8.IN4
rd_addr[23] => Selector7.IN4
rd_data[0] => rd_data_reg[0].DATAIN
rd_data[1] => rd_data_reg[1].DATAIN
rd_data[2] => rd_data_reg[2].DATAIN
rd_data[3] => rd_data_reg[3].DATAIN
rd_data[4] => rd_data_reg[4].DATAIN
rd_data[5] => rd_data_reg[5].DATAIN
rd_data[6] => rd_data_reg[6].DATAIN
rd_data[7] => rd_data_reg[7].DATAIN
rd_data[8] => rd_data_reg[8].DATAIN
rd_data[9] => rd_data_reg[9].DATAIN
rd_data[10] => rd_data_reg[10].DATAIN
rd_data[11] => rd_data_reg[11].DATAIN
rd_data[12] => rd_data_reg[12].DATAIN
rd_data[13] => rd_data_reg[13].DATAIN
rd_data[14] => rd_data_reg[14].DATAIN
rd_data[15] => rd_data_reg[15].DATAIN
rd_burst_len[0] => Add0.IN20
rd_burst_len[0] => Equal2.IN53
rd_burst_len[0] => Equal3.IN53
rd_burst_len[1] => Add0.IN19
rd_burst_len[1] => Add2.IN18
rd_burst_len[1] => Equal3.IN52
rd_burst_len[2] => Add0.IN18
rd_burst_len[2] => Add2.IN17
rd_burst_len[2] => Add3.IN16
rd_burst_len[3] => Add0.IN17
rd_burst_len[3] => Add2.IN16
rd_burst_len[3] => Add3.IN15
rd_burst_len[4] => Add0.IN16
rd_burst_len[4] => Add2.IN15
rd_burst_len[4] => Add3.IN14
rd_burst_len[5] => Add0.IN15
rd_burst_len[5] => Add2.IN14
rd_burst_len[5] => Add3.IN13
rd_burst_len[6] => Add0.IN14
rd_burst_len[6] => Add2.IN13
rd_burst_len[6] => Add3.IN12
rd_burst_len[7] => Add0.IN13
rd_burst_len[7] => Add2.IN12
rd_burst_len[7] => Add3.IN11
rd_burst_len[8] => Add0.IN12
rd_burst_len[8] => Add2.IN11
rd_burst_len[8] => Add3.IN10
rd_burst_len[9] => Add0.IN11
rd_burst_len[9] => Add2.IN10
rd_burst_len[9] => Add3.IN9
rd_ack <= rd_ack.DB_MAX_OUTPUT_PORT_TYPE
rd_end <= rd_end.DB_MAX_OUTPUT_PORT_TYPE
read_cmd[0] <= read_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_cmd[1] <= read_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_cmd[2] <= read_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_cmd[3] <= read_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ba[0] <= read_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ba[1] <= read_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[0] <= read_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[1] <= read_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[2] <= read_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[3] <= read_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[4] <= read_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[5] <= read_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[6] <= read_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[7] <= read_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[8] <= read_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[9] <= read_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[10] <= read_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[11] <= read_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[12] <= read_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[0] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[1] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[2] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[3] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[4] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[5] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[6] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[7] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[8] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[9] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[10] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[11] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[12] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[13] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[14] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[15] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst
tft_clk => tft_clk.IN2
tft_rst => tft_rst.IN2
ip_data[0] => ip_data[0].IN1
ip_data[1] => ip_data[1].IN1
ip_data[2] => ip_data[2].IN1
ip_data[3] => ip_data[3].IN1
ip_data[4] => ip_data[4].IN1
ip_data[5] => ip_data[5].IN1
ip_data[6] => ip_data[6].IN1
ip_data[7] => ip_data[7].IN1
ip_data[8] => ip_data[8].IN1
ip_data[9] => ip_data[9].IN1
ip_data[10] => ip_data[10].IN1
ip_data[11] => ip_data[11].IN1
ip_data[12] => ip_data[12].IN1
ip_data[13] => ip_data[13].IN1
ip_data[14] => ip_data[14].IN1
ip_data[15] => ip_data[15].IN1
ip_flag => ip_flag.IN1
op_flag <= sobel:sobel_inst.op_flag
op_data[0] <= sobel:sobel_inst.op_data
op_data[1] <= sobel:sobel_inst.op_data
op_data[2] <= sobel:sobel_inst.op_data
op_data[3] <= sobel:sobel_inst.op_data
op_data[4] <= sobel:sobel_inst.op_data
op_data[5] <= sobel:sobel_inst.op_data
op_data[6] <= sobel:sobel_inst.op_data
op_data[7] <= sobel:sobel_inst.op_data


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|gray:gray_inst
tft_clk => ~NO_FANOUT~
tft_rst => ~NO_FANOUT~
gray_ip_data[0] => Add2.IN56
gray_ip_data[0] => Add1.IN33
gray_ip_data[1] => Add2.IN55
gray_ip_data[1] => Add1.IN32
gray_ip_data[2] => Add2.IN54
gray_ip_data[2] => Add1.IN31
gray_ip_data[3] => Add2.IN53
gray_ip_data[3] => Add1.IN30
gray_ip_data[4] => Add2.IN52
gray_ip_data[4] => Add1.IN29
gray_ip_data[5] => Mult1.IN23
gray_ip_data[6] => Mult1.IN22
gray_ip_data[7] => Mult1.IN21
gray_ip_data[8] => Mult1.IN20
gray_ip_data[9] => Mult1.IN19
gray_ip_data[10] => Mult1.IN18
gray_ip_data[11] => Mult0.IN22
gray_ip_data[12] => Mult0.IN21
gray_ip_data[13] => Mult0.IN20
gray_ip_data[14] => Mult0.IN19
gray_ip_data[15] => Mult0.IN18
gray_ip_flag => gray_op_flag.DATAIN
gray_op_flag <= gray_ip_flag.DB_MAX_OUTPUT_PORT_TYPE
gray_op_data[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
gray_op_data[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
gray_op_data[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
gray_op_data[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
gray_op_data[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
gray_op_data[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
gray_op_data[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
gray_op_data[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst
tft_clk => tft_clk.IN2
tft_rst => reg8[0].ACLR
tft_rst => reg8[1].ACLR
tft_rst => reg8[2].ACLR
tft_rst => reg8[3].ACLR
tft_rst => reg8[4].ACLR
tft_rst => reg8[5].ACLR
tft_rst => reg8[6].ACLR
tft_rst => reg8[7].ACLR
tft_rst => reg7[0].ACLR
tft_rst => reg7[1].ACLR
tft_rst => reg7[2].ACLR
tft_rst => reg7[3].ACLR
tft_rst => reg7[4].ACLR
tft_rst => reg7[5].ACLR
tft_rst => reg7[6].ACLR
tft_rst => reg7[7].ACLR
tft_rst => reg6[0].ACLR
tft_rst => reg6[1].ACLR
tft_rst => reg6[2].ACLR
tft_rst => reg6[3].ACLR
tft_rst => reg6[4].ACLR
tft_rst => reg6[5].ACLR
tft_rst => reg6[6].ACLR
tft_rst => reg6[7].ACLR
tft_rst => reg5[0].ACLR
tft_rst => reg5[1].ACLR
tft_rst => reg5[2].ACLR
tft_rst => reg5[3].ACLR
tft_rst => reg5[4].ACLR
tft_rst => reg5[5].ACLR
tft_rst => reg5[6].ACLR
tft_rst => reg5[7].ACLR
tft_rst => reg4[0].ACLR
tft_rst => reg4[1].ACLR
tft_rst => reg4[2].ACLR
tft_rst => reg4[3].ACLR
tft_rst => reg4[4].ACLR
tft_rst => reg4[5].ACLR
tft_rst => reg4[6].ACLR
tft_rst => reg4[7].ACLR
tft_rst => reg3[0].ACLR
tft_rst => reg3[1].ACLR
tft_rst => reg3[2].ACLR
tft_rst => reg3[3].ACLR
tft_rst => reg3[4].ACLR
tft_rst => reg3[5].ACLR
tft_rst => reg3[6].ACLR
tft_rst => reg3[7].ACLR
tft_rst => reg2[0].ACLR
tft_rst => reg2[1].ACLR
tft_rst => reg2[2].ACLR
tft_rst => reg2[3].ACLR
tft_rst => reg2[4].ACLR
tft_rst => reg2[5].ACLR
tft_rst => reg2[6].ACLR
tft_rst => reg2[7].ACLR
tft_rst => reg1[0].ACLR
tft_rst => reg1[1].ACLR
tft_rst => reg1[2].ACLR
tft_rst => reg1[3].ACLR
tft_rst => reg1[4].ACLR
tft_rst => reg1[5].ACLR
tft_rst => reg1[6].ACLR
tft_rst => reg1[7].ACLR
tft_rst => reg0[0].ACLR
tft_rst => reg0[1].ACLR
tft_rst => reg0[2].ACLR
tft_rst => reg0[3].ACLR
tft_rst => reg0[4].ACLR
tft_rst => reg0[5].ACLR
tft_rst => reg0[6].ACLR
tft_rst => reg0[7].ACLR
tft_rst => col_cnt[0].ACLR
tft_rst => col_cnt[1].ACLR
tft_rst => col_cnt[2].ACLR
tft_rst => col_cnt[3].ACLR
tft_rst => col_cnt[4].ACLR
tft_rst => col_cnt[5].ACLR
tft_rst => col_cnt[6].ACLR
tft_rst => col_cnt[7].ACLR
tft_rst => col_cnt[8].ACLR
tft_rst => col_cnt[9].ACLR
tft_rst => col_cnt[10].ACLR
tft_rst => col_cnt[11].ACLR
tft_rst => op_flag~reg0.ACLR
tft_rst => row_cnt[0].ACLR
tft_rst => row_cnt[1].ACLR
tft_rst => row_cnt[2].ACLR
tft_rst => row_cnt[3].ACLR
tft_rst => row_cnt[4].ACLR
tft_rst => row_cnt[5].ACLR
tft_rst => row_cnt[6].ACLR
tft_rst => row_cnt[7].ACLR
tft_rst => row_cnt[8].ACLR
tft_rst => row_cnt[9].ACLR
tft_rst => row_cnt[10].ACLR
tft_rst => row_cnt[11].ACLR
tft_rst => data_r3[0].ACLR
tft_rst => data_r3[1].ACLR
tft_rst => data_r3[2].ACLR
tft_rst => data_r3[3].ACLR
tft_rst => data_r3[4].ACLR
tft_rst => data_r3[5].ACLR
tft_rst => data_r3[6].ACLR
tft_rst => data_r3[7].ACLR
tft_rst => trans_flag.ACLR
tft_rst => reg_cnt[0].ACLR
tft_rst => reg_cnt[1].ACLR
tft_rst => sobel_en.ACLR
tft_rst => res_x[0].ACLR
tft_rst => res_x[1].ACLR
tft_rst => res_x[2].ACLR
tft_rst => res_x[3].ACLR
tft_rst => res_x[4].ACLR
tft_rst => res_x[5].ACLR
tft_rst => res_x[6].ACLR
tft_rst => res_x[7].ACLR
tft_rst => res_x[8].ACLR
tft_rst => res_x[9].ACLR
tft_rst => res_x[10].ACLR
tft_rst => res_x[11].ACLR
tft_rst => res_y[0].ACLR
tft_rst => res_y[1].ACLR
tft_rst => res_y[2].ACLR
tft_rst => res_y[3].ACLR
tft_rst => res_y[4].ACLR
tft_rst => res_y[5].ACLR
tft_rst => res_y[6].ACLR
tft_rst => res_y[7].ACLR
tft_rst => res_y[8].ACLR
tft_rst => res_y[9].ACLR
tft_rst => res_y[10].ACLR
tft_rst => res_y[11].ACLR
tft_rst => cacu_en.ACLR
tft_rst => sum_data[0].ACLR
tft_rst => sum_data[1].ACLR
tft_rst => sum_data[2].ACLR
tft_rst => sum_data[3].ACLR
tft_rst => sum_data[4].ACLR
tft_rst => sum_data[5].ACLR
tft_rst => sum_data[6].ACLR
tft_rst => sum_data[7].ACLR
tft_rst => sum_data[8].ACLR
tft_rst => sum_data[9].ACLR
tft_rst => sum_data[10].ACLR
tft_rst => op_cnt[0].ACLR
tft_rst => op_cnt[1].ACLR
tft_rst => op_cnt[2].ACLR
tft_rst => op_cnt[3].ACLR
tft_rst => op_cnt[4].ACLR
tft_rst => op_cnt[5].ACLR
tft_rst => op_cnt[6].ACLR
tft_rst => op_cnt[7].ACLR
tft_rst => op_cnt[8].ACLR
tft_rst => op_cnt[9].ACLR
tft_rst => op_cnt[10].ACLR
tft_rst => op_cnt[11].ACLR
tft_rst => op_cnt[12].ACLR
tft_rst => op_cnt[13].ACLR
tft_rst => op_cnt[14].ACLR
tft_rst => op_cnt[15].ACLR
tft_rst => op_cnt[16].ACLR
tft_rst => op_cnt[17].ACLR
tft_rst => op_cnt[18].ACLR
tft_rst => op_cnt[19].ACLR
tft_rst => op_cnt[20].ACLR
tft_rst => op_cnt[21].ACLR
tft_rst => op_cnt[22].ACLR
tft_rst => op_cnt[23].ACLR
tft_rst => aclr.ACLR
tft_rst => comb.IN1
tft_rst => comb.IN1
ip_flag => wr_req1.IN1
ip_data[0] => ip_data[0].IN2
ip_data[1] => ip_data[1].IN2
ip_data[2] => ip_data[2].IN2
ip_data[3] => ip_data[3].IN2
ip_data[4] => ip_data[4].IN2
ip_data[5] => ip_data[5].IN2
ip_data[6] => ip_data[6].IN2
ip_data[7] => ip_data[7].IN2
op_flag <= op_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
op_data[0] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[1] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[2] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[3] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[4] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[5] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[6] <= op_data.DB_MAX_OUTPUT_PORT_TYPE
op_data[7] <= op_data.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
usedw[10] <= scfifo:scfifo_component.usedw
usedw[11] <= scfifo:scfifo_component.usedw


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component
data[0] => scfifo_g741:auto_generated.data[0]
data[1] => scfifo_g741:auto_generated.data[1]
data[2] => scfifo_g741:auto_generated.data[2]
data[3] => scfifo_g741:auto_generated.data[3]
data[4] => scfifo_g741:auto_generated.data[4]
data[5] => scfifo_g741:auto_generated.data[5]
data[6] => scfifo_g741:auto_generated.data[6]
data[7] => scfifo_g741:auto_generated.data[7]
q[0] <= scfifo_g741:auto_generated.q[0]
q[1] <= scfifo_g741:auto_generated.q[1]
q[2] <= scfifo_g741:auto_generated.q[2]
q[3] <= scfifo_g741:auto_generated.q[3]
q[4] <= scfifo_g741:auto_generated.q[4]
q[5] <= scfifo_g741:auto_generated.q[5]
q[6] <= scfifo_g741:auto_generated.q[6]
q[7] <= scfifo_g741:auto_generated.q[7]
wrreq => scfifo_g741:auto_generated.wrreq
rdreq => scfifo_g741:auto_generated.rdreq
clock => scfifo_g741:auto_generated.clock
aclr => scfifo_g741:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_g741:auto_generated.empty
full <= scfifo_g741:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_g741:auto_generated.usedw[0]
usedw[1] <= scfifo_g741:auto_generated.usedw[1]
usedw[2] <= scfifo_g741:auto_generated.usedw[2]
usedw[3] <= scfifo_g741:auto_generated.usedw[3]
usedw[4] <= scfifo_g741:auto_generated.usedw[4]
usedw[5] <= scfifo_g741:auto_generated.usedw[5]
usedw[6] <= scfifo_g741:auto_generated.usedw[6]
usedw[7] <= scfifo_g741:auto_generated.usedw[7]
usedw[8] <= scfifo_g741:auto_generated.usedw[8]
usedw[9] <= scfifo_g741:auto_generated.usedw[9]
usedw[10] <= scfifo_g741:auto_generated.usedw[10]
usedw[11] <= scfifo_g741:auto_generated.usedw[11]


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated
aclr => a_dpfifo_nd41:dpfifo.aclr
clock => a_dpfifo_nd41:dpfifo.clock
data[0] => a_dpfifo_nd41:dpfifo.data[0]
data[1] => a_dpfifo_nd41:dpfifo.data[1]
data[2] => a_dpfifo_nd41:dpfifo.data[2]
data[3] => a_dpfifo_nd41:dpfifo.data[3]
data[4] => a_dpfifo_nd41:dpfifo.data[4]
data[5] => a_dpfifo_nd41:dpfifo.data[5]
data[6] => a_dpfifo_nd41:dpfifo.data[6]
data[7] => a_dpfifo_nd41:dpfifo.data[7]
empty <= a_dpfifo_nd41:dpfifo.empty
full <= a_dpfifo_nd41:dpfifo.full
q[0] <= a_dpfifo_nd41:dpfifo.q[0]
q[1] <= a_dpfifo_nd41:dpfifo.q[1]
q[2] <= a_dpfifo_nd41:dpfifo.q[2]
q[3] <= a_dpfifo_nd41:dpfifo.q[3]
q[4] <= a_dpfifo_nd41:dpfifo.q[4]
q[5] <= a_dpfifo_nd41:dpfifo.q[5]
q[6] <= a_dpfifo_nd41:dpfifo.q[6]
q[7] <= a_dpfifo_nd41:dpfifo.q[7]
rdreq => a_dpfifo_nd41:dpfifo.rreq
usedw[0] <= a_dpfifo_nd41:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_nd41:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_nd41:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_nd41:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_nd41:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_nd41:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_nd41:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_nd41:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_nd41:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_nd41:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_nd41:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_nd41:dpfifo.usedw[11]
wrreq => a_dpfifo_nd41:dpfifo.wreq


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_f811:FIFOram.inclock
clock => dpram_f811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_f811:FIFOram.data[0]
data[1] => dpram_f811:FIFOram.data[1]
data[2] => dpram_f811:FIFOram.data[2]
data[3] => dpram_f811:FIFOram.data[3]
data[4] => dpram_f811:FIFOram.data[4]
data[5] => dpram_f811:FIFOram.data[5]
data[6] => dpram_f811:FIFOram.data[6]
data[7] => dpram_f811:FIFOram.data[7]
empty <= a_fefifo_1bf:fifo_state.empty
full <= a_fefifo_1bf:fifo_state.full
q[0] <= dpram_f811:FIFOram.q[0]
q[1] <= dpram_f811:FIFOram.q[1]
q[2] <= dpram_f811:FIFOram.q[2]
q[3] <= dpram_f811:FIFOram.q[3]
q[4] <= dpram_f811:FIFOram.q[4]
q[5] <= dpram_f811:FIFOram.q[5]
q[6] <= dpram_f811:FIFOram.q[6]
q[7] <= dpram_f811:FIFOram.q[7]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram
data[0] => altsyncram_g3k1:altsyncram1.data_a[0]
data[1] => altsyncram_g3k1:altsyncram1.data_a[1]
data[2] => altsyncram_g3k1:altsyncram1.data_a[2]
data[3] => altsyncram_g3k1:altsyncram1.data_a[3]
data[4] => altsyncram_g3k1:altsyncram1.data_a[4]
data[5] => altsyncram_g3k1:altsyncram1.data_a[5]
data[6] => altsyncram_g3k1:altsyncram1.data_a[6]
data[7] => altsyncram_g3k1:altsyncram1.data_a[7]
inclock => altsyncram_g3k1:altsyncram1.clock0
outclock => altsyncram_g3k1:altsyncram1.clock1
outclocken => altsyncram_g3k1:altsyncram1.clocken1
q[0] <= altsyncram_g3k1:altsyncram1.q_b[0]
q[1] <= altsyncram_g3k1:altsyncram1.q_b[1]
q[2] <= altsyncram_g3k1:altsyncram1.q_b[2]
q[3] <= altsyncram_g3k1:altsyncram1.q_b[3]
q[4] <= altsyncram_g3k1:altsyncram1.q_b[4]
q[5] <= altsyncram_g3k1:altsyncram1.q_b[5]
q[6] <= altsyncram_g3k1:altsyncram1.q_b[6]
q[7] <= altsyncram_g3k1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_g3k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_g3k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_g3k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_g3k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_g3k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_g3k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_g3k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_g3k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_g3k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_g3k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_g3k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_g3k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_g3k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_g3k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_g3k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_g3k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_g3k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_g3k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_g3k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_g3k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_g3k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_g3k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_g3k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_g3k1:altsyncram1.address_a[11]
wren => altsyncram_g3k1:altsyncram1.wren_a


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[10] => ram_block2a1.PORTAADDR10
address_a[10] => ram_block2a2.PORTAADDR10
address_a[10] => ram_block2a3.PORTAADDR10
address_a[10] => ram_block2a4.PORTAADDR10
address_a[10] => ram_block2a5.PORTAADDR10
address_a[10] => ram_block2a6.PORTAADDR10
address_a[10] => ram_block2a7.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_a[11] => ram_block2a1.PORTAADDR11
address_a[11] => ram_block2a2.PORTAADDR11
address_a[11] => ram_block2a3.PORTAADDR11
address_a[11] => ram_block2a4.PORTAADDR11
address_a[11] => ram_block2a5.PORTAADDR11
address_a[11] => ram_block2a6.PORTAADDR11
address_a[11] => ram_block2a7.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
address_b[11] => ram_block2a1.PORTBADDR11
address_b[11] => ram_block2a2.PORTBADDR11
address_b[11] => ram_block2a3.PORTBADDR11
address_b[11] => ram_block2a4.PORTBADDR11
address_b[11] => ram_block2a5.PORTBADDR11
address_b[11] => ram_block2a6.PORTBADDR11
address_b[11] => ram_block2a7.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst1|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
usedw[10] <= scfifo:scfifo_component.usedw
usedw[11] <= scfifo:scfifo_component.usedw


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component
data[0] => scfifo_g741:auto_generated.data[0]
data[1] => scfifo_g741:auto_generated.data[1]
data[2] => scfifo_g741:auto_generated.data[2]
data[3] => scfifo_g741:auto_generated.data[3]
data[4] => scfifo_g741:auto_generated.data[4]
data[5] => scfifo_g741:auto_generated.data[5]
data[6] => scfifo_g741:auto_generated.data[6]
data[7] => scfifo_g741:auto_generated.data[7]
q[0] <= scfifo_g741:auto_generated.q[0]
q[1] <= scfifo_g741:auto_generated.q[1]
q[2] <= scfifo_g741:auto_generated.q[2]
q[3] <= scfifo_g741:auto_generated.q[3]
q[4] <= scfifo_g741:auto_generated.q[4]
q[5] <= scfifo_g741:auto_generated.q[5]
q[6] <= scfifo_g741:auto_generated.q[6]
q[7] <= scfifo_g741:auto_generated.q[7]
wrreq => scfifo_g741:auto_generated.wrreq
rdreq => scfifo_g741:auto_generated.rdreq
clock => scfifo_g741:auto_generated.clock
aclr => scfifo_g741:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_g741:auto_generated.empty
full <= scfifo_g741:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_g741:auto_generated.usedw[0]
usedw[1] <= scfifo_g741:auto_generated.usedw[1]
usedw[2] <= scfifo_g741:auto_generated.usedw[2]
usedw[3] <= scfifo_g741:auto_generated.usedw[3]
usedw[4] <= scfifo_g741:auto_generated.usedw[4]
usedw[5] <= scfifo_g741:auto_generated.usedw[5]
usedw[6] <= scfifo_g741:auto_generated.usedw[6]
usedw[7] <= scfifo_g741:auto_generated.usedw[7]
usedw[8] <= scfifo_g741:auto_generated.usedw[8]
usedw[9] <= scfifo_g741:auto_generated.usedw[9]
usedw[10] <= scfifo_g741:auto_generated.usedw[10]
usedw[11] <= scfifo_g741:auto_generated.usedw[11]


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated
aclr => a_dpfifo_nd41:dpfifo.aclr
clock => a_dpfifo_nd41:dpfifo.clock
data[0] => a_dpfifo_nd41:dpfifo.data[0]
data[1] => a_dpfifo_nd41:dpfifo.data[1]
data[2] => a_dpfifo_nd41:dpfifo.data[2]
data[3] => a_dpfifo_nd41:dpfifo.data[3]
data[4] => a_dpfifo_nd41:dpfifo.data[4]
data[5] => a_dpfifo_nd41:dpfifo.data[5]
data[6] => a_dpfifo_nd41:dpfifo.data[6]
data[7] => a_dpfifo_nd41:dpfifo.data[7]
empty <= a_dpfifo_nd41:dpfifo.empty
full <= a_dpfifo_nd41:dpfifo.full
q[0] <= a_dpfifo_nd41:dpfifo.q[0]
q[1] <= a_dpfifo_nd41:dpfifo.q[1]
q[2] <= a_dpfifo_nd41:dpfifo.q[2]
q[3] <= a_dpfifo_nd41:dpfifo.q[3]
q[4] <= a_dpfifo_nd41:dpfifo.q[4]
q[5] <= a_dpfifo_nd41:dpfifo.q[5]
q[6] <= a_dpfifo_nd41:dpfifo.q[6]
q[7] <= a_dpfifo_nd41:dpfifo.q[7]
rdreq => a_dpfifo_nd41:dpfifo.rreq
usedw[0] <= a_dpfifo_nd41:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_nd41:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_nd41:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_nd41:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_nd41:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_nd41:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_nd41:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_nd41:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_nd41:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_nd41:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_nd41:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_nd41:dpfifo.usedw[11]
wrreq => a_dpfifo_nd41:dpfifo.wreq


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo
aclr => a_fefifo_1bf:fifo_state.aclr
aclr => cntr_epb:rd_ptr_count.aclr
aclr => cntr_epb:wr_ptr.aclr
clock => a_fefifo_1bf:fifo_state.clock
clock => dpram_f811:FIFOram.inclock
clock => dpram_f811:FIFOram.outclock
clock => cntr_epb:rd_ptr_count.clock
clock => cntr_epb:wr_ptr.clock
data[0] => dpram_f811:FIFOram.data[0]
data[1] => dpram_f811:FIFOram.data[1]
data[2] => dpram_f811:FIFOram.data[2]
data[3] => dpram_f811:FIFOram.data[3]
data[4] => dpram_f811:FIFOram.data[4]
data[5] => dpram_f811:FIFOram.data[5]
data[6] => dpram_f811:FIFOram.data[6]
data[7] => dpram_f811:FIFOram.data[7]
empty <= a_fefifo_1bf:fifo_state.empty
full <= a_fefifo_1bf:fifo_state.full
q[0] <= dpram_f811:FIFOram.q[0]
q[1] <= dpram_f811:FIFOram.q[1]
q[2] <= dpram_f811:FIFOram.q[2]
q[3] <= dpram_f811:FIFOram.q[3]
q[4] <= dpram_f811:FIFOram.q[4]
q[5] <= dpram_f811:FIFOram.q[5]
q[6] <= dpram_f811:FIFOram.q[6]
q[7] <= dpram_f811:FIFOram.q[7]
rreq => a_fefifo_1bf:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_1bf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_epb:rd_ptr_count.sclr
sclr => cntr_epb:wr_ptr.sclr
usedw[0] <= a_fefifo_1bf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_1bf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_1bf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_1bf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_1bf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_1bf:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_1bf:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_1bf:fifo_state.usedw_out[7]
usedw[8] <= a_fefifo_1bf:fifo_state.usedw_out[8]
usedw[9] <= a_fefifo_1bf:fifo_state.usedw_out[9]
usedw[10] <= a_fefifo_1bf:fifo_state.usedw_out[10]
usedw[11] <= a_fefifo_1bf:fifo_state.usedw_out[11]
wreq => a_fefifo_1bf:fifo_state.wreq
wreq => valid_wreq.IN0


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_qp7:count_usedw.aclr
clock => cntr_qp7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_qp7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[8] <= usedw[8].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[9] <= usedw[9].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[10] <= usedw[10].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[11] <= usedw[11].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|a_fefifo_1bf:fifo_state|cntr_qp7:count_usedw
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram
data[0] => altsyncram_g3k1:altsyncram1.data_a[0]
data[1] => altsyncram_g3k1:altsyncram1.data_a[1]
data[2] => altsyncram_g3k1:altsyncram1.data_a[2]
data[3] => altsyncram_g3k1:altsyncram1.data_a[3]
data[4] => altsyncram_g3k1:altsyncram1.data_a[4]
data[5] => altsyncram_g3k1:altsyncram1.data_a[5]
data[6] => altsyncram_g3k1:altsyncram1.data_a[6]
data[7] => altsyncram_g3k1:altsyncram1.data_a[7]
inclock => altsyncram_g3k1:altsyncram1.clock0
outclock => altsyncram_g3k1:altsyncram1.clock1
outclocken => altsyncram_g3k1:altsyncram1.clocken1
q[0] <= altsyncram_g3k1:altsyncram1.q_b[0]
q[1] <= altsyncram_g3k1:altsyncram1.q_b[1]
q[2] <= altsyncram_g3k1:altsyncram1.q_b[2]
q[3] <= altsyncram_g3k1:altsyncram1.q_b[3]
q[4] <= altsyncram_g3k1:altsyncram1.q_b[4]
q[5] <= altsyncram_g3k1:altsyncram1.q_b[5]
q[6] <= altsyncram_g3k1:altsyncram1.q_b[6]
q[7] <= altsyncram_g3k1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_g3k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_g3k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_g3k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_g3k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_g3k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_g3k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_g3k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_g3k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_g3k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_g3k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_g3k1:altsyncram1.address_b[10]
rdaddress[11] => altsyncram_g3k1:altsyncram1.address_b[11]
wraddress[0] => altsyncram_g3k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_g3k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_g3k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_g3k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_g3k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_g3k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_g3k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_g3k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_g3k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_g3k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_g3k1:altsyncram1.address_a[10]
wraddress[11] => altsyncram_g3k1:altsyncram1.address_a[11]
wren => altsyncram_g3k1:altsyncram1.wren_a


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|dpram_f811:FIFOram|altsyncram_g3k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[10] => ram_block2a1.PORTAADDR10
address_a[10] => ram_block2a2.PORTAADDR10
address_a[10] => ram_block2a3.PORTAADDR10
address_a[10] => ram_block2a4.PORTAADDR10
address_a[10] => ram_block2a5.PORTAADDR10
address_a[10] => ram_block2a6.PORTAADDR10
address_a[10] => ram_block2a7.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_a[11] => ram_block2a1.PORTAADDR11
address_a[11] => ram_block2a2.PORTAADDR11
address_a[11] => ram_block2a3.PORTAADDR11
address_a[11] => ram_block2a4.PORTAADDR11
address_a[11] => ram_block2a5.PORTAADDR11
address_a[11] => ram_block2a6.PORTAADDR11
address_a[11] => ram_block2a7.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
address_b[11] => ram_block2a1.PORTBADDR11
address_b[11] => ram_block2a2.PORTBADDR11
address_b[11] => ram_block2a3.PORTBADDR11
address_b[11] => ram_block2a4.PORTBADDR11
address_b[11] => ram_block2a5.PORTBADDR11
address_b[11] => ram_block2a6.PORTBADDR11
address_b[11] => ram_block2a7.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:rd_ptr_count
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|ov5640_hdmi_1280x720|sobel_top:sobel_top_inst|sobel:sobel_inst|fifo_sobel:fifo_sobel_inst2|scfifo:scfifo_component|scfifo_g741:auto_generated|a_dpfifo_nd41:dpfifo|cntr_epb:wr_ptr
aclr => counter_reg_bit[11].IN0
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|ov5640_hdmi_1280x720|key_filter:key_filter_inst
sys_clk => key_flag~reg0.CLK
sys_clk => ms_cnt[0].CLK
sys_clk => ms_cnt[1].CLK
sys_clk => ms_cnt[2].CLK
sys_clk => ms_cnt[3].CLK
sys_clk => ms_cnt[4].CLK
sys_clk => ms_cnt[5].CLK
sys_clk => ms_cnt[6].CLK
sys_clk => ms_cnt[7].CLK
sys_clk => ms_cnt[8].CLK
sys_clk => ms_cnt[9].CLK
sys_clk => ms_cnt[10].CLK
sys_clk => ms_cnt[11].CLK
sys_clk => ms_cnt[12].CLK
sys_clk => ms_cnt[13].CLK
sys_clk => ms_cnt[14].CLK
sys_clk => ms_cnt[15].CLK
sys_clk => ms_cnt[16].CLK
sys_clk => ms_cnt[17].CLK
sys_clk => ms_cnt[18].CLK
sys_clk => ms_cnt[19].CLK
sys_clk => ms_cnt[20].CLK
sys_clk => ms_cnt[21].CLK
sys_clk => ms_cnt[22].CLK
sys_clk => ms_cnt[23].CLK
sys_clk => ms_cnt[24].CLK
sys_clk => ms_cnt[25].CLK
sys_clk => ms_cnt[26].CLK
sys_clk => ms_cnt[27].CLK
sys_clk => ms_cnt[28].CLK
sys_clk => ms_cnt[29].CLK
sys_clk => ms_cnt[30].CLK
sys_clk => ms_cnt[31].CLK
sys_clk => cnt[0].CLK
sys_clk => cnt[1].CLK
sys_clk => cnt[2].CLK
sys_clk => cnt[3].CLK
sys_clk => cnt[4].CLK
sys_clk => cnt[5].CLK
sys_clk => cnt[6].CLK
sys_clk => cnt[7].CLK
sys_clk => cnt[8].CLK
sys_clk => cnt[9].CLK
sys_clk => cnt[10].CLK
sys_clk => cnt[11].CLK
sys_clk => cnt[12].CLK
sys_clk => cnt[13].CLK
sys_clk => cnt[14].CLK
sys_clk => cnt[15].CLK
sys_clk => cnt[16].CLK
sys_clk => cnt[17].CLK
sys_clk => cnt[18].CLK
sys_clk => cnt[19].CLK
sys_clk => cnt[20].CLK
sys_clk => cnt[21].CLK
sys_clk => cnt[22].CLK
sys_clk => cnt[23].CLK
sys_clk => cnt[24].CLK
sys_clk => cnt[25].CLK
sys_clk => cnt[26].CLK
sys_clk => cnt[27].CLK
sys_clk => cnt[28].CLK
sys_clk => cnt[29].CLK
sys_clk => cnt[30].CLK
sys_clk => cnt[31].CLK
sys_rst_n => cnt[0].ACLR
sys_rst_n => cnt[1].ACLR
sys_rst_n => cnt[2].ACLR
sys_rst_n => cnt[3].ACLR
sys_rst_n => cnt[4].ACLR
sys_rst_n => cnt[5].ACLR
sys_rst_n => cnt[6].ACLR
sys_rst_n => cnt[7].ACLR
sys_rst_n => cnt[8].ACLR
sys_rst_n => cnt[9].ACLR
sys_rst_n => cnt[10].ACLR
sys_rst_n => cnt[11].ACLR
sys_rst_n => cnt[12].ACLR
sys_rst_n => cnt[13].ACLR
sys_rst_n => cnt[14].ACLR
sys_rst_n => cnt[15].ACLR
sys_rst_n => cnt[16].ACLR
sys_rst_n => cnt[17].ACLR
sys_rst_n => cnt[18].ACLR
sys_rst_n => cnt[19].ACLR
sys_rst_n => cnt[20].ACLR
sys_rst_n => cnt[21].ACLR
sys_rst_n => cnt[22].ACLR
sys_rst_n => cnt[23].ACLR
sys_rst_n => cnt[24].ACLR
sys_rst_n => cnt[25].ACLR
sys_rst_n => cnt[26].ACLR
sys_rst_n => cnt[27].ACLR
sys_rst_n => cnt[28].ACLR
sys_rst_n => cnt[29].ACLR
sys_rst_n => cnt[30].ACLR
sys_rst_n => cnt[31].ACLR
sys_rst_n => key_flag~reg0.ACLR
sys_rst_n => ms_cnt[0].ACLR
sys_rst_n => ms_cnt[1].ACLR
sys_rst_n => ms_cnt[2].ACLR
sys_rst_n => ms_cnt[3].ACLR
sys_rst_n => ms_cnt[4].ACLR
sys_rst_n => ms_cnt[5].ACLR
sys_rst_n => ms_cnt[6].ACLR
sys_rst_n => ms_cnt[7].ACLR
sys_rst_n => ms_cnt[8].ACLR
sys_rst_n => ms_cnt[9].ACLR
sys_rst_n => ms_cnt[10].ACLR
sys_rst_n => ms_cnt[11].ACLR
sys_rst_n => ms_cnt[12].ACLR
sys_rst_n => ms_cnt[13].ACLR
sys_rst_n => ms_cnt[14].ACLR
sys_rst_n => ms_cnt[15].ACLR
sys_rst_n => ms_cnt[16].ACLR
sys_rst_n => ms_cnt[17].ACLR
sys_rst_n => ms_cnt[18].ACLR
sys_rst_n => ms_cnt[19].ACLR
sys_rst_n => ms_cnt[20].ACLR
sys_rst_n => ms_cnt[21].ACLR
sys_rst_n => ms_cnt[22].ACLR
sys_rst_n => ms_cnt[23].ACLR
sys_rst_n => ms_cnt[24].ACLR
sys_rst_n => ms_cnt[25].ACLR
sys_rst_n => ms_cnt[26].ACLR
sys_rst_n => ms_cnt[27].ACLR
sys_rst_n => ms_cnt[28].ACLR
sys_rst_n => ms_cnt[29].ACLR
sys_rst_n => ms_cnt[30].ACLR
sys_rst_n => ms_cnt[31].ACLR
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => ms_cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => cnt.OUTPUTSELECT
key_input => always0.IN1
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|vga_ctrl:vga_ctrl_inst
vga_clk => cnt_v[0].CLK
vga_clk => cnt_v[1].CLK
vga_clk => cnt_v[2].CLK
vga_clk => cnt_v[3].CLK
vga_clk => cnt_v[4].CLK
vga_clk => cnt_v[5].CLK
vga_clk => cnt_v[6].CLK
vga_clk => cnt_v[7].CLK
vga_clk => cnt_v[8].CLK
vga_clk => cnt_v[9].CLK
vga_clk => cnt_v[10].CLK
vga_clk => cnt_v[11].CLK
vga_clk => cnt_h[0].CLK
vga_clk => cnt_h[1].CLK
vga_clk => cnt_h[2].CLK
vga_clk => cnt_h[3].CLK
vga_clk => cnt_h[4].CLK
vga_clk => cnt_h[5].CLK
vga_clk => cnt_h[6].CLK
vga_clk => cnt_h[7].CLK
vga_clk => cnt_h[8].CLK
vga_clk => cnt_h[9].CLK
vga_clk => cnt_h[10].CLK
vga_clk => cnt_h[11].CLK
vga_clk => output_state[0].CLK
vga_clk => output_state[1].CLK
vga_clk => output_state[2].CLK
sys_rst_n => cnt_h[0].ACLR
sys_rst_n => cnt_h[1].ACLR
sys_rst_n => cnt_h[2].ACLR
sys_rst_n => cnt_h[3].ACLR
sys_rst_n => cnt_h[4].ACLR
sys_rst_n => cnt_h[5].ACLR
sys_rst_n => cnt_h[6].ACLR
sys_rst_n => cnt_h[7].ACLR
sys_rst_n => cnt_h[8].ACLR
sys_rst_n => cnt_h[9].ACLR
sys_rst_n => cnt_h[10].ACLR
sys_rst_n => cnt_h[11].ACLR
sys_rst_n => output_state[0].PRESET
sys_rst_n => output_state[1].ACLR
sys_rst_n => output_state[2].ACLR
sys_rst_n => cnt_v[0].ACLR
sys_rst_n => cnt_v[1].ACLR
sys_rst_n => cnt_v[2].ACLR
sys_rst_n => cnt_v[3].ACLR
sys_rst_n => cnt_v[4].ACLR
sys_rst_n => cnt_v[5].ACLR
sys_rst_n => cnt_v[6].ACLR
sys_rst_n => cnt_v[7].ACLR
sys_rst_n => cnt_v[8].ACLR
sys_rst_n => cnt_v[9].ACLR
sys_rst_n => cnt_v[10].ACLR
sys_rst_n => cnt_v[11].ACLR
pix_data[0] => LessThan8.IN16
pix_data[0] => LessThan9.IN16
pix_data[0] => LessThan10.IN16
pix_data[0] => LessThan11.IN16
pix_data[0] => LessThan12.IN16
pix_data[0] => red.DATAB
pix_data[0] => green.DATAB
pix_data[0] => blue.DATAB
pix_data[1] => LessThan8.IN15
pix_data[1] => LessThan9.IN15
pix_data[1] => LessThan10.IN15
pix_data[1] => LessThan11.IN15
pix_data[1] => LessThan12.IN15
pix_data[1] => red.DATAB
pix_data[1] => green.DATAB
pix_data[1] => blue.DATAB
pix_data[2] => LessThan8.IN14
pix_data[2] => LessThan9.IN14
pix_data[2] => LessThan10.IN14
pix_data[2] => LessThan11.IN14
pix_data[2] => LessThan12.IN14
pix_data[2] => red.DATAB
pix_data[2] => green.DATAB
pix_data[2] => blue.DATAB
pix_data[3] => LessThan8.IN13
pix_data[3] => LessThan9.IN13
pix_data[3] => LessThan10.IN13
pix_data[3] => LessThan11.IN13
pix_data[3] => LessThan12.IN13
pix_data[3] => red.DATAB
pix_data[3] => green.DATAB
pix_data[3] => blue.DATAB
pix_data[4] => LessThan8.IN12
pix_data[4] => LessThan9.IN12
pix_data[4] => LessThan10.IN12
pix_data[4] => LessThan11.IN12
pix_data[4] => LessThan12.IN12
pix_data[4] => red.DATAB
pix_data[4] => green.DATAB
pix_data[4] => blue.DATAB
pix_data[5] => LessThan8.IN11
pix_data[5] => LessThan9.IN11
pix_data[5] => LessThan10.IN11
pix_data[5] => LessThan11.IN11
pix_data[5] => LessThan12.IN11
pix_data[5] => red.DATAB
pix_data[5] => green.DATAB
pix_data[5] => blue.DATAB
pix_data[6] => LessThan8.IN10
pix_data[6] => LessThan9.IN10
pix_data[6] => LessThan10.IN10
pix_data[6] => LessThan11.IN10
pix_data[6] => LessThan12.IN10
pix_data[6] => red.DATAB
pix_data[6] => green.DATAB
pix_data[6] => blue.DATAB
pix_data[7] => LessThan8.IN9
pix_data[7] => LessThan9.IN9
pix_data[7] => LessThan10.IN9
pix_data[7] => LessThan11.IN9
pix_data[7] => LessThan12.IN9
pix_data[7] => red.DATAB
pix_data[7] => green.DATAB
pix_data[7] => blue.DATAB
origin_data[0] => blue.DATAB
origin_data[1] => blue.DATAB
origin_data[2] => blue.DATAB
origin_data[3] => blue.DATAB
origin_data[4] => blue.DATAB
origin_data[5] => blue.DATAB
origin_data[6] => blue.DATAB
origin_data[7] => blue.DATAB
origin_data[8] => green.DATAB
origin_data[9] => green.DATAB
origin_data[10] => green.DATAB
origin_data[11] => green.DATAB
origin_data[12] => green.DATAB
origin_data[13] => green.DATAB
origin_data[14] => green.DATAB
origin_data[15] => green.DATAB
origin_data[16] => red.DATAB
origin_data[17] => red.DATAB
origin_data[18] => red.DATAB
origin_data[19] => red.DATAB
origin_data[20] => red.DATAB
origin_data[21] => red.DATAB
origin_data[22] => red.DATAB
origin_data[23] => red.DATAB
key_flag => always0.IN1
key_flag => output_state.OUTPUTSELECT
key_flag => output_state.OUTPUTSELECT
key_flag => output_state.OUTPUTSELECT
pix_data_req <= pix_data_req.DB_MAX_OUTPUT_PORT_TYPE
hsync <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
vsync <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
rgb_valid <= rgb_valid.DB_MAX_OUTPUT_PORT_TYPE
red[0] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[4] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[5] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[6] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[7] <= red.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[4] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[5] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[6] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[7] <= green.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[4] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[5] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[6] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[7] <= blue.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst
clk_1x => clk_1x.IN3
clk_5x => clk_5x.IN4
sys_rst_n => sys_rst_n.IN3
rgb_blue[0] => rgb_blue[0].IN1
rgb_blue[1] => rgb_blue[1].IN1
rgb_blue[2] => rgb_blue[2].IN1
rgb_blue[3] => rgb_blue[3].IN1
rgb_blue[4] => rgb_blue[4].IN1
rgb_blue[5] => rgb_blue[5].IN1
rgb_blue[6] => rgb_blue[6].IN1
rgb_blue[7] => rgb_blue[7].IN1
rgb_green[0] => rgb_green[0].IN1
rgb_green[1] => rgb_green[1].IN1
rgb_green[2] => rgb_green[2].IN1
rgb_green[3] => rgb_green[3].IN1
rgb_green[4] => rgb_green[4].IN1
rgb_green[5] => rgb_green[5].IN1
rgb_green[6] => rgb_green[6].IN1
rgb_green[7] => rgb_green[7].IN1
rgb_red[0] => rgb_red[0].IN1
rgb_red[1] => rgb_red[1].IN1
rgb_red[2] => rgb_red[2].IN1
rgb_red[3] => rgb_red[3].IN1
rgb_red[4] => rgb_red[4].IN1
rgb_red[5] => rgb_red[5].IN1
rgb_red[6] => rgb_red[6].IN1
rgb_red[7] => rgb_red[7].IN1
hsync => hsync.IN3
vsync => vsync.IN3
de => de.IN3
hdmi_clk_p <= par_to_ser:par_to_ser_inst3.ser_data_p
hdmi_clk_n <= par_to_ser:par_to_ser_inst3.ser_data_n
hdmi_r_p <= par_to_ser:par_to_ser_inst2.ser_data_p
hdmi_r_n <= par_to_ser:par_to_ser_inst2.ser_data_n
hdmi_g_p <= par_to_ser:par_to_ser_inst1.ser_data_p
hdmi_g_n <= par_to_ser:par_to_ser_inst1.ser_data_n
hdmi_b_p <= par_to_ser:par_to_ser_inst0.ser_data_p
hdmi_b_n <= par_to_ser:par_to_ser_inst0.ser_data_n


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0
sys_clk => cnt[0].CLK
sys_clk => cnt[1].CLK
sys_clk => cnt[2].CLK
sys_clk => cnt[3].CLK
sys_clk => cnt[4].CLK
sys_clk => data_out[0]~reg0.CLK
sys_clk => data_out[1]~reg0.CLK
sys_clk => data_out[2]~reg0.CLK
sys_clk => data_out[3]~reg0.CLK
sys_clk => data_out[4]~reg0.CLK
sys_clk => data_out[5]~reg0.CLK
sys_clk => data_out[6]~reg0.CLK
sys_clk => data_out[7]~reg0.CLK
sys_clk => data_out[8]~reg0.CLK
sys_clk => data_out[9]~reg0.CLK
sys_clk => q_m_reg[0].CLK
sys_clk => q_m_reg[1].CLK
sys_clk => q_m_reg[2].CLK
sys_clk => q_m_reg[3].CLK
sys_clk => q_m_reg[4].CLK
sys_clk => q_m_reg[5].CLK
sys_clk => q_m_reg[6].CLK
sys_clk => q_m_reg[7].CLK
sys_clk => q_m_reg[8].CLK
sys_clk => c1_reg2.CLK
sys_clk => c1_reg1.CLK
sys_clk => c0_reg2.CLK
sys_clk => c0_reg1.CLK
sys_clk => de_reg2.CLK
sys_clk => de_reg1.CLK
sys_clk => q_m_n0[0].CLK
sys_clk => q_m_n0[1].CLK
sys_clk => q_m_n0[2].CLK
sys_clk => q_m_n0[3].CLK
sys_clk => q_m_n1[0].CLK
sys_clk => q_m_n1[1].CLK
sys_clk => q_m_n1[2].CLK
sys_clk => q_m_n1[3].CLK
sys_clk => data_in_reg[0].CLK
sys_clk => data_in_reg[1].CLK
sys_clk => data_in_reg[2].CLK
sys_clk => data_in_reg[3].CLK
sys_clk => data_in_reg[4].CLK
sys_clk => data_in_reg[5].CLK
sys_clk => data_in_reg[6].CLK
sys_clk => data_in_reg[7].CLK
sys_clk => data_in_n1[0].CLK
sys_clk => data_in_n1[1].CLK
sys_clk => data_in_n1[2].CLK
sys_clk => data_in_n1[3].CLK
sys_rst_n => cnt[0].ACLR
sys_rst_n => cnt[1].ACLR
sys_rst_n => cnt[2].ACLR
sys_rst_n => cnt[3].ACLR
sys_rst_n => cnt[4].ACLR
sys_rst_n => data_out[0]~reg0.ACLR
sys_rst_n => data_out[1]~reg0.ACLR
sys_rst_n => data_out[2]~reg0.ACLR
sys_rst_n => data_out[3]~reg0.ACLR
sys_rst_n => data_out[4]~reg0.ACLR
sys_rst_n => data_out[5]~reg0.ACLR
sys_rst_n => data_out[6]~reg0.ACLR
sys_rst_n => data_out[7]~reg0.ACLR
sys_rst_n => data_out[8]~reg0.ACLR
sys_rst_n => data_out[9]~reg0.ACLR
sys_rst_n => data_in_n1[0].ACLR
sys_rst_n => data_in_n1[1].ACLR
sys_rst_n => data_in_n1[2].ACLR
sys_rst_n => data_in_n1[3].ACLR
sys_rst_n => data_in_reg[0].ACLR
sys_rst_n => data_in_reg[1].ACLR
sys_rst_n => data_in_reg[2].ACLR
sys_rst_n => data_in_reg[3].ACLR
sys_rst_n => data_in_reg[4].ACLR
sys_rst_n => data_in_reg[5].ACLR
sys_rst_n => data_in_reg[6].ACLR
sys_rst_n => data_in_reg[7].ACLR
sys_rst_n => q_m_n0[0].ACLR
sys_rst_n => q_m_n0[1].ACLR
sys_rst_n => q_m_n0[2].ACLR
sys_rst_n => q_m_n0[3].ACLR
sys_rst_n => q_m_n1[0].ACLR
sys_rst_n => q_m_n1[1].ACLR
sys_rst_n => q_m_n1[2].ACLR
sys_rst_n => q_m_n1[3].ACLR
sys_rst_n => q_m_reg[0].ACLR
sys_rst_n => q_m_reg[1].ACLR
sys_rst_n => q_m_reg[2].ACLR
sys_rst_n => q_m_reg[3].ACLR
sys_rst_n => q_m_reg[4].ACLR
sys_rst_n => q_m_reg[5].ACLR
sys_rst_n => q_m_reg[6].ACLR
sys_rst_n => q_m_reg[7].ACLR
sys_rst_n => q_m_reg[8].ACLR
sys_rst_n => c1_reg2.ACLR
sys_rst_n => c1_reg1.ACLR
sys_rst_n => c0_reg2.ACLR
sys_rst_n => c0_reg1.ACLR
sys_rst_n => de_reg2.ACLR
sys_rst_n => de_reg1.ACLR
data_in[0] => Add0.IN2
data_in[0] => data_in_reg[0].DATAIN
data_in[1] => Add0.IN1
data_in[1] => data_in_reg[1].DATAIN
data_in[2] => Add1.IN4
data_in[2] => data_in_reg[2].DATAIN
data_in[3] => Add2.IN6
data_in[3] => data_in_reg[3].DATAIN
data_in[4] => Add3.IN8
data_in[4] => data_in_reg[4].DATAIN
data_in[5] => Add4.IN8
data_in[5] => data_in_reg[5].DATAIN
data_in[6] => Add5.IN8
data_in[6] => data_in_reg[6].DATAIN
data_in[7] => Add6.IN8
data_in[7] => data_in_reg[7].DATAIN
c0 => c0_reg1.DATAIN
c1 => c1_reg1.DATAIN
de => de_reg1.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1
sys_clk => cnt[0].CLK
sys_clk => cnt[1].CLK
sys_clk => cnt[2].CLK
sys_clk => cnt[3].CLK
sys_clk => cnt[4].CLK
sys_clk => data_out[0]~reg0.CLK
sys_clk => data_out[1]~reg0.CLK
sys_clk => data_out[2]~reg0.CLK
sys_clk => data_out[3]~reg0.CLK
sys_clk => data_out[4]~reg0.CLK
sys_clk => data_out[5]~reg0.CLK
sys_clk => data_out[6]~reg0.CLK
sys_clk => data_out[7]~reg0.CLK
sys_clk => data_out[8]~reg0.CLK
sys_clk => data_out[9]~reg0.CLK
sys_clk => q_m_reg[0].CLK
sys_clk => q_m_reg[1].CLK
sys_clk => q_m_reg[2].CLK
sys_clk => q_m_reg[3].CLK
sys_clk => q_m_reg[4].CLK
sys_clk => q_m_reg[5].CLK
sys_clk => q_m_reg[6].CLK
sys_clk => q_m_reg[7].CLK
sys_clk => q_m_reg[8].CLK
sys_clk => c1_reg2.CLK
sys_clk => c1_reg1.CLK
sys_clk => c0_reg2.CLK
sys_clk => c0_reg1.CLK
sys_clk => de_reg2.CLK
sys_clk => de_reg1.CLK
sys_clk => q_m_n0[0].CLK
sys_clk => q_m_n0[1].CLK
sys_clk => q_m_n0[2].CLK
sys_clk => q_m_n0[3].CLK
sys_clk => q_m_n1[0].CLK
sys_clk => q_m_n1[1].CLK
sys_clk => q_m_n1[2].CLK
sys_clk => q_m_n1[3].CLK
sys_clk => data_in_reg[0].CLK
sys_clk => data_in_reg[1].CLK
sys_clk => data_in_reg[2].CLK
sys_clk => data_in_reg[3].CLK
sys_clk => data_in_reg[4].CLK
sys_clk => data_in_reg[5].CLK
sys_clk => data_in_reg[6].CLK
sys_clk => data_in_reg[7].CLK
sys_clk => data_in_n1[0].CLK
sys_clk => data_in_n1[1].CLK
sys_clk => data_in_n1[2].CLK
sys_clk => data_in_n1[3].CLK
sys_rst_n => cnt[0].ACLR
sys_rst_n => cnt[1].ACLR
sys_rst_n => cnt[2].ACLR
sys_rst_n => cnt[3].ACLR
sys_rst_n => cnt[4].ACLR
sys_rst_n => data_out[0]~reg0.ACLR
sys_rst_n => data_out[1]~reg0.ACLR
sys_rst_n => data_out[2]~reg0.ACLR
sys_rst_n => data_out[3]~reg0.ACLR
sys_rst_n => data_out[4]~reg0.ACLR
sys_rst_n => data_out[5]~reg0.ACLR
sys_rst_n => data_out[6]~reg0.ACLR
sys_rst_n => data_out[7]~reg0.ACLR
sys_rst_n => data_out[8]~reg0.ACLR
sys_rst_n => data_out[9]~reg0.ACLR
sys_rst_n => data_in_n1[0].ACLR
sys_rst_n => data_in_n1[1].ACLR
sys_rst_n => data_in_n1[2].ACLR
sys_rst_n => data_in_n1[3].ACLR
sys_rst_n => data_in_reg[0].ACLR
sys_rst_n => data_in_reg[1].ACLR
sys_rst_n => data_in_reg[2].ACLR
sys_rst_n => data_in_reg[3].ACLR
sys_rst_n => data_in_reg[4].ACLR
sys_rst_n => data_in_reg[5].ACLR
sys_rst_n => data_in_reg[6].ACLR
sys_rst_n => data_in_reg[7].ACLR
sys_rst_n => q_m_n0[0].ACLR
sys_rst_n => q_m_n0[1].ACLR
sys_rst_n => q_m_n0[2].ACLR
sys_rst_n => q_m_n0[3].ACLR
sys_rst_n => q_m_n1[0].ACLR
sys_rst_n => q_m_n1[1].ACLR
sys_rst_n => q_m_n1[2].ACLR
sys_rst_n => q_m_n1[3].ACLR
sys_rst_n => q_m_reg[0].ACLR
sys_rst_n => q_m_reg[1].ACLR
sys_rst_n => q_m_reg[2].ACLR
sys_rst_n => q_m_reg[3].ACLR
sys_rst_n => q_m_reg[4].ACLR
sys_rst_n => q_m_reg[5].ACLR
sys_rst_n => q_m_reg[6].ACLR
sys_rst_n => q_m_reg[7].ACLR
sys_rst_n => q_m_reg[8].ACLR
sys_rst_n => c1_reg2.ACLR
sys_rst_n => c1_reg1.ACLR
sys_rst_n => c0_reg2.ACLR
sys_rst_n => c0_reg1.ACLR
sys_rst_n => de_reg2.ACLR
sys_rst_n => de_reg1.ACLR
data_in[0] => Add0.IN2
data_in[0] => data_in_reg[0].DATAIN
data_in[1] => Add0.IN1
data_in[1] => data_in_reg[1].DATAIN
data_in[2] => Add1.IN4
data_in[2] => data_in_reg[2].DATAIN
data_in[3] => Add2.IN6
data_in[3] => data_in_reg[3].DATAIN
data_in[4] => Add3.IN8
data_in[4] => data_in_reg[4].DATAIN
data_in[5] => Add4.IN8
data_in[5] => data_in_reg[5].DATAIN
data_in[6] => Add5.IN8
data_in[6] => data_in_reg[6].DATAIN
data_in[7] => Add6.IN8
data_in[7] => data_in_reg[7].DATAIN
c0 => c0_reg1.DATAIN
c1 => c1_reg1.DATAIN
de => de_reg1.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2
sys_clk => cnt[0].CLK
sys_clk => cnt[1].CLK
sys_clk => cnt[2].CLK
sys_clk => cnt[3].CLK
sys_clk => cnt[4].CLK
sys_clk => data_out[0]~reg0.CLK
sys_clk => data_out[1]~reg0.CLK
sys_clk => data_out[2]~reg0.CLK
sys_clk => data_out[3]~reg0.CLK
sys_clk => data_out[4]~reg0.CLK
sys_clk => data_out[5]~reg0.CLK
sys_clk => data_out[6]~reg0.CLK
sys_clk => data_out[7]~reg0.CLK
sys_clk => data_out[8]~reg0.CLK
sys_clk => data_out[9]~reg0.CLK
sys_clk => q_m_reg[0].CLK
sys_clk => q_m_reg[1].CLK
sys_clk => q_m_reg[2].CLK
sys_clk => q_m_reg[3].CLK
sys_clk => q_m_reg[4].CLK
sys_clk => q_m_reg[5].CLK
sys_clk => q_m_reg[6].CLK
sys_clk => q_m_reg[7].CLK
sys_clk => q_m_reg[8].CLK
sys_clk => c1_reg2.CLK
sys_clk => c1_reg1.CLK
sys_clk => c0_reg2.CLK
sys_clk => c0_reg1.CLK
sys_clk => de_reg2.CLK
sys_clk => de_reg1.CLK
sys_clk => q_m_n0[0].CLK
sys_clk => q_m_n0[1].CLK
sys_clk => q_m_n0[2].CLK
sys_clk => q_m_n0[3].CLK
sys_clk => q_m_n1[0].CLK
sys_clk => q_m_n1[1].CLK
sys_clk => q_m_n1[2].CLK
sys_clk => q_m_n1[3].CLK
sys_clk => data_in_reg[0].CLK
sys_clk => data_in_reg[1].CLK
sys_clk => data_in_reg[2].CLK
sys_clk => data_in_reg[3].CLK
sys_clk => data_in_reg[4].CLK
sys_clk => data_in_reg[5].CLK
sys_clk => data_in_reg[6].CLK
sys_clk => data_in_reg[7].CLK
sys_clk => data_in_n1[0].CLK
sys_clk => data_in_n1[1].CLK
sys_clk => data_in_n1[2].CLK
sys_clk => data_in_n1[3].CLK
sys_rst_n => cnt[0].ACLR
sys_rst_n => cnt[1].ACLR
sys_rst_n => cnt[2].ACLR
sys_rst_n => cnt[3].ACLR
sys_rst_n => cnt[4].ACLR
sys_rst_n => data_out[0]~reg0.ACLR
sys_rst_n => data_out[1]~reg0.ACLR
sys_rst_n => data_out[2]~reg0.ACLR
sys_rst_n => data_out[3]~reg0.ACLR
sys_rst_n => data_out[4]~reg0.ACLR
sys_rst_n => data_out[5]~reg0.ACLR
sys_rst_n => data_out[6]~reg0.ACLR
sys_rst_n => data_out[7]~reg0.ACLR
sys_rst_n => data_out[8]~reg0.ACLR
sys_rst_n => data_out[9]~reg0.ACLR
sys_rst_n => data_in_n1[0].ACLR
sys_rst_n => data_in_n1[1].ACLR
sys_rst_n => data_in_n1[2].ACLR
sys_rst_n => data_in_n1[3].ACLR
sys_rst_n => data_in_reg[0].ACLR
sys_rst_n => data_in_reg[1].ACLR
sys_rst_n => data_in_reg[2].ACLR
sys_rst_n => data_in_reg[3].ACLR
sys_rst_n => data_in_reg[4].ACLR
sys_rst_n => data_in_reg[5].ACLR
sys_rst_n => data_in_reg[6].ACLR
sys_rst_n => data_in_reg[7].ACLR
sys_rst_n => q_m_n0[0].ACLR
sys_rst_n => q_m_n0[1].ACLR
sys_rst_n => q_m_n0[2].ACLR
sys_rst_n => q_m_n0[3].ACLR
sys_rst_n => q_m_n1[0].ACLR
sys_rst_n => q_m_n1[1].ACLR
sys_rst_n => q_m_n1[2].ACLR
sys_rst_n => q_m_n1[3].ACLR
sys_rst_n => q_m_reg[0].ACLR
sys_rst_n => q_m_reg[1].ACLR
sys_rst_n => q_m_reg[2].ACLR
sys_rst_n => q_m_reg[3].ACLR
sys_rst_n => q_m_reg[4].ACLR
sys_rst_n => q_m_reg[5].ACLR
sys_rst_n => q_m_reg[6].ACLR
sys_rst_n => q_m_reg[7].ACLR
sys_rst_n => q_m_reg[8].ACLR
sys_rst_n => c1_reg2.ACLR
sys_rst_n => c1_reg1.ACLR
sys_rst_n => c0_reg2.ACLR
sys_rst_n => c0_reg1.ACLR
sys_rst_n => de_reg2.ACLR
sys_rst_n => de_reg1.ACLR
data_in[0] => Add0.IN2
data_in[0] => data_in_reg[0].DATAIN
data_in[1] => Add0.IN1
data_in[1] => data_in_reg[1].DATAIN
data_in[2] => Add1.IN4
data_in[2] => data_in_reg[2].DATAIN
data_in[3] => Add2.IN6
data_in[3] => data_in_reg[3].DATAIN
data_in[4] => Add3.IN8
data_in[4] => data_in_reg[4].DATAIN
data_in[5] => Add4.IN8
data_in[5] => data_in_reg[5].DATAIN
data_in[6] => Add5.IN8
data_in[6] => data_in_reg[6].DATAIN
data_in[7] => Add6.IN8
data_in[7] => data_in_reg[7].DATAIN
c0 => c0_reg1.DATAIN
c1 => c1_reg1.DATAIN
de => de_reg1.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0
clk_5x => data_fall_s[0].CLK
clk_5x => data_fall_s[1].CLK
clk_5x => data_fall_s[2].CLK
clk_5x => data_fall_s[3].CLK
clk_5x => data_fall_s[4].CLK
clk_5x => data_rise_s[0].CLK
clk_5x => data_rise_s[1].CLK
clk_5x => data_rise_s[2].CLK
clk_5x => data_rise_s[3].CLK
clk_5x => data_rise_s[4].CLK
clk_5x => cnt[0].CLK
clk_5x => cnt[1].CLK
clk_5x => cnt[2].CLK
clk_5x => _.IN1
clk_5x => _.IN1
par_data[0] => data_rise_s.DATAB
par_data[1] => data_fall_s.DATAB
par_data[2] => data_rise_s.DATAB
par_data[3] => data_fall_s.DATAB
par_data[4] => data_rise_s.DATAB
par_data[5] => data_fall_s.DATAB
par_data[6] => data_rise_s.DATAB
par_data[7] => data_fall_s.DATAB
par_data[8] => data_rise_s.DATAB
par_data[9] => data_fall_s.DATAB
ser_data_p <= ddio_out:ddio_out_inst0.dataout
ser_data_n <= ddio_out:ddio_out_inst1.dataout


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0
datain_h[0] => datain_h[0].IN1
datain_l[0] => datain_l[0].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_p9j:auto_generated.datain_h[0]
datain_l[0] => ddio_out_p9j:auto_generated.datain_l[0]
outclock => ddio_out_p9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_p9j:auto_generated.dataout[0]
oe_out[0] <= <GND>


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1
datain_h[0] => datain_h[0].IN1
datain_l[0] => datain_l[0].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_p9j:auto_generated.datain_h[0]
datain_l[0] => ddio_out_p9j:auto_generated.datain_l[0]
outclock => ddio_out_p9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_p9j:auto_generated.dataout[0]
oe_out[0] <= <GND>


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1
clk_5x => data_fall_s[0].CLK
clk_5x => data_fall_s[1].CLK
clk_5x => data_fall_s[2].CLK
clk_5x => data_fall_s[3].CLK
clk_5x => data_fall_s[4].CLK
clk_5x => data_rise_s[0].CLK
clk_5x => data_rise_s[1].CLK
clk_5x => data_rise_s[2].CLK
clk_5x => data_rise_s[3].CLK
clk_5x => data_rise_s[4].CLK
clk_5x => cnt[0].CLK
clk_5x => cnt[1].CLK
clk_5x => cnt[2].CLK
clk_5x => _.IN1
clk_5x => _.IN1
par_data[0] => data_rise_s.DATAB
par_data[1] => data_fall_s.DATAB
par_data[2] => data_rise_s.DATAB
par_data[3] => data_fall_s.DATAB
par_data[4] => data_rise_s.DATAB
par_data[5] => data_fall_s.DATAB
par_data[6] => data_rise_s.DATAB
par_data[7] => data_fall_s.DATAB
par_data[8] => data_rise_s.DATAB
par_data[9] => data_fall_s.DATAB
ser_data_p <= ddio_out:ddio_out_inst0.dataout
ser_data_n <= ddio_out:ddio_out_inst1.dataout


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0
datain_h[0] => datain_h[0].IN1
datain_l[0] => datain_l[0].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_p9j:auto_generated.datain_h[0]
datain_l[0] => ddio_out_p9j:auto_generated.datain_l[0]
outclock => ddio_out_p9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_p9j:auto_generated.dataout[0]
oe_out[0] <= <GND>


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1
datain_h[0] => datain_h[0].IN1
datain_l[0] => datain_l[0].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_p9j:auto_generated.datain_h[0]
datain_l[0] => ddio_out_p9j:auto_generated.datain_l[0]
outclock => ddio_out_p9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_p9j:auto_generated.dataout[0]
oe_out[0] <= <GND>


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2
clk_5x => data_fall_s[0].CLK
clk_5x => data_fall_s[1].CLK
clk_5x => data_fall_s[2].CLK
clk_5x => data_fall_s[3].CLK
clk_5x => data_fall_s[4].CLK
clk_5x => data_rise_s[0].CLK
clk_5x => data_rise_s[1].CLK
clk_5x => data_rise_s[2].CLK
clk_5x => data_rise_s[3].CLK
clk_5x => data_rise_s[4].CLK
clk_5x => cnt[0].CLK
clk_5x => cnt[1].CLK
clk_5x => cnt[2].CLK
clk_5x => _.IN1
clk_5x => _.IN1
par_data[0] => data_rise_s.DATAB
par_data[1] => data_fall_s.DATAB
par_data[2] => data_rise_s.DATAB
par_data[3] => data_fall_s.DATAB
par_data[4] => data_rise_s.DATAB
par_data[5] => data_fall_s.DATAB
par_data[6] => data_rise_s.DATAB
par_data[7] => data_fall_s.DATAB
par_data[8] => data_rise_s.DATAB
par_data[9] => data_fall_s.DATAB
ser_data_p <= ddio_out:ddio_out_inst0.dataout
ser_data_n <= ddio_out:ddio_out_inst1.dataout


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0
datain_h[0] => datain_h[0].IN1
datain_l[0] => datain_l[0].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_p9j:auto_generated.datain_h[0]
datain_l[0] => ddio_out_p9j:auto_generated.datain_l[0]
outclock => ddio_out_p9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_p9j:auto_generated.dataout[0]
oe_out[0] <= <GND>


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1
datain_h[0] => datain_h[0].IN1
datain_l[0] => datain_l[0].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_p9j:auto_generated.datain_h[0]
datain_l[0] => ddio_out_p9j:auto_generated.datain_l[0]
outclock => ddio_out_p9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_p9j:auto_generated.dataout[0]
oe_out[0] <= <GND>


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3
clk_5x => data_fall_s[0].CLK
clk_5x => data_fall_s[1].CLK
clk_5x => data_fall_s[2].CLK
clk_5x => data_fall_s[3].CLK
clk_5x => data_fall_s[4].CLK
clk_5x => data_rise_s[0].CLK
clk_5x => data_rise_s[1].CLK
clk_5x => data_rise_s[2].CLK
clk_5x => data_rise_s[3].CLK
clk_5x => data_rise_s[4].CLK
clk_5x => cnt[0].CLK
clk_5x => cnt[1].CLK
clk_5x => cnt[2].CLK
clk_5x => _.IN1
clk_5x => _.IN1
par_data[0] => data_rise_s.DATAB
par_data[1] => data_fall_s.DATAB
par_data[2] => data_rise_s.DATAB
par_data[3] => data_fall_s.DATAB
par_data[4] => data_rise_s.DATAB
par_data[5] => data_fall_s.DATAB
par_data[6] => data_rise_s.DATAB
par_data[7] => data_fall_s.DATAB
par_data[8] => data_rise_s.DATAB
par_data[9] => data_fall_s.DATAB
ser_data_p <= ddio_out:ddio_out_inst0.dataout
ser_data_n <= ddio_out:ddio_out_inst1.dataout


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0
datain_h[0] => datain_h[0].IN1
datain_l[0] => datain_l[0].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_p9j:auto_generated.datain_h[0]
datain_l[0] => ddio_out_p9j:auto_generated.datain_l[0]
outclock => ddio_out_p9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_p9j:auto_generated.dataout[0]
oe_out[0] <= <GND>


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1
datain_h[0] => datain_h[0].IN1
datain_l[0] => datain_l[0].IN1
outclock => outclock.IN1
dataout[0] <= altddio_out:ALTDDIO_OUT_component.dataout


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component
datain_h[0] => ddio_out_p9j:auto_generated.datain_h[0]
datain_l[0] => ddio_out_p9j:auto_generated.datain_l[0]
outclock => ddio_out_p9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_p9j:auto_generated.dataout[0]
oe_out[0] <= <GND>


|ov5640_hdmi_1280x720|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


