$date
	Fri Aug 15 23:05:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module gates_tb $end
$var wire 1 ! result $end
$var wire 1 " oor $end
$var wire 1 # oand $end
$var wire 1 $ inv2 $end
$var wire 1 % inv1 $end
$var reg 1 & in1 $end
$var reg 1 ' in2 $end
$var reg 1 ( in3 $end
$scope module U0 $end
$var wire 1 # out $end
$var wire 1 & x $end
$var wire 1 ' y $end
$upscope $end
$scope module U1 $end
$var wire 1 " out $end
$var wire 1 & x $end
$var wire 1 ' y $end
$upscope $end
$scope module U2 $end
$var wire 1 & x $end
$var wire 1 % out $end
$upscope $end
$scope module U3 $end
$var wire 1 ' x $end
$var wire 1 $ out $end
$upscope $end
$scope module U4 $end
$var wire 1 ! out $end
$var wire 1 & x $end
$var wire 1 ' y $end
$var wire 1 ( z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
1%
1$
0#
0"
0!
$end
#5
1"
0%
1&
#10
1!
1#
0$
1'
#15
0!
0#
1%
0&
#20
0"
1!
1$
0'
1(
#25
1"
0%
1&
#30
1#
0$
1'
#35
0#
1%
0&
