
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2021.1
* DO NOT EDIT.
*
* Copyright (C) 2010-2022 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xaxidma.h"

/*
* The configuration table for devices
*/

XAxiDma_Config XAxiDma_ConfigTable[XPAR_XAXIDMA_NUM_INSTANCES] =
{
	{
		XPAR_AXI_DMA_FIR_RELOAD_DEVICE_ID,
		XPAR_AXI_DMA_FIR_RELOAD_BASEADDR,
		XPAR_AXI_DMA_FIR_RELOAD_SG_INCLUDE_STSCNTRL_STRM,
		XPAR_AXI_DMA_FIR_RELOAD_INCLUDE_MM2S,
		XPAR_AXI_DMA_FIR_RELOAD_INCLUDE_MM2S_DRE,
		XPAR_AXI_DMA_FIR_RELOAD_M_AXI_MM2S_DATA_WIDTH,
		XPAR_AXI_DMA_FIR_RELOAD_INCLUDE_S2MM,
		XPAR_AXI_DMA_FIR_RELOAD_INCLUDE_S2MM_DRE,
		XPAR_AXI_DMA_FIR_RELOAD_M_AXI_S2MM_DATA_WIDTH,
		XPAR_AXI_DMA_FIR_RELOAD_INCLUDE_SG,
		XPAR_AXI_DMA_FIR_RELOAD_NUM_MM2S_CHANNELS,
		XPAR_AXI_DMA_FIR_RELOAD_NUM_S2MM_CHANNELS,
		XPAR_AXI_DMA_FIR_RELOAD_MM2S_BURST_SIZE,
		XPAR_AXI_DMA_FIR_RELOAD_S2MM_BURST_SIZE,
		XPAR_AXI_DMA_FIR_RELOAD_MICRO_DMA,
		XPAR_AXI_DMA_FIR_RELOAD_ADDR_WIDTH,
		XPAR_AXI_DMA_FIR_RELOAD_SG_LENGTH_WIDTH
	},
	{
		XPAR_AXI_DMA_IQ_TX_DEVICE_ID,
		XPAR_AXI_DMA_IQ_TX_BASEADDR,
		XPAR_AXI_DMA_IQ_TX_SG_INCLUDE_STSCNTRL_STRM,
		XPAR_AXI_DMA_IQ_TX_INCLUDE_MM2S,
		XPAR_AXI_DMA_IQ_TX_INCLUDE_MM2S_DRE,
		XPAR_AXI_DMA_IQ_TX_M_AXI_MM2S_DATA_WIDTH,
		XPAR_AXI_DMA_IQ_TX_INCLUDE_S2MM,
		XPAR_AXI_DMA_IQ_TX_INCLUDE_S2MM_DRE,
		XPAR_AXI_DMA_IQ_TX_M_AXI_S2MM_DATA_WIDTH,
		XPAR_AXI_DMA_IQ_TX_INCLUDE_SG,
		XPAR_AXI_DMA_IQ_TX_NUM_MM2S_CHANNELS,
		XPAR_AXI_DMA_IQ_TX_NUM_S2MM_CHANNELS,
		XPAR_AXI_DMA_IQ_TX_MM2S_BURST_SIZE,
		XPAR_AXI_DMA_IQ_TX_S2MM_BURST_SIZE,
		XPAR_AXI_DMA_IQ_TX_MICRO_DMA,
		XPAR_AXI_DMA_IQ_TX_ADDR_WIDTH,
		XPAR_AXI_DMA_IQ_TX_SG_LENGTH_WIDTH
	}
};


