Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Aug  2 09:57:17 2019
| Host         : travis-job-b6bd4feb-1b6e-40be-92a4-abdc5b183f27 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.446        0.000                      0                12472        0.022        0.000                      0                12470        0.264        0.000                       0                  4060  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           2.795        0.000                      0                   13        0.221        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.446        0.000                      0                12457        0.022        0.000                      0                12457        3.750        0.000                       0                  3964  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.643        0.000                      0                    1                                                                        
              sys_clk             2.399        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.478ns (33.423%)  route 0.952ns (66.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 10.989 - 5.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.720     6.343    clk200_clk
    SLICE_X88Y80         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDPE (Prop_fdpe_C_Q)         0.478     6.821 r  FDPE_3/Q
                         net (fo=5, routed)           0.952     7.773    clk200_rst
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.598    10.989    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.327    11.316    
                         clock uncertainty           -0.053    11.263    
    SLICE_X88Y77         FDSE (Setup_fdse_C_S)       -0.695    10.568    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.568    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.478ns (33.423%)  route 0.952ns (66.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 10.989 - 5.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.720     6.343    clk200_clk
    SLICE_X88Y80         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDPE (Prop_fdpe_C_Q)         0.478     6.821 r  FDPE_3/Q
                         net (fo=5, routed)           0.952     7.773    clk200_rst
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.598    10.989    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.327    11.316    
                         clock uncertainty           -0.053    11.263    
    SLICE_X88Y77         FDSE (Setup_fdse_C_S)       -0.695    10.568    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.568    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.478ns (33.423%)  route 0.952ns (66.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 10.989 - 5.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.720     6.343    clk200_clk
    SLICE_X88Y80         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDPE (Prop_fdpe_C_Q)         0.478     6.821 r  FDPE_3/Q
                         net (fo=5, routed)           0.952     7.773    clk200_rst
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.598    10.989    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.327    11.316    
                         clock uncertainty           -0.053    11.263    
    SLICE_X88Y77         FDSE (Setup_fdse_C_S)       -0.695    10.568    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.568    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.478ns (33.423%)  route 0.952ns (66.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 10.989 - 5.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.720     6.343    clk200_clk
    SLICE_X88Y80         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDPE (Prop_fdpe_C_Q)         0.478     6.821 r  FDPE_3/Q
                         net (fo=5, routed)           0.952     7.773    clk200_rst
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.598    10.989    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.327    11.316    
                         clock uncertainty           -0.053    11.263    
    SLICE_X88Y77         FDSE (Setup_fdse_C_S)       -0.695    10.568    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.568    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.395%)  route 1.280ns (66.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 10.989 - 5.000 ) 
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.715     6.338    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDSE (Prop_fdse_C_Q)         0.518     6.856 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.757    reset_counter[2]
    SLICE_X88Y77         LUT4 (Prop_lut4_I2_O)        0.124     7.881 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.260    reset_counter[3]_i_1_n_0
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.598    10.989    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.349    11.338    
                         clock uncertainty           -0.053    11.285    
    SLICE_X88Y77         FDSE (Setup_fdse_C_CE)      -0.169    11.116    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.395%)  route 1.280ns (66.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 10.989 - 5.000 ) 
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.715     6.338    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDSE (Prop_fdse_C_Q)         0.518     6.856 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.757    reset_counter[2]
    SLICE_X88Y77         LUT4 (Prop_lut4_I2_O)        0.124     7.881 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.260    reset_counter[3]_i_1_n_0
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.598    10.989    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.349    11.338    
                         clock uncertainty           -0.053    11.285    
    SLICE_X88Y77         FDSE (Setup_fdse_C_CE)      -0.169    11.116    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.395%)  route 1.280ns (66.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 10.989 - 5.000 ) 
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.715     6.338    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDSE (Prop_fdse_C_Q)         0.518     6.856 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.757    reset_counter[2]
    SLICE_X88Y77         LUT4 (Prop_lut4_I2_O)        0.124     7.881 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.260    reset_counter[3]_i_1_n_0
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.598    10.989    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.349    11.338    
                         clock uncertainty           -0.053    11.285    
    SLICE_X88Y77         FDSE (Setup_fdse_C_CE)      -0.169    11.116    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.395%)  route 1.280ns (66.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 10.989 - 5.000 ) 
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.715     6.338    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDSE (Prop_fdse_C_Q)         0.518     6.856 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.757    reset_counter[2]
    SLICE_X88Y77         LUT4 (Prop_lut4_I2_O)        0.124     7.881 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.260    reset_counter[3]_i_1_n_0
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.598    10.989    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.349    11.338    
                         clock uncertainty           -0.053    11.285    
    SLICE_X88Y77         FDSE (Setup_fdse_C_CE)      -0.169    11.116    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             3.160ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.779ns (43.415%)  route 1.015ns (56.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 10.989 - 5.000 ) 
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.715     6.338    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDSE (Prop_fdse_C_Q)         0.478     6.816 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           1.015     7.831    reset_counter[3]
    SLICE_X89Y77         LUT6 (Prop_lut6_I3_O)        0.301     8.132 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.132    ic_reset_i_1_n_0
    SLICE_X89Y77         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.598    10.989    clk200_clk
    SLICE_X89Y77         FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.327    11.316    
                         clock uncertainty           -0.053    11.263    
    SLICE_X89Y77         FDRE (Setup_fdre_C_D)        0.029    11.292    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.292    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  3.160    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.773ns (41.515%)  route 1.089ns (58.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 10.989 - 5.000 ) 
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.725    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.813 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.713     4.526    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.622 r  BUFG_3/O
                         net (fo=8, routed)           1.715     6.338    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDSE (Prop_fdse_C_Q)         0.478     6.816 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.089     7.905    reset_counter[1]
    SLICE_X88Y77         LUT3 (Prop_lut3_I0_O)        0.295     8.200 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.200    reset_counter[2]_i_1_n_0
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         1.401     6.401 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.582    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.665 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.634     9.299    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.390 r  BUFG_3/O
                         net (fo=8, routed)           1.598    10.989    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.349    11.338    
                         clock uncertainty           -0.053    11.285    
    SLICE_X88Y77         FDSE (Setup_fdse_C_D)        0.081    11.366    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.366    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  3.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.866    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDSE (Prop_fdse_C_Q)         0.164     2.030 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.147    reset_counter[0]
    SLICE_X89Y77         LUT6 (Prop_lut6_I1_O)        0.045     2.192 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.192    ic_reset_i_1_n_0
    SLICE_X89Y77         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.866     2.416    clk200_clk
    SLICE_X89Y77         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.536     1.879    
    SLICE_X89Y77         FDRE (Hold_fdre_C_D)         0.091     1.970    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.866    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDSE (Prop_fdse_C_Q)         0.164     2.030 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.205    reset_counter[2]
    SLICE_X88Y77         LUT4 (Prop_lut4_I0_O)        0.048     2.253 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.253    reset_counter[3]_i_2_n_0
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.866     2.416    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.866    
    SLICE_X88Y77         FDSE (Hold_fdse_C_D)         0.131     1.997    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.866    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDSE (Prop_fdse_C_Q)         0.164     2.030 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.205    reset_counter[2]
    SLICE_X88Y77         LUT3 (Prop_lut3_I2_O)        0.045     2.250 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.250    reset_counter[2]_i_1_n_0
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.866     2.416    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.866    
    SLICE_X88Y77         FDSE (Hold_fdse_C_D)         0.121     1.987    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.866    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDSE (Prop_fdse_C_Q)         0.164     2.030 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.228    reset_counter[0]
    SLICE_X88Y77         LUT2 (Prop_lut2_I0_O)        0.043     2.271 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.271    reset_counter[1]_i_1_n_0
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.866     2.416    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.866    
    SLICE_X88Y77         FDSE (Hold_fdse_C_D)         0.131     1.997    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.866    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDSE (Prop_fdse_C_Q)         0.164     2.030 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.228    reset_counter[0]
    SLICE_X88Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.273 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.273    reset_counter0[0]
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.866     2.416    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.866    
    SLICE_X88Y77         FDSE (Hold_fdse_C_D)         0.120     1.986    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.247ns (53.349%)  route 0.216ns (46.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.866    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDSE (Prop_fdse_C_Q)         0.148     2.014 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.100     2.114    reset_counter[3]
    SLICE_X88Y77         LUT4 (Prop_lut4_I3_O)        0.099     2.213 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.329    reset_counter[3]_i_1_n_0
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.866     2.416    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.549     1.866    
    SLICE_X88Y77         FDSE (Hold_fdse_C_CE)       -0.016     1.850    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.247ns (53.349%)  route 0.216ns (46.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.866    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDSE (Prop_fdse_C_Q)         0.148     2.014 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.100     2.114    reset_counter[3]
    SLICE_X88Y77         LUT4 (Prop_lut4_I3_O)        0.099     2.213 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.329    reset_counter[3]_i_1_n_0
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.866     2.416    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.549     1.866    
    SLICE_X88Y77         FDSE (Hold_fdse_C_CE)       -0.016     1.850    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.247ns (53.349%)  route 0.216ns (46.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.866    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDSE (Prop_fdse_C_Q)         0.148     2.014 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.100     2.114    reset_counter[3]
    SLICE_X88Y77         LUT4 (Prop_lut4_I3_O)        0.099     2.213 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.329    reset_counter[3]_i_1_n_0
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.866     2.416    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.549     1.866    
    SLICE_X88Y77         FDSE (Hold_fdse_C_CE)       -0.016     1.850    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.247ns (53.349%)  route 0.216ns (46.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.866    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDSE (Prop_fdse_C_Q)         0.148     2.014 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.100     2.114    reset_counter[3]
    SLICE_X88Y77         LUT4 (Prop_lut4_I3_O)        0.099     2.213 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.329    reset_counter[3]_i_1_n_0
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.866     2.416    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.549     1.866    
    SLICE_X88Y77         FDSE (Hold_fdse_C_CE)       -0.016     1.850    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.148ns (25.163%)  route 0.440ns (74.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     1.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.270 r  BUFG_3/O
                         net (fo=8, routed)           0.599     1.868    clk200_clk
    SLICE_X88Y80         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDPE (Prop_fdpe_C_Q)         0.148     2.016 r  FDPE_3/Q
                         net (fo=5, routed)           0.440     2.457    clk200_rst
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.909    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.962 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.560     1.521    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.550 r  BUFG_3/O
                         net (fo=8, routed)           0.866     2.416    clk200_clk
    SLICE_X88Y77         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.536     1.879    
    SLICE_X88Y77         FDSE (Hold_fdse_C_S)        -0.044     1.835    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.621    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y80     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y80     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y77     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y77     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y77     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y77     reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y77     ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y80     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y80     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y77     reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y77     reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y77     reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y77     reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y77     ic_reset_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y80     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y80     FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y77     reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y80     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y80     FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y80     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y80     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y77     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y77     reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y77     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y77     reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y77     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y77     reset_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y54    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y54    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y59    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y59    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y80    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y80    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y84    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y84    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y79    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y58    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y82    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache_refill_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.965ns  (logic 3.811ns (42.512%)  route 5.154ns (57.488%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 11.512 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        1.753     1.753    sys_clk
    RAMB18_X3Y31         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y31         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.207 r  tag_mem_reg/DOADO[5]
                         net (fo=2, routed)           1.451     5.658    lm32_cpu/load_store_unit/DOADO[5]
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.782 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.782    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.332 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.332    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.446 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           1.239     7.685    lm32_cpu/load_store_unit/basesoc_interface0_wb_sdram_ack0
    SLICE_X79Y73         LUT4 (Prop_lut4_I3_O)        0.119     7.804 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.634     8.438    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X73Y71         LUT6 (Prop_lut6_I5_O)        0.332     8.770 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.626     9.397    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X73Y69         LUT3 (Prop_lut3_I0_O)        0.118     9.515 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_1/O
                         net (fo=37, routed)          1.203    10.717    lm32_cpu/instruction_unit/basesoc_grant_reg
    SLICE_X70Y54         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3965, routed)        1.512    11.512    lm32_cpu/instruction_unit/out
    SLICE_X70Y54         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[22]/C
                         clock pessimism              0.079    11.591    
                         clock uncertainty           -0.057    11.535    
    SLICE_X70Y54         FDRE (Setup_fdre_C_CE)      -0.371    11.164    lm32_cpu/instruction_unit/icache_refill_data_reg[22]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache_refill_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.965ns  (logic 3.811ns (42.512%)  route 5.154ns (57.488%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 11.512 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        1.753     1.753    sys_clk
    RAMB18_X3Y31         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y31         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.207 r  tag_mem_reg/DOADO[5]
                         net (fo=2, routed)           1.451     5.658    lm32_cpu/load_store_unit/DOADO[5]
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.782 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.782    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.332 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.332    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.446 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           1.239     7.685    lm32_cpu/load_store_unit/basesoc_interface0_wb_sdram_ack0
    SLICE_X79Y73         LUT4 (Prop_lut4_I3_O)        0.119     7.804 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.634     8.438    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X73Y71         LUT6 (Prop_lut6_I5_O)        0.332     8.770 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.626     9.397    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X73Y69         LUT3 (Prop_lut3_I0_O)        0.118     9.515 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_1/O
                         net (fo=37, routed)          1.203    10.717    lm32_cpu/instruction_unit/basesoc_grant_reg
    SLICE_X70Y54         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3965, routed)        1.512    11.512    lm32_cpu/instruction_unit/out
    SLICE_X70Y54         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[2]/C
                         clock pessimism              0.079    11.591    
                         clock uncertainty           -0.057    11.535    
    SLICE_X70Y54         FDRE (Setup_fdre_C_CE)      -0.371    11.164    lm32_cpu/instruction_unit/icache_refill_data_reg[2]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache_refill_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 3.811ns (42.720%)  route 5.110ns (57.280%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        1.753     1.753    sys_clk
    RAMB18_X3Y31         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y31         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.207 r  tag_mem_reg/DOADO[5]
                         net (fo=2, routed)           1.451     5.658    lm32_cpu/load_store_unit/DOADO[5]
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.782 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.782    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.332 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.332    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.446 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           1.239     7.685    lm32_cpu/load_store_unit/basesoc_interface0_wb_sdram_ack0
    SLICE_X79Y73         LUT4 (Prop_lut4_I3_O)        0.119     7.804 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.634     8.438    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X73Y71         LUT6 (Prop_lut6_I5_O)        0.332     8.770 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.626     9.397    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X73Y69         LUT3 (Prop_lut3_I0_O)        0.118     9.515 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_1/O
                         net (fo=37, routed)          1.159    10.674    lm32_cpu/instruction_unit/basesoc_grant_reg
    SLICE_X67Y58         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3965, routed)        1.511    11.511    lm32_cpu/instruction_unit/out
    SLICE_X67Y58         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[25]/C
                         clock pessimism              0.079    11.590    
                         clock uncertainty           -0.057    11.534    
    SLICE_X67Y58         FDRE (Setup_fdre_C_CE)      -0.407    11.127    lm32_cpu/instruction_unit/icache_refill_data_reg[25]
  -------------------------------------------------------------------
                         required time                         11.127    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache_refill_data_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 3.811ns (42.720%)  route 5.110ns (57.280%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        1.753     1.753    sys_clk
    RAMB18_X3Y31         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y31         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.207 r  tag_mem_reg/DOADO[5]
                         net (fo=2, routed)           1.451     5.658    lm32_cpu/load_store_unit/DOADO[5]
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.782 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.782    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.332 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.332    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.446 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           1.239     7.685    lm32_cpu/load_store_unit/basesoc_interface0_wb_sdram_ack0
    SLICE_X79Y73         LUT4 (Prop_lut4_I3_O)        0.119     7.804 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.634     8.438    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X73Y71         LUT6 (Prop_lut6_I5_O)        0.332     8.770 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.626     9.397    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X73Y69         LUT3 (Prop_lut3_I0_O)        0.118     9.515 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_1/O
                         net (fo=37, routed)          1.159    10.674    lm32_cpu/instruction_unit/basesoc_grant_reg
    SLICE_X67Y58         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3965, routed)        1.511    11.511    lm32_cpu/instruction_unit/out
    SLICE_X67Y58         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[26]/C
                         clock pessimism              0.079    11.590    
                         clock uncertainty           -0.057    11.534    
    SLICE_X67Y58         FDRE (Setup_fdre_C_CE)      -0.407    11.127    lm32_cpu/instruction_unit/icache_refill_data_reg[26]
  -------------------------------------------------------------------
                         required time                         11.127    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache_refill_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 3.811ns (42.720%)  route 5.110ns (57.280%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        1.753     1.753    sys_clk
    RAMB18_X3Y31         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y31         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.207 r  tag_mem_reg/DOADO[5]
                         net (fo=2, routed)           1.451     5.658    lm32_cpu/load_store_unit/DOADO[5]
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.782 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.782    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.332 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.332    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.446 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           1.239     7.685    lm32_cpu/load_store_unit/basesoc_interface0_wb_sdram_ack0
    SLICE_X79Y73         LUT4 (Prop_lut4_I3_O)        0.119     7.804 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.634     8.438    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X73Y71         LUT6 (Prop_lut6_I5_O)        0.332     8.770 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.626     9.397    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X73Y69         LUT3 (Prop_lut3_I0_O)        0.118     9.515 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_1/O
                         net (fo=37, routed)          1.159    10.674    lm32_cpu/instruction_unit/basesoc_grant_reg
    SLICE_X67Y58         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3965, routed)        1.511    11.511    lm32_cpu/instruction_unit/out
    SLICE_X67Y58         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[27]/C
                         clock pessimism              0.079    11.590    
                         clock uncertainty           -0.057    11.534    
    SLICE_X67Y58         FDRE (Setup_fdre_C_CE)      -0.407    11.127    lm32_cpu/instruction_unit/icache_refill_data_reg[27]
  -------------------------------------------------------------------
                         required time                         11.127    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain13_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 3.810ns (42.828%)  route 5.086ns (57.172%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 11.631 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        1.753     1.753    sys_clk
    RAMB18_X3Y31         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y31         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.207 r  tag_mem_reg/DOADO[5]
                         net (fo=2, routed)           1.451     5.658    lm32_cpu/load_store_unit/DOADO[5]
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.782 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.782    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.332 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.332    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.446 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           1.088     7.534    lm32_cpu/load_store_unit/basesoc_interface0_wb_sdram_ack0
    SLICE_X79Y72         LUT6 (Prop_lut6_I4_O)        0.124     7.658 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.844     8.502    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X79Y68         LUT4 (Prop_lut4_I0_O)        0.118     8.620 r  lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10/O
                         net (fo=8, routed)           0.910     9.530    lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10_n_0
    SLICE_X74Y76         LUT6 (Prop_lut6_I0_O)        0.326     9.856 r  lm32_cpu/load_store_unit/data_mem_grain13_reg_i_9/O
                         net (fo=2, routed)           0.793    10.649    basesoc_data_port_we[13]
    RAMB18_X2Y32         RAMB18E1                                     r  data_mem_grain13_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3965, routed)        1.631    11.631    sys_clk
    RAMB18_X2Y32         RAMB18E1                                     r  data_mem_grain13_reg/CLKARDCLK
                         clock pessimism              0.079    11.710    
                         clock uncertainty           -0.057    11.653    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.121    data_mem_grain13_reg
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain12_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.881ns  (logic 3.810ns (42.901%)  route 5.071ns (57.099%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 11.638 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        1.753     1.753    sys_clk
    RAMB18_X3Y31         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y31         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.207 r  tag_mem_reg/DOADO[5]
                         net (fo=2, routed)           1.451     5.658    lm32_cpu/load_store_unit/DOADO[5]
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.782 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.782    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.332 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.332    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.446 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           1.088     7.534    lm32_cpu/load_store_unit/basesoc_interface0_wb_sdram_ack0
    SLICE_X79Y72         LUT6 (Prop_lut6_I4_O)        0.124     7.658 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.844     8.502    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X79Y68         LUT4 (Prop_lut4_I0_O)        0.118     8.620 r  lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10/O
                         net (fo=8, routed)           0.971     9.591    lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10_n_0
    SLICE_X73Y56         LUT6 (Prop_lut6_I0_O)        0.326     9.917 r  lm32_cpu/load_store_unit/data_mem_grain12_reg_i_9/O
                         net (fo=2, routed)           0.717    10.634    basesoc_data_port_we[12]
    RAMB18_X2Y20         RAMB18E1                                     r  data_mem_grain12_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3965, routed)        1.638    11.638    sys_clk
    RAMB18_X2Y20         RAMB18E1                                     r  data_mem_grain12_reg/CLKARDCLK
                         clock pessimism              0.079    11.717    
                         clock uncertainty           -0.057    11.660    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.128    data_mem_grain12_reg
  -------------------------------------------------------------------
                         required time                         11.128    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain12_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.881ns  (logic 3.810ns (42.901%)  route 5.071ns (57.099%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 11.638 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        1.753     1.753    sys_clk
    RAMB18_X3Y31         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y31         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.207 r  tag_mem_reg/DOADO[5]
                         net (fo=2, routed)           1.451     5.658    lm32_cpu/load_store_unit/DOADO[5]
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.782 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.782    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.332 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.332    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.446 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           1.088     7.534    lm32_cpu/load_store_unit/basesoc_interface0_wb_sdram_ack0
    SLICE_X79Y72         LUT6 (Prop_lut6_I4_O)        0.124     7.658 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.844     8.502    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X79Y68         LUT4 (Prop_lut4_I0_O)        0.118     8.620 r  lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10/O
                         net (fo=8, routed)           0.971     9.591    lm32_cpu/load_store_unit/data_mem_grain4_reg_i_10_n_0
    SLICE_X73Y56         LUT6 (Prop_lut6_I0_O)        0.326     9.917 r  lm32_cpu/load_store_unit/data_mem_grain12_reg_i_9/O
                         net (fo=2, routed)           0.717    10.634    basesoc_data_port_we[12]
    RAMB18_X2Y20         RAMB18E1                                     r  data_mem_grain12_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3965, routed)        1.638    11.638    sys_clk
    RAMB18_X2Y20         RAMB18E1                                     r  data_mem_grain12_reg/CLKARDCLK
                         clock pessimism              0.079    11.717    
                         clock uncertainty           -0.057    11.660    
    RAMB18_X2Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.128    data_mem_grain12_reg
  -------------------------------------------------------------------
                         required time                         11.128    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 2.772ns (29.847%)  route 6.515ns (70.153%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        1.610     1.610    sys_clk
    SLICE_X60Y74         FDRE                                         r  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.478     2.088 r  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.127     3.215    p_0_in10_in[2]
    SLICE_X59Y74         LUT6 (Prop_lut6_I1_O)        0.298     3.513 r  bankmachine1_state[1]_i_9/O
                         net (fo=1, routed)           0.000     3.513    bankmachine1_state[1]_i_9_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.045 r  bankmachine1_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.009     4.054    bankmachine1_state_reg[1]_i_4_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.325 r  bankmachine1_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           1.091     5.416    basesoc_sdram_bankmachine1_row_hit
    SLICE_X69Y85         LUT6 (Prop_lut6_I2_O)        0.373     5.789 r  basesoc_sdram_tfawcon_window[0]_i_12/O
                         net (fo=3, routed)           0.957     6.746    basesoc_sdram_tfawcon_window[0]_i_12_n_0
    SLICE_X76Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.870 f  basesoc_sdram_choose_req_grant[2]_i_20/O
                         net (fo=10, routed)          0.530     7.400    basesoc_sdram_choose_req_grant[2]_i_20_n_0
    SLICE_X76Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.524 f  basesoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=7, routed)           0.635     8.159    basesoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X74Y86         LUT4 (Prop_lut4_I0_O)        0.117     8.276 f  basesoc_sdram_twtrcon_count[2]_i_2/O
                         net (fo=26, routed)          1.020     9.296    basesoc_sdram_twtrcon_count[2]_i_2_n_0
    SLICE_X73Y75         LUT5 (Prop_lut5_I2_O)        0.331     9.627 r  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.567    10.194    lm32_cpu/instruction_unit/basesoc_sdram_bankmachine3_cmd_buffer_valid_n_reg
    SLICE_X72Y75         LUT6 (Prop_lut6_I1_O)        0.124    10.318 r  lm32_cpu/instruction_unit/basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.580    10.898    lm32_cpu_n_116
    SLICE_X73Y75         FDRE                                         r  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3965, routed)        1.578    11.578    sys_clk
    SLICE_X73Y75         FDRE                                         r  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.079    11.657    
                         clock uncertainty           -0.057    11.601    
    SLICE_X73Y75         FDRE (Setup_fdre_C_CE)      -0.205    11.396    basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.396    
                         arrival time                         -10.898    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache_refill_data_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.932ns  (logic 3.811ns (42.667%)  route 5.121ns (57.333%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 11.596 - 10.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        1.753     1.753    sys_clk
    RAMB18_X3Y31         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y31         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.207 r  tag_mem_reg/DOADO[5]
                         net (fo=2, routed)           1.451     5.658    lm32_cpu/load_store_unit/DOADO[5]
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.124     5.782 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/O
                         net (fo=1, routed)           0.000     5.782    lm32_cpu/load_store_unit/tag_mem_reg_i_39_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.332 r  lm32_cpu/load_store_unit/tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.332    lm32_cpu/load_store_unit/tag_mem_reg_i_32_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.446 r  lm32_cpu/load_store_unit/tag_mem_reg_i_31/CO[3]
                         net (fo=6, routed)           1.239     7.685    lm32_cpu/load_store_unit/basesoc_interface0_wb_sdram_ack0
    SLICE_X79Y73         LUT4 (Prop_lut4_I3_O)        0.119     7.804 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.634     8.438    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X73Y71         LUT6 (Prop_lut6_I5_O)        0.332     8.770 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.626     9.397    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X73Y69         LUT3 (Prop_lut3_I0_O)        0.118     9.515 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_1/O
                         net (fo=37, routed)          1.170    10.685    lm32_cpu/instruction_unit/basesoc_grant_reg
    SLICE_X77Y57         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3965, routed)        1.596    11.596    lm32_cpu/instruction_unit/out
    SLICE_X77Y57         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[28]/C
                         clock pessimism              0.079    11.675    
                         clock uncertainty           -0.057    11.619    
    SLICE_X77Y57         FDRE (Setup_fdre_C_CE)      -0.407    11.212    lm32_cpu/instruction_unit/icache_refill_data_reg[28]
  -------------------------------------------------------------------
                         required time                         11.212    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  0.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 basesoc_timer0_load_storage_full_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_timer0_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.641%)  route 0.167ns (44.359%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        0.556     0.556    sys_clk
    SLICE_X50Y79         FDRE                                         r  basesoc_timer0_load_storage_full_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  basesoc_timer0_load_storage_full_reg[8]/Q
                         net (fo=2, routed)           0.167     0.886    basesoc_timer0_load_storage_full_reg_n_0_[8]
    SLICE_X52Y79         LUT5 (Prop_lut5_I4_O)        0.045     0.931 r  basesoc_timer0_value[8]_i_1/O
                         net (fo=1, routed)           0.000     0.931    basesoc_timer0_value[8]_i_1_n_0
    SLICE_X52Y79         FDRE                                         r  basesoc_timer0_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        0.823     0.823    sys_clk
    SLICE_X52Y79         FDRE                                         r  basesoc_timer0_value_reg[8]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.092     0.910    basesoc_timer0_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        0.564     0.564    sys_clk
    SLICE_X63Y85         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X62Y85         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        0.834     0.834    storage_reg_0_15_6_9/WCLK
    SLICE_X62Y85         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X62Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        0.564     0.564    sys_clk
    SLICE_X63Y85         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X62Y85         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        0.834     0.834    storage_reg_0_15_6_9/WCLK
    SLICE_X62Y85         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X62Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        0.564     0.564    sys_clk
    SLICE_X63Y85         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X62Y85         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        0.834     0.834    storage_reg_0_15_6_9/WCLK
    SLICE_X62Y85         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X62Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        0.564     0.564    sys_clk
    SLICE_X63Y85         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X62Y85         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        0.834     0.834    storage_reg_0_15_6_9/WCLK
    SLICE_X62Y85         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X62Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        0.564     0.564    sys_clk
    SLICE_X63Y85         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X62Y85         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        0.834     0.834    storage_reg_0_15_6_9/WCLK
    SLICE_X62Y85         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X62Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        0.564     0.564    sys_clk
    SLICE_X63Y85         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X62Y85         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        0.834     0.834    storage_reg_0_15_6_9/WCLK
    SLICE_X62Y85         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X62Y85         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        0.564     0.564    sys_clk
    SLICE_X63Y85         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X62Y85         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        0.834     0.834    storage_reg_0_15_6_9/WCLK
    SLICE_X62Y85         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X62Y85         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.887    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        0.564     0.564    sys_clk
    SLICE_X63Y85         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.911    storage_reg_0_15_6_9/ADDRD0
    SLICE_X62Y85         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        0.834     0.834    storage_reg_0_15_6_9/WCLK
    SLICE_X62Y85         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X62Y85         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.887    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/wb_data_m_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.736%)  route 0.204ns (52.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        0.594     0.594    lm32_cpu/load_store_unit/out
    SLICE_X72Y57         FDRE                                         r  lm32_cpu/load_store_unit/wb_data_m_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y57         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  lm32_cpu/load_store_unit/wb_data_m_reg[24]/Q
                         net (fo=2, routed)           0.098     0.832    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/wb_data_m_reg[31][24]
    SLICE_X73Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.877 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_i_29/O
                         net (fo=1, routed)           0.106     0.983    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/dmem_write_data[24]
    RAMB36_X2Y11         RAMB36E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3965, routed)        0.908     0.908    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/out
    RAMB36_X2Y11         RAMB36E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.256     0.652    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.296     0.948    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y22   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y23   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14  mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y20  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y20  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y56  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y85  storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y85  storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y56  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y56  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y56  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y56  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y56  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y56  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y56  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y85  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y85  storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X74Y59  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y85  storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y85  storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y85  storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y85  storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y85  storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y85  storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y85  storage_1_reg_0_15_6_9/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.643ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X88Y80         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    F4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    F4                   IBUF (Prop_ibuf_I_O)         0.240     2.240 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.680    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.730 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.514     3.244    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.270 r  BUFG_3/O
                         net (fo=8, routed)           0.599     3.868    clk200_clk
    SLICE_X88Y80         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.868    
                         clock uncertainty           -0.125     3.744    
    SLICE_X88Y80         FDPE (Setup_fdpe_C_D)       -0.035     3.709    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.709    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.643    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.399ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X89Y81         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3965, routed)        0.600     2.600    sys_clk
    SLICE_X89Y81         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.600    
                         clock uncertainty           -0.129     2.470    
    SLICE_X89Y81         FDPE (Setup_fdpe_C_D)       -0.005     2.465    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.465    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.399    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal  |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock     |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------+
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.148 (r) | FAST    |     4.959 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.076 (f) | FAST    |     4.959 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.147 (r) | FAST    |     4.957 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.075 (f) | FAST    |     4.957 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.164 (r) | FAST    |     4.975 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.092 (f) | FAST    |     4.975 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.147 (r) | FAST    |     4.958 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.075 (f) | FAST    |     4.958 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.141 (r) | FAST    |     4.951 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.069 (f) | FAST    |     4.951 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.156 (r) | FAST    |     4.966 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.084 (f) | FAST    |     4.966 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.143 (r) | FAST    |     4.955 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.071 (f) | FAST    |     4.955 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.165 (r) | FAST    |     4.975 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.093 (f) | FAST    |     4.975 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.142 (r) | FAST    |     4.945 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.070 (f) | FAST    |     4.945 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.133 (r) | FAST    |     4.941 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.061 (f) | FAST    |     4.941 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.135 (r) | FAST    |     4.939 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.063 (f) | FAST    |     4.939 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.128 (r) | FAST    |     4.936 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.056 (f) | FAST    |     4.936 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.123 (r) | FAST    |     4.928 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.051 (f) | FAST    |     4.928 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.147 (r) | FAST    |     4.950 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.075 (f) | FAST    |     4.950 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.135 (r) | FAST    |     4.944 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.063 (f) | FAST    |     4.944 (f) | SLOW    | pll_sys4x |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.148 (r) | FAST    |     4.952 (r) | SLOW    | pll_sys4x |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.076 (f) | FAST    |     4.952 (f) | SLOW    | pll_sys4x |
sys_clk   | serial_rx        | FDRE           | -        |     3.123 (r) | SLOW    |    -0.677 (r) | FAST    |           |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     4.028 (r) | SLOW    |    -0.609 (r) | FAST    |           |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.437 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.451 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.463 (r) | SLOW    |      2.478 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.463 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.459 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.453 (r) | SLOW    |      2.475 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.468 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.469 (r) | SLOW    |      2.482 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.459 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.452 (r) | SLOW    |      2.474 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.454 (r) | SLOW    |      2.474 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.447 (r) | SLOW    |      2.461 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.459 (r) | SLOW    |      2.474 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.460 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.457 (r) | SLOW    |      2.477 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.450 (r) | SLOW    |      2.470 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.462 (r) | SLOW    |      2.478 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.478 (r) | SLOW    |      2.491 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.470 (r) | SLOW    |      2.484 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.571 (r) | SLOW    |      2.431 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.584 (r) | SLOW    |      2.443 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.428 (r) | SLOW    |      2.441 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.492 (r) | SLOW    |      2.505 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.494 (r) | SLOW    |      2.509 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.396 (r) | SLOW    |      2.195 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.194 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.397 (r) | SLOW    |      2.181 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.395 (r) | SLOW    |      2.193 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.185 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.395 (r) | SLOW    |      2.197 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.394 (r) | SLOW    |      2.176 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.380 (r) | SLOW    |      2.184 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.390 (r) | SLOW    |      2.204 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.383 (r) | SLOW    |      2.195 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.390 (r) | SLOW    |      2.208 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.383 (r) | SLOW    |      2.207 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.380 (r) | SLOW    |      2.179 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.391 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.382 (r) | SLOW    |      2.181 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.463 (r) | SLOW    |      2.476 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.448 (r) | SLOW    |      2.466 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.475 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.480 (r) | SLOW    |      2.493 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.019 (r) | SLOW    |      2.796 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.012 (r) | SLOW    |      2.794 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.020 (r) | SLOW    |      2.798 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.013 (r) | SLOW    |      2.794 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.234 (r) | SLOW    |      1.877 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.759 (r) | SLOW    |      1.670 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      7.515 (r) | SLOW    |      1.968 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.060 (r) | SLOW    |      1.802 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      6.619 (r) | SLOW    |      1.623 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.585 (r) | SLOW    |      1.593 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.070 (r) | SLOW    |      1.820 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.445 (r) | SLOW    |      1.529 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.750 (r) | SLOW    |      1.683 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      7.666 (r) | SLOW    |      2.101 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.202 (r) | SLOW    |      1.891 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.517 (r) | SLOW    |      2.050 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      7.052 (r) | SLOW    |      1.838 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      6.600 (r) | SLOW    |      1.613 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.809 (r) | SLOW    |      2.159 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      6.900 (r) | SLOW    |      1.743 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      6.768 (r) | SLOW    |      1.662 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      7.353 (r) | SLOW    |      1.932 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      6.769 (r) | SLOW    |      1.664 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      7.354 (r) | SLOW    |      1.933 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |      9.961 (r) | SLOW    |      3.283 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     10.977 (r) | SLOW    |      3.175 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     11.493 (r) | SLOW    |      3.360 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.205 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.554 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.923 ns
Ideal Clock Offset to Actual Clock: 3.013 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.148 (r) | FAST    |   4.959 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.076 (f) | FAST    |   4.959 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.147 (r) | FAST    |   4.957 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.075 (f) | FAST    |   4.957 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.164 (r) | FAST    |   4.975 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.092 (f) | FAST    |   4.975 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.147 (r) | FAST    |   4.958 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.075 (f) | FAST    |   4.958 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.141 (r) | FAST    |   4.951 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.069 (f) | FAST    |   4.951 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.156 (r) | FAST    |   4.966 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.084 (f) | FAST    |   4.966 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.143 (r) | FAST    |   4.955 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.071 (f) | FAST    |   4.955 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.165 (r) | FAST    |   4.975 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.093 (f) | FAST    |   4.975 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.142 (r) | FAST    |   4.945 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.070 (f) | FAST    |   4.945 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.133 (r) | FAST    |   4.941 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.061 (f) | FAST    |   4.941 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.135 (r) | FAST    |   4.939 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.063 (f) | FAST    |   4.939 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.128 (r) | FAST    |   4.936 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.056 (f) | FAST    |   4.936 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.123 (r) | FAST    |   4.928 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.051 (f) | FAST    |   4.928 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.147 (r) | FAST    |   4.950 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.075 (f) | FAST    |   4.950 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.135 (r) | FAST    |   4.944 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.063 (f) | FAST    |   4.944 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.148 (r) | FAST    |   4.952 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.076 (f) | FAST    |   4.952 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.051 (f) | FAST    |   4.975 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.032 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.437 (r) | SLOW    |   2.455 (r) | FAST    |    0.000 |
ddram_a[1]         |   8.451 (r) | SLOW    |   2.472 (r) | FAST    |    0.017 |
ddram_a[2]         |   8.463 (r) | SLOW    |   2.478 (r) | FAST    |    0.026 |
ddram_a[3]         |   8.463 (r) | SLOW    |   2.479 (r) | FAST    |    0.026 |
ddram_a[4]         |   8.459 (r) | SLOW    |   2.473 (r) | FAST    |    0.022 |
ddram_a[5]         |   8.453 (r) | SLOW    |   2.475 (r) | FAST    |    0.020 |
ddram_a[6]         |   8.468 (r) | SLOW    |   2.481 (r) | FAST    |    0.031 |
ddram_a[7]         |   8.469 (r) | SLOW    |   2.482 (r) | FAST    |    0.032 |
ddram_a[8]         |   8.459 (r) | SLOW    |   2.473 (r) | FAST    |    0.022 |
ddram_a[9]         |   8.452 (r) | SLOW    |   2.474 (r) | FAST    |    0.019 |
ddram_a[10]        |   8.454 (r) | SLOW    |   2.474 (r) | FAST    |    0.020 |
ddram_a[11]        |   8.447 (r) | SLOW    |   2.461 (r) | FAST    |    0.010 |
ddram_a[12]        |   8.459 (r) | SLOW    |   2.474 (r) | FAST    |    0.022 |
ddram_a[13]        |   8.460 (r) | SLOW    |   2.473 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.469 (r) | SLOW    |   2.455 (r) | FAST    |    0.032 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.457 (r) | SLOW    |   2.477 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.450 (r) | SLOW    |   2.470 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.462 (r) | SLOW    |   2.478 (r) | FAST    |    0.012 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.462 (r) | SLOW    |   2.470 (r) | FAST    |    0.012 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.004 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.492 (r) | SLOW    |   2.505 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.494 (r) | SLOW    |   2.509 (r) | FAST    |    0.004 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.494 (r) | SLOW    |   2.505 (r) | FAST    |    0.004 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.033 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.396 (r) | SLOW    |   2.195 (r) | FAST    |    0.019 |
ddram_dq[1]        |   9.394 (r) | SLOW    |   2.194 (r) | FAST    |    0.018 |
ddram_dq[2]        |   9.397 (r) | SLOW    |   2.181 (r) | FAST    |    0.017 |
ddram_dq[3]        |   9.395 (r) | SLOW    |   2.193 (r) | FAST    |    0.018 |
ddram_dq[4]        |   9.394 (r) | SLOW    |   2.200 (r) | FAST    |    0.024 |
ddram_dq[5]        |   9.394 (r) | SLOW    |   2.185 (r) | FAST    |    0.014 |
ddram_dq[6]        |   9.395 (r) | SLOW    |   2.197 (r) | FAST    |    0.021 |
ddram_dq[7]        |   9.394 (r) | SLOW    |   2.176 (r) | FAST    |    0.014 |
ddram_dq[8]        |   9.380 (r) | SLOW    |   2.184 (r) | FAST    |    0.009 |
ddram_dq[9]        |   9.390 (r) | SLOW    |   2.204 (r) | FAST    |    0.028 |
ddram_dq[10]       |   9.383 (r) | SLOW    |   2.195 (r) | FAST    |    0.020 |
ddram_dq[11]       |   9.390 (r) | SLOW    |   2.208 (r) | FAST    |    0.033 |
ddram_dq[12]       |   9.383 (r) | SLOW    |   2.207 (r) | FAST    |    0.031 |
ddram_dq[13]       |   9.380 (r) | SLOW    |   2.179 (r) | FAST    |    0.004 |
ddram_dq[14]       |   9.391 (r) | SLOW    |   2.201 (r) | FAST    |    0.026 |
ddram_dq[15]       |   9.382 (r) | SLOW    |   2.181 (r) | FAST    |    0.005 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.397 (r) | SLOW    |   2.176 (r) | FAST    |    0.033 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.364 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.234 (r) | SLOW    |   1.877 (r) | FAST    |    0.789 |
ddram_dq[1]        |   6.759 (r) | SLOW    |   1.670 (r) | FAST    |    0.314 |
ddram_dq[2]        |   7.515 (r) | SLOW    |   1.968 (r) | FAST    |    1.070 |
ddram_dq[3]        |   7.060 (r) | SLOW    |   1.802 (r) | FAST    |    0.615 |
ddram_dq[4]        |   6.619 (r) | SLOW    |   1.623 (r) | FAST    |    0.174 |
ddram_dq[5]        |   6.585 (r) | SLOW    |   1.593 (r) | FAST    |    0.140 |
ddram_dq[6]        |   7.070 (r) | SLOW    |   1.820 (r) | FAST    |    0.626 |
ddram_dq[7]        |   6.445 (r) | SLOW    |   1.529 (r) | FAST    |    0.000 |
ddram_dq[8]        |   6.750 (r) | SLOW    |   1.683 (r) | FAST    |    0.305 |
ddram_dq[9]        |   7.666 (r) | SLOW    |   2.101 (r) | FAST    |    1.221 |
ddram_dq[10]       |   7.202 (r) | SLOW    |   1.891 (r) | FAST    |    0.757 |
ddram_dq[11]       |   7.517 (r) | SLOW    |   2.050 (r) | FAST    |    1.072 |
ddram_dq[12]       |   7.052 (r) | SLOW    |   1.838 (r) | FAST    |    0.607 |
ddram_dq[13]       |   6.600 (r) | SLOW    |   1.613 (r) | FAST    |    0.155 |
ddram_dq[14]       |   7.809 (r) | SLOW    |   2.159 (r) | FAST    |    1.364 |
ddram_dq[15]       |   6.900 (r) | SLOW    |   1.743 (r) | FAST    |    0.455 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.809 (r) | SLOW    |   1.529 (r) | FAST    |    1.364 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.019 (r) | SLOW    |   2.796 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   10.012 (r) | SLOW    |   2.794 (r) | FAST    |    0.000 |
ddram_dqs_p[0]     |   10.020 (r) | SLOW    |   2.798 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   10.013 (r) | SLOW    |   2.794 (r) | FAST    |    0.001 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.020 (r) | SLOW    |   2.794 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.586 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.768 (r) | SLOW    |   1.662 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.353 (r) | SLOW    |   1.932 (r) | FAST    |    0.585 |
ddram_dqs_p[0]     |   6.769 (r) | SLOW    |   1.664 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.354 (r) | SLOW    |   1.933 (r) | FAST    |    0.586 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.354 (r) | SLOW    |   1.662 (r) | FAST    |    0.586 |
-------------------+-------------+---------+-------------+---------+----------+




