<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>MotorWare f2802x Driver API Documentation: drv8305.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MotorWare f2802x Driver API Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7619591216645efd59127247c08de15e.html">drvic</a></li><li class="navelem"><a class="el" href="dir_eae0c0380e680343494224d62f7ad8cd.html">drv8305</a></li><li class="navelem"><a class="el" href="dir_0f42e7a77950c6aeab303891c89620fd.html">src</a></li><li class="navelem"><a class="el" href="dir_56c3cdf47de4df31e288311817eff455.html">32b</a></li><li class="navelem"><a class="el" href="dir_8efafba931a0eec65ccf3c997f9046b1.html">f28x</a></li><li class="navelem"><a class="el" href="dir_be9d177c6558811a095843858538b3e5.html">f2802x</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">drv8305.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Contains public interface to various functions related to the DRV8305 object.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="spi_8h_source.html">sw/drivers/spi/src/32b/f28x/f2802x/spi.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="gpio_8h_source.html">sw/drivers/gpio/src/32b/f28x/f2802x/gpio.h</a>&quot;</code><br />
</div>
<p><a href="drv8305_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct___d_r_v___s_p_i__8305___stat01__t__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___stat01__t__">_DRV_SPI_8305_Stat01_t_</a></td></tr>
<tr class="memdesc:struct___d_r_v___s_p_i__8305___stat01__t__"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 STATUS01 register.  <a href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___stat01__t__">More...</a><br /></td></tr>
<tr class="separator:struct___d_r_v___s_p_i__8305___stat01__t__"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_r_v___s_p_i__8305___stat02__t__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___stat02__t__">_DRV_SPI_8305_Stat02_t_</a></td></tr>
<tr class="memdesc:struct___d_r_v___s_p_i__8305___stat02__t__"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 STATUS02 register.  <a href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___stat02__t__">More...</a><br /></td></tr>
<tr class="separator:struct___d_r_v___s_p_i__8305___stat02__t__"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_r_v___s_p_i__8305___stat03__t__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___stat03__t__">_DRV_SPI_8305_Stat03_t_</a></td></tr>
<tr class="memdesc:struct___d_r_v___s_p_i__8305___stat03__t__"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 STATUS03 register.  <a href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___stat03__t__">More...</a><br /></td></tr>
<tr class="separator:struct___d_r_v___s_p_i__8305___stat03__t__"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_r_v___s_p_i__8305___stat04__t__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___stat04__t__">_DRV_SPI_8305_Stat04_t_</a></td></tr>
<tr class="memdesc:struct___d_r_v___s_p_i__8305___stat04__t__"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 STATUS04 register.  <a href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___stat04__t__">More...</a><br /></td></tr>
<tr class="separator:struct___d_r_v___s_p_i__8305___stat04__t__"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_r_v___s_p_i__8305___ctrl05__t__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl05__t__">_DRV_SPI_8305_Ctrl05_t_</a></td></tr>
<tr class="memdesc:struct___d_r_v___s_p_i__8305___ctrl05__t__"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 CTRL05 register.  <a href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl05__t__">More...</a><br /></td></tr>
<tr class="separator:struct___d_r_v___s_p_i__8305___ctrl05__t__"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_r_v___s_p_i__8305___ctrl06__t__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl06__t__">_DRV_SPI_8305_Ctrl06_t_</a></td></tr>
<tr class="memdesc:struct___d_r_v___s_p_i__8305___ctrl06__t__"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 CTRL06 register.  <a href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl06__t__">More...</a><br /></td></tr>
<tr class="separator:struct___d_r_v___s_p_i__8305___ctrl06__t__"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_r_v___s_p_i__8305___ctrl07__t__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl07__t__">_DRV_SPI_8305_Ctrl07_t_</a></td></tr>
<tr class="memdesc:struct___d_r_v___s_p_i__8305___ctrl07__t__"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 CTRL07 register.  <a href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl07__t__">More...</a><br /></td></tr>
<tr class="separator:struct___d_r_v___s_p_i__8305___ctrl07__t__"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_r_v___s_p_i__8305___ctrl08__t__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl08__t__">_DRV_SPI_8305_Ctrl08_t_</a></td></tr>
<tr class="memdesc:struct___d_r_v___s_p_i__8305___ctrl08__t__"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 CTRL08 register.  <a href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl08__t__">More...</a><br /></td></tr>
<tr class="separator:struct___d_r_v___s_p_i__8305___ctrl08__t__"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_r_v___s_p_i__8305___ctrl09__t__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl09__t__">_DRV_SPI_8305_Ctrl09_t_</a></td></tr>
<tr class="memdesc:struct___d_r_v___s_p_i__8305___ctrl09__t__"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 CTRL09 register.  <a href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl09__t__">More...</a><br /></td></tr>
<tr class="separator:struct___d_r_v___s_p_i__8305___ctrl09__t__"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_r_v___s_p_i__8305___ctrl0_a__t__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl0_a__t__">_DRV_SPI_8305_Ctrl0A_t_</a></td></tr>
<tr class="memdesc:struct___d_r_v___s_p_i__8305___ctrl0_a__t__"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 CTRL0A register.  <a href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl0_a__t__">More...</a><br /></td></tr>
<tr class="separator:struct___d_r_v___s_p_i__8305___ctrl0_a__t__"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_r_v___s_p_i__8305___ctrl0_b__t__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl0_b__t__">_DRV_SPI_8305_Ctrl0B_t_</a></td></tr>
<tr class="memdesc:struct___d_r_v___s_p_i__8305___ctrl0_b__t__"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 CTRL0B register.  <a href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl0_b__t__">More...</a><br /></td></tr>
<tr class="separator:struct___d_r_v___s_p_i__8305___ctrl0_b__t__"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_r_v___s_p_i__8305___ctrl0_c__t__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl0_c__t__">_DRV_SPI_8305_Ctrl0C_t_</a></td></tr>
<tr class="memdesc:struct___d_r_v___s_p_i__8305___ctrl0_c__t__"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 CTRL0C register.  <a href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl0_c__t__">More...</a><br /></td></tr>
<tr class="separator:struct___d_r_v___s_p_i__8305___ctrl0_c__t__"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_r_v___s_p_i__8305___vars__t__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___vars__t__">_DRV_SPI_8305_Vars_t_</a></td></tr>
<tr class="memdesc:struct___d_r_v___s_p_i__8305___vars__t__"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 registers and commands.  <a href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___vars__t__">More...</a><br /></td></tr>
<tr class="separator:struct___d_r_v___s_p_i__8305___vars__t__"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_r_v8305___obj__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#struct___d_r_v8305___obj__">_DRV8305_Obj_</a></td></tr>
<tr class="memdesc:struct___d_r_v8305___obj__"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8305 object.  <a href="group___d_r_v8305.html#struct___d_r_v8305___obj__">More...</a><br /></td></tr>
<tr class="separator:struct___d_r_v8305___obj__"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga61269d808fb16e9a3a76dc79673d5622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga61269d808fb16e9a3a76dc79673d5622">DRV8305_ADDR_MASK</a>&#160;&#160;&#160;(0x7800)</td></tr>
<tr class="memdesc:ga61269d808fb16e9a3a76dc79673d5622"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the address mask.  <a href="group___d_r_v8305.html#ga61269d808fb16e9a3a76dc79673d5622">More...</a><br /></td></tr>
<tr class="separator:ga61269d808fb16e9a3a76dc79673d5622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601d13be2f553d271f2aab56477f8f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga601d13be2f553d271f2aab56477f8f17">DRV8305_DATA_MASK</a>&#160;&#160;&#160;(0x07FF)</td></tr>
<tr class="memdesc:ga601d13be2f553d271f2aab56477f8f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the data mask.  <a href="group___d_r_v8305.html#ga601d13be2f553d271f2aab56477f8f17">More...</a><br /></td></tr>
<tr class="separator:ga601d13be2f553d271f2aab56477f8f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c67e19a046f94d209f66a26ec0378d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gae6c67e19a046f94d209f66a26ec0378d">DRV8305_RW_MASK</a>&#160;&#160;&#160;(0x8000)</td></tr>
<tr class="memdesc:gae6c67e19a046f94d209f66a26ec0378d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the R/W mask.  <a href="group___d_r_v8305.html#gae6c67e19a046f94d209f66a26ec0378d">More...</a><br /></td></tr>
<tr class="separator:gae6c67e19a046f94d209f66a26ec0378d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe84e1a0fc539ceef453e7bc7514eb16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gafe84e1a0fc539ceef453e7bc7514eb16">DRV8305_FAULT_TYPE_MASK</a>&#160;&#160;&#160;(0x07FF)</td></tr>
<tr class="memdesc:gafe84e1a0fc539ceef453e7bc7514eb16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the R/W mask.  <a href="group___d_r_v8305.html#gafe84e1a0fc539ceef453e7bc7514eb16">More...</a><br /></td></tr>
<tr class="separator:gafe84e1a0fc539ceef453e7bc7514eb16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c114e664f467fc8040d1299c303c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gab9c114e664f467fc8040d1299c303c41">DRV8305_STATUS01_OTW_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab9c114e664f467fc8040d1299c303c41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OTW (Over temperature warning) bits in the Status 1 register.  <a href="group___d_r_v8305.html#gab9c114e664f467fc8040d1299c303c41">More...</a><br /></td></tr>
<tr class="separator:gab9c114e664f467fc8040d1299c303c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf575dc817ce459b98bb1a750f7b7358c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaf575dc817ce459b98bb1a750f7b7358c">DRV8305_STATUS01_TEMP_FLAG3_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaf575dc817ce459b98bb1a750f7b7358c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TEMP_FLAG3 (Over temperature warning 3) bits in the Status 1 register.  <a href="group___d_r_v8305.html#gaf575dc817ce459b98bb1a750f7b7358c">More...</a><br /></td></tr>
<tr class="separator:gaf575dc817ce459b98bb1a750f7b7358c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ffbca7e7162c1551d086c89337cd8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga8ffbca7e7162c1551d086c89337cd8d6">DRV8305_STATUS01_TEMP_FLAG2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga8ffbca7e7162c1551d086c89337cd8d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TEMP_FLAG2 (Over temperature warning 2) bits in the Status 1 register.  <a href="group___d_r_v8305.html#ga8ffbca7e7162c1551d086c89337cd8d6">More...</a><br /></td></tr>
<tr class="separator:ga8ffbca7e7162c1551d086c89337cd8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1197f6e6fb147d2f533c9db6e210f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga3b1197f6e6fb147d2f533c9db6e210f5">DRV8305_STATUS01_TEMP_FLAG1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga3b1197f6e6fb147d2f533c9db6e210f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TEMP_FLAG1 (Over temperature warning 1) bits in the Status 1 register.  <a href="group___d_r_v8305.html#ga3b1197f6e6fb147d2f533c9db6e210f5">More...</a><br /></td></tr>
<tr class="separator:ga3b1197f6e6fb147d2f533c9db6e210f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f08e0b94f277f243f519fe750f2fcb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga3f08e0b94f277f243f519fe750f2fcb7">DRV8305_STATUS01_VCPH_UVFL_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga3f08e0b94f277f243f519fe750f2fcb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VCPH_UVFL (Charge pump high, under voltage) bits in the Status 1 register.  <a href="group___d_r_v8305.html#ga3f08e0b94f277f243f519fe750f2fcb7">More...</a><br /></td></tr>
<tr class="separator:ga3f08e0b94f277f243f519fe750f2fcb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga770104512f239c89b4d54c45a2c07e1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga770104512f239c89b4d54c45a2c07e1c">DRV8305_STATUS01_VDS_STATUS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga770104512f239c89b4d54c45a2c07e1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VDS_STATUS (Real time "OR" of 0x02[D5:D10]) bits in the Status 1 register.  <a href="group___d_r_v8305.html#ga770104512f239c89b4d54c45a2c07e1c">More...</a><br /></td></tr>
<tr class="separator:ga770104512f239c89b4d54c45a2c07e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835bdd24b4acec7253daf93dfcda253e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga835bdd24b4acec7253daf93dfcda253e">DRV8305_STATUS01_PVDD_OVFL_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga835bdd24b4acec7253daf93dfcda253e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the PVDD_OVFL (PVDD over voltage) bits in the Status 1 register.  <a href="group___d_r_v8305.html#ga835bdd24b4acec7253daf93dfcda253e">More...</a><br /></td></tr>
<tr class="separator:ga835bdd24b4acec7253daf93dfcda253e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06b79a052d730df01c29ce78901f4f27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga06b79a052d730df01c29ce78901f4f27">DRV8305_STATUS01_PVDD_UVFL_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga06b79a052d730df01c29ce78901f4f27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the PVDD_UVFL (PVDD under voltage) bits in the Status 1 register.  <a href="group___d_r_v8305.html#ga06b79a052d730df01c29ce78901f4f27">More...</a><br /></td></tr>
<tr class="separator:ga06b79a052d730df01c29ce78901f4f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c7bba82b58cb651a038209c2197c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gad2c7bba82b58cb651a038209c2197c4c">DRV8305_STATUS01_TEMP_FLAG4_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gad2c7bba82b58cb651a038209c2197c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TEMP_FLAG4 (Over temperature warning 4) bits in the Status 1 register.  <a href="group___d_r_v8305.html#gad2c7bba82b58cb651a038209c2197c4c">More...</a><br /></td></tr>
<tr class="separator:gad2c7bba82b58cb651a038209c2197c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa66fde3bc44da403f65965bb0a36083b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaa66fde3bc44da403f65965bb0a36083b">DRV8305_STATUS01_RESERVED1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaa66fde3bc44da403f65965bb0a36083b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED1 bits in the Status 1 register.  <a href="group___d_r_v8305.html#gaa66fde3bc44da403f65965bb0a36083b">More...</a><br /></td></tr>
<tr class="separator:gaa66fde3bc44da403f65965bb0a36083b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752f28d2c1b46a5e3ba37836cc8bfd75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga752f28d2c1b46a5e3ba37836cc8bfd75">DRV8305_STATUS01_FAULT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga752f28d2c1b46a5e3ba37836cc8bfd75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FAULT (0-Warning, 1-Latched) bits in the Status 1 register.  <a href="group___d_r_v8305.html#ga752f28d2c1b46a5e3ba37836cc8bfd75">More...</a><br /></td></tr>
<tr class="separator:ga752f28d2c1b46a5e3ba37836cc8bfd75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c19f2a570a93fc2cd4b1de9cf4fa73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga84c19f2a570a93fc2cd4b1de9cf4fa73">DRV8305_STATUS02_SNS_A_OCP_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga84c19f2a570a93fc2cd4b1de9cf4fa73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SNS_A_OCP (Sense amp A over current) bits in the Status 2 register.  <a href="group___d_r_v8305.html#ga84c19f2a570a93fc2cd4b1de9cf4fa73">More...</a><br /></td></tr>
<tr class="separator:ga84c19f2a570a93fc2cd4b1de9cf4fa73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34190ffd84e8b0fe0547c5f26eafe48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaa34190ffd84e8b0fe0547c5f26eafe48">DRV8305_STATUS02_SNS_B_OCP_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaa34190ffd84e8b0fe0547c5f26eafe48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SNS_B_OCP (Sense amp B over current) bits in the Status 2 register.  <a href="group___d_r_v8305.html#gaa34190ffd84e8b0fe0547c5f26eafe48">More...</a><br /></td></tr>
<tr class="separator:gaa34190ffd84e8b0fe0547c5f26eafe48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4930acd231a972eac1d44495a7a79f0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga4930acd231a972eac1d44495a7a79f0f">DRV8305_STATUS02_SNS_C_OCP_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga4930acd231a972eac1d44495a7a79f0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SNS_C_OCP (Sense amp C over current) bits in the Status 2 register.  <a href="group___d_r_v8305.html#ga4930acd231a972eac1d44495a7a79f0f">More...</a><br /></td></tr>
<tr class="separator:ga4930acd231a972eac1d44495a7a79f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3069d42879836398e3be5e9925823515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga3069d42879836398e3be5e9925823515">DRV8305_STATUS02_RESERVED1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga3069d42879836398e3be5e9925823515"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED1 bits in the Status 2 register.  <a href="group___d_r_v8305.html#ga3069d42879836398e3be5e9925823515">More...</a><br /></td></tr>
<tr class="separator:ga3069d42879836398e3be5e9925823515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51436c0adc26983f3ac0fcf38709a523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga51436c0adc26983f3ac0fcf38709a523">DRV8305_STATUS02_RESERVED2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga51436c0adc26983f3ac0fcf38709a523"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED2 bits in the Status 2 register.  <a href="group___d_r_v8305.html#ga51436c0adc26983f3ac0fcf38709a523">More...</a><br /></td></tr>
<tr class="separator:ga51436c0adc26983f3ac0fcf38709a523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d1c90336dd8d1e037965ae128047ceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga5d1c90336dd8d1e037965ae128047ceb">DRV8305_STATUS02_FETLC_VDS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga5d1c90336dd8d1e037965ae128047ceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FETLC_VDS (C low side, VDS Fault) bits in the Status 2 register.  <a href="group___d_r_v8305.html#ga5d1c90336dd8d1e037965ae128047ceb">More...</a><br /></td></tr>
<tr class="separator:ga5d1c90336dd8d1e037965ae128047ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0836801d4b291e618628a10a4486a83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gae0836801d4b291e618628a10a4486a83">DRV8305_STATUS02_FETHC_VDS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:gae0836801d4b291e618628a10a4486a83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FETHC_VDS (C high side, VDS Fault) bits in the Status 2 register.  <a href="group___d_r_v8305.html#gae0836801d4b291e618628a10a4486a83">More...</a><br /></td></tr>
<tr class="separator:gae0836801d4b291e618628a10a4486a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga537193a8e340db37bfd2e391ae002004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga537193a8e340db37bfd2e391ae002004">DRV8305_STATUS02_FETLB_VDS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga537193a8e340db37bfd2e391ae002004"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FETLB_VDS (B low side, VDS Fault) bits in the Status 2 register.  <a href="group___d_r_v8305.html#ga537193a8e340db37bfd2e391ae002004">More...</a><br /></td></tr>
<tr class="separator:ga537193a8e340db37bfd2e391ae002004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa06d19ac5127380b1ef61d0c26b653a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaa06d19ac5127380b1ef61d0c26b653a4">DRV8305_STATUS02_FETHB_VDS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaa06d19ac5127380b1ef61d0c26b653a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FETHB_VDS (B high side, VDS Fault) bits in the Status 2 register.  <a href="group___d_r_v8305.html#gaa06d19ac5127380b1ef61d0c26b653a4">More...</a><br /></td></tr>
<tr class="separator:gaa06d19ac5127380b1ef61d0c26b653a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d1a74fe451b5b08cb8d4d70158f4b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaa9d1a74fe451b5b08cb8d4d70158f4b7">DRV8305_STATUS02_FETLA_VDS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaa9d1a74fe451b5b08cb8d4d70158f4b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FETLA_VDS (A low side, VDS Fault) bits in the Status 2 register.  <a href="group___d_r_v8305.html#gaa9d1a74fe451b5b08cb8d4d70158f4b7">More...</a><br /></td></tr>
<tr class="separator:gaa9d1a74fe451b5b08cb8d4d70158f4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadc922f212500ebcee4155b0ef3a9b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaadc922f212500ebcee4155b0ef3a9b17">DRV8305_STATUS02_FETHA_VDS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:gaadc922f212500ebcee4155b0ef3a9b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FETHA_VDS (A high side, VDS Fault) bits in the Status 2 register.  <a href="group___d_r_v8305.html#gaadc922f212500ebcee4155b0ef3a9b17">More...</a><br /></td></tr>
<tr class="separator:gaadc922f212500ebcee4155b0ef3a9b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a0f499d07598448089406913446c79c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga7a0f499d07598448089406913446c79c">DRV8305_STATUS03_VCPH_OVLO_ABS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga7a0f499d07598448089406913446c79c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VCPH_OVLO_ABS (Charge pump high, absolute over voltage) bits in the Status 3 register.  <a href="group___d_r_v8305.html#ga7a0f499d07598448089406913446c79c">More...</a><br /></td></tr>
<tr class="separator:ga7a0f499d07598448089406913446c79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61eecca6758bb60bd43e0e7d50242d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gad61eecca6758bb60bd43e0e7d50242d7">DRV8305_STATUS03_VCPH_OVLO_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gad61eecca6758bb60bd43e0e7d50242d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VCPH_OVLO (Charge pump high, over voltage) bits in the Status 3 register.  <a href="group___d_r_v8305.html#gad61eecca6758bb60bd43e0e7d50242d7">More...</a><br /></td></tr>
<tr class="separator:gad61eecca6758bb60bd43e0e7d50242d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab2df820047619771767101a6e863f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaab2df820047619771767101a6e863f5d">DRV8305_STATUS03_VCPH_UVLO2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaab2df820047619771767101a6e863f5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VCPH_UVLO2 (Charge pump high, under voltage 2) bits in the Status 3 register.  <a href="group___d_r_v8305.html#gaab2df820047619771767101a6e863f5d">More...</a><br /></td></tr>
<tr class="separator:gaab2df820047619771767101a6e863f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71ae166f714f49a9df155448d76ca9a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga71ae166f714f49a9df155448d76ca9a2">DRV8305_STATUS03_RESERVED1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga71ae166f714f49a9df155448d76ca9a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED1 bits in the Status 3 register.  <a href="group___d_r_v8305.html#ga71ae166f714f49a9df155448d76ca9a2">More...</a><br /></td></tr>
<tr class="separator:ga71ae166f714f49a9df155448d76ca9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ed4cd6e3c751bb227cbff2cb99879a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga38ed4cd6e3c751bb227cbff2cb99879a">DRV8305_STATUS03_VCP_LSD_UVLO2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga38ed4cd6e3c751bb227cbff2cb99879a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VCP_LSD_UVLO2 (Charge pump low, under voltage 2) bits in the Status 3 register.  <a href="group___d_r_v8305.html#ga38ed4cd6e3c751bb227cbff2cb99879a">More...</a><br /></td></tr>
<tr class="separator:ga38ed4cd6e3c751bb227cbff2cb99879a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50d6c5c06228f58f35efc46760a05b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga50d6c5c06228f58f35efc46760a05b00">DRV8305_STATUS03_AVDD_UVLO_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga50d6c5c06228f58f35efc46760a05b00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the AVDD_UVLO (AVDD regulator under voltage) bits in the Status 3 register.  <a href="group___d_r_v8305.html#ga50d6c5c06228f58f35efc46760a05b00">More...</a><br /></td></tr>
<tr class="separator:ga50d6c5c06228f58f35efc46760a05b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ada34f8637f95a3e6ebfed07cfc437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga16ada34f8637f95a3e6ebfed07cfc437">DRV8305_STATUS03_VREG_UV_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga16ada34f8637f95a3e6ebfed07cfc437"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VREG_UV (VREG regulator under voltage) bits in the Status 3 register.  <a href="group___d_r_v8305.html#ga16ada34f8637f95a3e6ebfed07cfc437">More...</a><br /></td></tr>
<tr class="separator:ga16ada34f8637f95a3e6ebfed07cfc437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ada60cbb31674fd1be46566b4c56fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gae8ada60cbb31674fd1be46566b4c56fb">DRV8305_STATUS03_RESERVED2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:gae8ada60cbb31674fd1be46566b4c56fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED2 bits in the Status 3 register.  <a href="group___d_r_v8305.html#gae8ada60cbb31674fd1be46566b4c56fb">More...</a><br /></td></tr>
<tr class="separator:gae8ada60cbb31674fd1be46566b4c56fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf470dd115696f8356ba692d4a7aa5146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaf470dd115696f8356ba692d4a7aa5146">DRV8305_STATUS03_OTS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaf470dd115696f8356ba692d4a7aa5146"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OTS (Over temperature shut down) bits in the Status 3 register.  <a href="group___d_r_v8305.html#gaf470dd115696f8356ba692d4a7aa5146">More...</a><br /></td></tr>
<tr class="separator:gaf470dd115696f8356ba692d4a7aa5146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c19e6e37ff0988afe3edbced9c3758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gae3c19e6e37ff0988afe3edbced9c3758">DRV8305_STATUS03_WD_FAULT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:gae3c19e6e37ff0988afe3edbced9c3758"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the WD_FAULT (Watchdog fault) bits in the Status 3 register.  <a href="group___d_r_v8305.html#gae3c19e6e37ff0988afe3edbced9c3758">More...</a><br /></td></tr>
<tr class="separator:gae3c19e6e37ff0988afe3edbced9c3758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8aa079f2f72c1d378401e265fb24b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gad8aa079f2f72c1d378401e265fb24b6a">DRV8305_STATUS03_PVDD_UVLO2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:gad8aa079f2f72c1d378401e265fb24b6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the PVDD_UVLO2 (PVDD under voltage 2) bits in the Status 3 register.  <a href="group___d_r_v8305.html#gad8aa079f2f72c1d378401e265fb24b6a">More...</a><br /></td></tr>
<tr class="separator:gad8aa079f2f72c1d378401e265fb24b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e67193a2b0dcef74bfa3e5e050f959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga89e67193a2b0dcef74bfa3e5e050f959">DRV8305_STATUS04_RESERVED1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga89e67193a2b0dcef74bfa3e5e050f959"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED1 bits in the Status 4 register.  <a href="group___d_r_v8305.html#ga89e67193a2b0dcef74bfa3e5e050f959">More...</a><br /></td></tr>
<tr class="separator:ga89e67193a2b0dcef74bfa3e5e050f959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d7b292d48a8655e0296d5f93dd67d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga77d7b292d48a8655e0296d5f93dd67d4">DRV8305_STATUS04_RESERVED2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga77d7b292d48a8655e0296d5f93dd67d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED2 bits in the Status 4 register.  <a href="group___d_r_v8305.html#ga77d7b292d48a8655e0296d5f93dd67d4">More...</a><br /></td></tr>
<tr class="separator:ga77d7b292d48a8655e0296d5f93dd67d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f484d3fe44a1f37168c46d6cb2544b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga75f484d3fe44a1f37168c46d6cb2544b">DRV8305_STATUS04_RESERVED3_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga75f484d3fe44a1f37168c46d6cb2544b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED3 bits in the Status 4 register.  <a href="group___d_r_v8305.html#ga75f484d3fe44a1f37168c46d6cb2544b">More...</a><br /></td></tr>
<tr class="separator:ga75f484d3fe44a1f37168c46d6cb2544b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7eb2cefe137e79ae9241431ae1e8ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaed7eb2cefe137e79ae9241431ae1e8ff">DRV8305_STATUS04_RESERVED4_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaed7eb2cefe137e79ae9241431ae1e8ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED4 bits in the Status 4 register.  <a href="group___d_r_v8305.html#gaed7eb2cefe137e79ae9241431ae1e8ff">More...</a><br /></td></tr>
<tr class="separator:gaed7eb2cefe137e79ae9241431ae1e8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c3e84dddcdfd1c41ca07dd5e11f748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga19c3e84dddcdfd1c41ca07dd5e11f748">DRV8305_STATUS04_RESERVED5_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga19c3e84dddcdfd1c41ca07dd5e11f748"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED5 bits in the Status 4 register.  <a href="group___d_r_v8305.html#ga19c3e84dddcdfd1c41ca07dd5e11f748">More...</a><br /></td></tr>
<tr class="separator:ga19c3e84dddcdfd1c41ca07dd5e11f748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5d6299ba4f6e2c26bfd1257553aec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga7d5d6299ba4f6e2c26bfd1257553aec1">DRV8305_STATUS04_FETLC_VGS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga7d5d6299ba4f6e2c26bfd1257553aec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FETLC_VGS (C low side, VGS Fault) bits in the Status 4 register.  <a href="group___d_r_v8305.html#ga7d5d6299ba4f6e2c26bfd1257553aec1">More...</a><br /></td></tr>
<tr class="separator:ga7d5d6299ba4f6e2c26bfd1257553aec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c8316e9341e4e48c2086ace6d9045c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga41c8316e9341e4e48c2086ace6d9045c">DRV8305_STATUS04_FETHC_VGS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga41c8316e9341e4e48c2086ace6d9045c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FETHC_VGS (C high side, VGS Fault) bits in the Status 4 register.  <a href="group___d_r_v8305.html#ga41c8316e9341e4e48c2086ace6d9045c">More...</a><br /></td></tr>
<tr class="separator:ga41c8316e9341e4e48c2086ace6d9045c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b41b11bec6e5f52ed8f8ba5efba6000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga0b41b11bec6e5f52ed8f8ba5efba6000">DRV8305_STATUS04_FETLB_VGS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga0b41b11bec6e5f52ed8f8ba5efba6000"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FETLB_VGS (B low side, VGS Fault) bits in the Status 4 register.  <a href="group___d_r_v8305.html#ga0b41b11bec6e5f52ed8f8ba5efba6000">More...</a><br /></td></tr>
<tr class="separator:ga0b41b11bec6e5f52ed8f8ba5efba6000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ebe0da0c25e49a5be36713b22da3503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga4ebe0da0c25e49a5be36713b22da3503">DRV8305_STATUS04_FETHB_VGS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga4ebe0da0c25e49a5be36713b22da3503"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FETHB_VGS (B high side, VGS Fault) bits in the Status 4 register.  <a href="group___d_r_v8305.html#ga4ebe0da0c25e49a5be36713b22da3503">More...</a><br /></td></tr>
<tr class="separator:ga4ebe0da0c25e49a5be36713b22da3503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d36582a90b7a334f407aa32a8aad80d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga5d36582a90b7a334f407aa32a8aad80d">DRV8305_STATUS04_FETLA_VGS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga5d36582a90b7a334f407aa32a8aad80d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FETLA_VGS (A low side, VGS Fault) bits in the Status 4 register.  <a href="group___d_r_v8305.html#ga5d36582a90b7a334f407aa32a8aad80d">More...</a><br /></td></tr>
<tr class="separator:ga5d36582a90b7a334f407aa32a8aad80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga724b5c5266b26999c94b58126bc02e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga724b5c5266b26999c94b58126bc02e3d">DRV8305_STATUS04_FETHA_VGS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga724b5c5266b26999c94b58126bc02e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FETHA_VGS (A high side, VGS Fault) bits in the Status 4 register.  <a href="group___d_r_v8305.html#ga724b5c5266b26999c94b58126bc02e3d">More...</a><br /></td></tr>
<tr class="separator:ga724b5c5266b26999c94b58126bc02e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19cb9b50b440be2febad9d84dab646ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga19cb9b50b440be2febad9d84dab646ea">DRV8305_CTRL05_IDRIVEP_HS_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga19cb9b50b440be2febad9d84dab646ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the IDRIVEP_HS bits in the Control 5 register.  <a href="group___d_r_v8305.html#ga19cb9b50b440be2febad9d84dab646ea">More...</a><br /></td></tr>
<tr class="separator:ga19cb9b50b440be2febad9d84dab646ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6479f2bbc7f702e4270df37577a068e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gab6479f2bbc7f702e4270df37577a068e">DRV8305_CTRL05_IDRIVEN_HS_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gab6479f2bbc7f702e4270df37577a068e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the IDRIVEN_HS bits in the Control 5 register.  <a href="group___d_r_v8305.html#gab6479f2bbc7f702e4270df37577a068e">More...</a><br /></td></tr>
<tr class="separator:gab6479f2bbc7f702e4270df37577a068e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3ce82e4b35e1ec0a35b57db173376e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga0b3ce82e4b35e1ec0a35b57db173376e">DRV8305_CTRL05_TDRIVEN_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga0b3ce82e4b35e1ec0a35b57db173376e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TDRIVEN bits in the Control 5 register.  <a href="group___d_r_v8305.html#ga0b3ce82e4b35e1ec0a35b57db173376e">More...</a><br /></td></tr>
<tr class="separator:ga0b3ce82e4b35e1ec0a35b57db173376e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga244221459b01e1fbcd05b4d4c69475a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga244221459b01e1fbcd05b4d4c69475a5">DRV8305_CTRL05_RESERVED1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga244221459b01e1fbcd05b4d4c69475a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED1 bits in the Control 5 register.  <a href="group___d_r_v8305.html#ga244221459b01e1fbcd05b4d4c69475a5">More...</a><br /></td></tr>
<tr class="separator:ga244221459b01e1fbcd05b4d4c69475a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac88b5848718f87bd56b25e4c8c5f6944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gac88b5848718f87bd56b25e4c8c5f6944">DRV8305_CTRL06_IDRIVEP_LS_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gac88b5848718f87bd56b25e4c8c5f6944"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the IDRIVEP_LS bits in the Control 6 register.  <a href="group___d_r_v8305.html#gac88b5848718f87bd56b25e4c8c5f6944">More...</a><br /></td></tr>
<tr class="separator:gac88b5848718f87bd56b25e4c8c5f6944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77fe6589ac16101680676ce8aea9adbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga77fe6589ac16101680676ce8aea9adbc">DRV8305_CTRL06_IDRIVEN_LS_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga77fe6589ac16101680676ce8aea9adbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the IDRIVEN_LS bits in the Control 6 register.  <a href="group___d_r_v8305.html#ga77fe6589ac16101680676ce8aea9adbc">More...</a><br /></td></tr>
<tr class="separator:ga77fe6589ac16101680676ce8aea9adbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69bd9c117b2ee31fb6708c18f93cc0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga69bd9c117b2ee31fb6708c18f93cc0e4">DRV8305_CTRL06_TDRIVEP_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga69bd9c117b2ee31fb6708c18f93cc0e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TDRIVEP bits in the Control 6 register.  <a href="group___d_r_v8305.html#ga69bd9c117b2ee31fb6708c18f93cc0e4">More...</a><br /></td></tr>
<tr class="separator:ga69bd9c117b2ee31fb6708c18f93cc0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3641949c5e9e3b6a54ce43545f65c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaab3641949c5e9e3b6a54ce43545f65c3">DRV8305_CTRL06_RESERVED1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:gaab3641949c5e9e3b6a54ce43545f65c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED1 bits in the Control 6 register.  <a href="group___d_r_v8305.html#gaab3641949c5e9e3b6a54ce43545f65c3">More...</a><br /></td></tr>
<tr class="separator:gaab3641949c5e9e3b6a54ce43545f65c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacecc2862d02c88856c224303c5f8744e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gacecc2862d02c88856c224303c5f8744e">DRV8305_CTRL07_TVDS_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gacecc2862d02c88856c224303c5f8744e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TVDS bits in the Control 7 register.  <a href="group___d_r_v8305.html#gacecc2862d02c88856c224303c5f8744e">More...</a><br /></td></tr>
<tr class="separator:gacecc2862d02c88856c224303c5f8744e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cfd7822eef4fc7ff0a71a7c3366fb22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga1cfd7822eef4fc7ff0a71a7c3366fb22">DRV8305_CTRL07_TBLANK_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga1cfd7822eef4fc7ff0a71a7c3366fb22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TBLANK bits in the Control 7 register.  <a href="group___d_r_v8305.html#ga1cfd7822eef4fc7ff0a71a7c3366fb22">More...</a><br /></td></tr>
<tr class="separator:ga1cfd7822eef4fc7ff0a71a7c3366fb22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249fcd7dac0f727a28a19ecfcc203363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga249fcd7dac0f727a28a19ecfcc203363">DRV8305_CTRL07_DEAD_TIME_BITS</a>&#160;&#160;&#160;(7 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga249fcd7dac0f727a28a19ecfcc203363"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DEAD_TIME bits in the Control 7 register.  <a href="group___d_r_v8305.html#ga249fcd7dac0f727a28a19ecfcc203363">More...</a><br /></td></tr>
<tr class="separator:ga249fcd7dac0f727a28a19ecfcc203363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e5384c2a3cf860f25fbb3cb05c557f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga07e5384c2a3cf860f25fbb3cb05c557f">DRV8305_CTRL07_PWM_MODE_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga07e5384c2a3cf860f25fbb3cb05c557f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the PWM_MODE bits in the Control 7 register.  <a href="group___d_r_v8305.html#ga07e5384c2a3cf860f25fbb3cb05c557f">More...</a><br /></td></tr>
<tr class="separator:ga07e5384c2a3cf860f25fbb3cb05c557f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e65a85a93bd95569b8c2bc0f9665c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga8e65a85a93bd95569b8c2bc0f9665c5a">DRV8305_CTRL07_COMM_OPT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga8e65a85a93bd95569b8c2bc0f9665c5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the COMM_OPT bits in the Control 7 register.  <a href="group___d_r_v8305.html#ga8e65a85a93bd95569b8c2bc0f9665c5a">More...</a><br /></td></tr>
<tr class="separator:ga8e65a85a93bd95569b8c2bc0f9665c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ab0399b924638b00e1a10d9357f53c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gae1ab0399b924638b00e1a10d9357f53c">DRV8305_CTRL07_RESERVED1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:gae1ab0399b924638b00e1a10d9357f53c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED1 bits in the Control 7 register.  <a href="group___d_r_v8305.html#gae1ab0399b924638b00e1a10d9357f53c">More...</a><br /></td></tr>
<tr class="separator:gae1ab0399b924638b00e1a10d9357f53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39615f355d59c3812a8da080e1d5ce9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga39615f355d59c3812a8da080e1d5ce9b">DRV8305_CTRL08_RESERVED_BITS</a>&#160;&#160;&#160;(2047 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga39615f355d59c3812a8da080e1d5ce9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED bits in the Control 8 register.  <a href="group___d_r_v8305.html#ga39615f355d59c3812a8da080e1d5ce9b">More...</a><br /></td></tr>
<tr class="separator:ga39615f355d59c3812a8da080e1d5ce9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b168f4866557ea59af7cd96cefc80e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gab7b168f4866557ea59af7cd96cefc80e">DRV8305_CTRL09_SET_VCPH_UV_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab7b168f4866557ea59af7cd96cefc80e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SET_VCPH_UV bits in the Control 9 register.  <a href="group___d_r_v8305.html#gab7b168f4866557ea59af7cd96cefc80e">More...</a><br /></td></tr>
<tr class="separator:gab7b168f4866557ea59af7cd96cefc80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab75cc76878665f853f29e9a169a3ec4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gab75cc76878665f853f29e9a169a3ec4e">DRV8305_CTRL09_CLR_FLTS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gab75cc76878665f853f29e9a169a3ec4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CLR_FLTS bits in the Control 9 register.  <a href="group___d_r_v8305.html#gab75cc76878665f853f29e9a169a3ec4e">More...</a><br /></td></tr>
<tr class="separator:gab75cc76878665f853f29e9a169a3ec4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec4f8aa6b98dfaf6cf5e6baec57ca6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaec4f8aa6b98dfaf6cf5e6baec57ca6c8">DRV8305_CTRL09_SLEEP_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaec4f8aa6b98dfaf6cf5e6baec57ca6c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SLEEP bits in the Control 9 register.  <a href="group___d_r_v8305.html#gaec4f8aa6b98dfaf6cf5e6baec57ca6c8">More...</a><br /></td></tr>
<tr class="separator:gaec4f8aa6b98dfaf6cf5e6baec57ca6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37ea3d85008f3d2cdcdcc35b6d8c6e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga37ea3d85008f3d2cdcdcc35b6d8c6e10">DRV8305_CTRL09_WD_EN_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga37ea3d85008f3d2cdcdcc35b6d8c6e10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the WD_EN bits in the Control 9 register.  <a href="group___d_r_v8305.html#ga37ea3d85008f3d2cdcdcc35b6d8c6e10">More...</a><br /></td></tr>
<tr class="separator:ga37ea3d85008f3d2cdcdcc35b6d8c6e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b742b3eea777bbc78a0dcc765ae9647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga9b742b3eea777bbc78a0dcc765ae9647">DRV8305_CTRL09_DIS_SNS_OCP_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga9b742b3eea777bbc78a0dcc765ae9647"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DIS_SNS_OCP bits in the Control 9 register.  <a href="group___d_r_v8305.html#ga9b742b3eea777bbc78a0dcc765ae9647">More...</a><br /></td></tr>
<tr class="separator:ga9b742b3eea777bbc78a0dcc765ae9647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f52f54cb53a87394fa270db5796a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga64f52f54cb53a87394fa270db5796a07">DRV8305_CTRL09_WD_DLY_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga64f52f54cb53a87394fa270db5796a07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the WD_DLY bits in the Control 9 register.  <a href="group___d_r_v8305.html#ga64f52f54cb53a87394fa270db5796a07">More...</a><br /></td></tr>
<tr class="separator:ga64f52f54cb53a87394fa270db5796a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c947d21c6757de4612f0af8dbe51b97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga8c947d21c6757de4612f0af8dbe51b97">DRV8305_CTRL09_EN_SNS_CLAMP_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga8c947d21c6757de4612f0af8dbe51b97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the EN_SNS_CLAMP bits in the Control 9 register.  <a href="group___d_r_v8305.html#ga8c947d21c6757de4612f0af8dbe51b97">More...</a><br /></td></tr>
<tr class="separator:ga8c947d21c6757de4612f0af8dbe51b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa796c79fe458fbc90dfc4280f9861518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaa796c79fe458fbc90dfc4280f9861518">DRV8305_CTRL09_DIS_GDRV_FAULT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaa796c79fe458fbc90dfc4280f9861518"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DIS_GDRV_FAULT bits in the Control 9 register.  <a href="group___d_r_v8305.html#gaa796c79fe458fbc90dfc4280f9861518">More...</a><br /></td></tr>
<tr class="separator:gaa796c79fe458fbc90dfc4280f9861518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f06183e9c3f2fca29aae3c91af590c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga79f06183e9c3f2fca29aae3c91af590c">DRV8305_CTRL09_DISABLE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga79f06183e9c3f2fca29aae3c91af590c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DISABLE bits in the Control 9 register.  <a href="group___d_r_v8305.html#ga79f06183e9c3f2fca29aae3c91af590c">More...</a><br /></td></tr>
<tr class="separator:ga79f06183e9c3f2fca29aae3c91af590c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bdfa178cd6dbcf4dd96395cbde6e87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga5bdfa178cd6dbcf4dd96395cbde6e87a">DRV8305_CTRL09_FLIP_OTS_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga5bdfa178cd6dbcf4dd96395cbde6e87a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FLIP_OTS bits in the Control 9 register.  <a href="group___d_r_v8305.html#ga5bdfa178cd6dbcf4dd96395cbde6e87a">More...</a><br /></td></tr>
<tr class="separator:ga5bdfa178cd6dbcf4dd96395cbde6e87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c69de226412653b0539d28fc1420c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga4c69de226412653b0539d28fc1420c2f">DRV8305_CTRL0A_GAIN_CS1_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga4c69de226412653b0539d28fc1420c2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the GAIN_CS1 bits in the Control A register.  <a href="group___d_r_v8305.html#ga4c69de226412653b0539d28fc1420c2f">More...</a><br /></td></tr>
<tr class="separator:ga4c69de226412653b0539d28fc1420c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0161bbb1fe5f29b69aac8f55ed8351ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga0161bbb1fe5f29b69aac8f55ed8351ed">DRV8305_CTRL0A_GAIN_CS2_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga0161bbb1fe5f29b69aac8f55ed8351ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the GAIN_CS2 bits in the Control A register.  <a href="group___d_r_v8305.html#ga0161bbb1fe5f29b69aac8f55ed8351ed">More...</a><br /></td></tr>
<tr class="separator:ga0161bbb1fe5f29b69aac8f55ed8351ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeb1a78bbc35cf28bebb3cbaacdc596f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaeeb1a78bbc35cf28bebb3cbaacdc596f">DRV8305_CTRL0A_GAIN_CS3_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaeeb1a78bbc35cf28bebb3cbaacdc596f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the GAIN_CS3 bits in the Control A register.  <a href="group___d_r_v8305.html#gaeeb1a78bbc35cf28bebb3cbaacdc596f">More...</a><br /></td></tr>
<tr class="separator:gaeeb1a78bbc35cf28bebb3cbaacdc596f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a29f97084dec165d8607cef841c05d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaa2a29f97084dec165d8607cef841c05d">DRV8305_CTRL0A_CS_BLANK_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 6)</td></tr>
<tr class="memdesc:gaa2a29f97084dec165d8607cef841c05d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CS_BLANK bits in the Control A register.  <a href="group___d_r_v8305.html#gaa2a29f97084dec165d8607cef841c05d">More...</a><br /></td></tr>
<tr class="separator:gaa2a29f97084dec165d8607cef841c05d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27075637b9e1daabc4f51c1432b63f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga27075637b9e1daabc4f51c1432b63f89">DRV8305_CTRL0A_DC_CAL_CH1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga27075637b9e1daabc4f51c1432b63f89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DC_CAL_CH1 bits in the Control A register.  <a href="group___d_r_v8305.html#ga27075637b9e1daabc4f51c1432b63f89">More...</a><br /></td></tr>
<tr class="separator:ga27075637b9e1daabc4f51c1432b63f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0fa37cee88a1f5059754b0a3411ad93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gac0fa37cee88a1f5059754b0a3411ad93">DRV8305_CTRL0A_DC_CAL_CH2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:gac0fa37cee88a1f5059754b0a3411ad93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DC_CAL_CH2 bits in the Control A register.  <a href="group___d_r_v8305.html#gac0fa37cee88a1f5059754b0a3411ad93">More...</a><br /></td></tr>
<tr class="separator:gac0fa37cee88a1f5059754b0a3411ad93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bfd24ce343e80f1aa13a1a9b2e95478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga6bfd24ce343e80f1aa13a1a9b2e95478">DRV8305_CTRL0A_DC_CAL_CH3_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga6bfd24ce343e80f1aa13a1a9b2e95478"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DC_CAL_CH3 bits in the Control A register.  <a href="group___d_r_v8305.html#ga6bfd24ce343e80f1aa13a1a9b2e95478">More...</a><br /></td></tr>
<tr class="separator:ga6bfd24ce343e80f1aa13a1a9b2e95478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b067c81e588cf69e349e1d180fc8e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga0b067c81e588cf69e349e1d180fc8e75">DRV8305_CTRL0B_VREG_UV_LEVEL_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga0b067c81e588cf69e349e1d180fc8e75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VREG_UV_LEVEL bits in the Control B register.  <a href="group___d_r_v8305.html#ga0b067c81e588cf69e349e1d180fc8e75">More...</a><br /></td></tr>
<tr class="separator:ga0b067c81e588cf69e349e1d180fc8e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea88707b41e32a4004c89d3fc868707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga7ea88707b41e32a4004c89d3fc868707">DRV8305_CTRL0B_DIS_PWRGD_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga7ea88707b41e32a4004c89d3fc868707"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DIS_PWRGD bits in the Control B register.  <a href="group___d_r_v8305.html#ga7ea88707b41e32a4004c89d3fc868707">More...</a><br /></td></tr>
<tr class="separator:ga7ea88707b41e32a4004c89d3fc868707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8c75df6cfb5706b2f91b7723cd6a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga0e8c75df6cfb5706b2f91b7723cd6a57">DRV8305_CTRL0B_SLP_DLY_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga0e8c75df6cfb5706b2f91b7723cd6a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SLP_DLY bits in the Control B register.  <a href="group___d_r_v8305.html#ga0e8c75df6cfb5706b2f91b7723cd6a57">More...</a><br /></td></tr>
<tr class="separator:ga0e8c75df6cfb5706b2f91b7723cd6a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa462c7644e9d850cb1e5879acbec20de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaa462c7644e9d850cb1e5879acbec20de">DRV8305_CTRL0B_RESERVED1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:gaa462c7644e9d850cb1e5879acbec20de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED1 bits in the Control B register.  <a href="group___d_r_v8305.html#gaa462c7644e9d850cb1e5879acbec20de">More...</a><br /></td></tr>
<tr class="separator:gaa462c7644e9d850cb1e5879acbec20de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e020166d6de35344e4089c031ee03ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga0e020166d6de35344e4089c031ee03ac">DRV8305_CTRL0B_RESERVED2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga0e020166d6de35344e4089c031ee03ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED2 bits in the Control B register.  <a href="group___d_r_v8305.html#ga0e020166d6de35344e4089c031ee03ac">More...</a><br /></td></tr>
<tr class="separator:ga0e020166d6de35344e4089c031ee03ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bed8e409e9a8c2ceb1a1b2789412ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga4bed8e409e9a8c2ceb1a1b2789412ab2">DRV8305_CTRL0B_RESERVED3_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga4bed8e409e9a8c2ceb1a1b2789412ab2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED3 bits in the Control B register.  <a href="group___d_r_v8305.html#ga4bed8e409e9a8c2ceb1a1b2789412ab2">More...</a><br /></td></tr>
<tr class="separator:ga4bed8e409e9a8c2ceb1a1b2789412ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c948d3693111d5742ab15066c777c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gab2c948d3693111d5742ab15066c777c6">DRV8305_CTRL0B_VREF_SCALING_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gab2c948d3693111d5742ab15066c777c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VREF_SCALING bits in the Control B register.  <a href="group___d_r_v8305.html#gab2c948d3693111d5742ab15066c777c6">More...</a><br /></td></tr>
<tr class="separator:gab2c948d3693111d5742ab15066c777c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f1e542d0d7c2279a64f05700d3601c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaf0f1e542d0d7c2279a64f05700d3601c">DRV8305_CTRL0B_RESERVED4_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:gaf0f1e542d0d7c2279a64f05700d3601c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED4 bits in the Control B register.  <a href="group___d_r_v8305.html#gaf0f1e542d0d7c2279a64f05700d3601c">More...</a><br /></td></tr>
<tr class="separator:gaf0f1e542d0d7c2279a64f05700d3601c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b7d394ef346f87e896acf12e39c8e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga84b7d394ef346f87e896acf12e39c8e6">DRV8305_CTRL0C_VDS_MODE_BITS</a>&#160;&#160;&#160;(7 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga84b7d394ef346f87e896acf12e39c8e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VDS_MODE bits in the Control B register.  <a href="group___d_r_v8305.html#ga84b7d394ef346f87e896acf12e39c8e6">More...</a><br /></td></tr>
<tr class="separator:ga84b7d394ef346f87e896acf12e39c8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76834f256cc0452c0644bff05426e05d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga76834f256cc0452c0644bff05426e05d">DRV8305_CTRL0C_VDS_LEVEL_BITS</a>&#160;&#160;&#160;(31 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga76834f256cc0452c0644bff05426e05d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the VDS_LEVEL bits in the Control B register.  <a href="group___d_r_v8305.html#ga76834f256cc0452c0644bff05426e05d">More...</a><br /></td></tr>
<tr class="separator:ga76834f256cc0452c0644bff05426e05d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ca01fed62a3f1957e102701d37021a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga85ca01fed62a3f1957e102701d37021a">DRV8305_CTRL0C_RESERVED1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga85ca01fed62a3f1957e102701d37021a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED1 bits in the Control B register.  <a href="group___d_r_v8305.html#ga85ca01fed62a3f1957e102701d37021a">More...</a><br /></td></tr>
<tr class="separator:ga85ca01fed62a3f1957e102701d37021a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b482621a6b9b8e38b18949ac2cfe696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga8b482621a6b9b8e38b18949ac2cfe696">DRV8305_CTRL0C_RESERVED2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga8b482621a6b9b8e38b18949ac2cfe696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED2 bits in the Control B register.  <a href="group___d_r_v8305.html#ga8b482621a6b9b8e38b18949ac2cfe696">More...</a><br /></td></tr>
<tr class="separator:ga8b482621a6b9b8e38b18949ac2cfe696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga794671d609b8441d5b334a67efca113f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga794671d609b8441d5b334a67efca113f">DRV8305_CTRL0C_RESERVED3_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga794671d609b8441d5b334a67efca113f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RESERVED3 bits in the Control B register.  <a href="group___d_r_v8305.html#ga794671d609b8441d5b334a67efca113f">More...</a><br /></td></tr>
<tr class="separator:ga794671d609b8441d5b334a67efca113f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaf8e9f68b186de66d94d1101a616bfdb9"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___stat01__t__">_DRV_SPI_8305_Stat01_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaf8e9f68b186de66d94d1101a616bfdb9">DRV_SPI_8305_Stat01_t_</a></td></tr>
<tr class="memdesc:gaf8e9f68b186de66d94d1101a616bfdb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 STATUS01 register.  <a href="group___d_r_v8305.html#gaf8e9f68b186de66d94d1101a616bfdb9">More...</a><br /></td></tr>
<tr class="separator:gaf8e9f68b186de66d94d1101a616bfdb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ce6b5155f84b7fefcd43a8ce75a8396"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___stat02__t__">_DRV_SPI_8305_Stat02_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga3ce6b5155f84b7fefcd43a8ce75a8396">DRV_SPI_8305_Stat02_t_</a></td></tr>
<tr class="memdesc:ga3ce6b5155f84b7fefcd43a8ce75a8396"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 STATUS02 register.  <a href="group___d_r_v8305.html#ga3ce6b5155f84b7fefcd43a8ce75a8396">More...</a><br /></td></tr>
<tr class="separator:ga3ce6b5155f84b7fefcd43a8ce75a8396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758c541c4fe27be59585a1d3a2bbd2bf"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___stat03__t__">_DRV_SPI_8305_Stat03_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga758c541c4fe27be59585a1d3a2bbd2bf">DRV_SPI_8305_Stat03_t_</a></td></tr>
<tr class="memdesc:ga758c541c4fe27be59585a1d3a2bbd2bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 STATUS03 register.  <a href="group___d_r_v8305.html#ga758c541c4fe27be59585a1d3a2bbd2bf">More...</a><br /></td></tr>
<tr class="separator:ga758c541c4fe27be59585a1d3a2bbd2bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ce58e39414aff26ccf8bad933f44e2"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___stat04__t__">_DRV_SPI_8305_Stat04_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga79ce58e39414aff26ccf8bad933f44e2">DRV_SPI_8305_Stat04_t_</a></td></tr>
<tr class="memdesc:ga79ce58e39414aff26ccf8bad933f44e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 STATUS04 register.  <a href="group___d_r_v8305.html#ga79ce58e39414aff26ccf8bad933f44e2">More...</a><br /></td></tr>
<tr class="separator:ga79ce58e39414aff26ccf8bad933f44e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga947f2f68afe80440e7a52c55f9fe63c9"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl05__t__">_DRV_SPI_8305_Ctrl05_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga947f2f68afe80440e7a52c55f9fe63c9">DRV_SPI_8305_Ctrl05_t_</a></td></tr>
<tr class="memdesc:ga947f2f68afe80440e7a52c55f9fe63c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 CTRL05 register.  <a href="group___d_r_v8305.html#ga947f2f68afe80440e7a52c55f9fe63c9">More...</a><br /></td></tr>
<tr class="separator:ga947f2f68afe80440e7a52c55f9fe63c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ba73de8bc77783d361c41219e7b3a3"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl06__t__">_DRV_SPI_8305_Ctrl06_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga55ba73de8bc77783d361c41219e7b3a3">DRV_SPI_8305_Ctrl06_t_</a></td></tr>
<tr class="memdesc:ga55ba73de8bc77783d361c41219e7b3a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 CTRL06 register.  <a href="group___d_r_v8305.html#ga55ba73de8bc77783d361c41219e7b3a3">More...</a><br /></td></tr>
<tr class="separator:ga55ba73de8bc77783d361c41219e7b3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb75feef6b30ecd876b92028f15d0ea"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl07__t__">_DRV_SPI_8305_Ctrl07_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga5fb75feef6b30ecd876b92028f15d0ea">DRV_SPI_8305_Ctrl07_t_</a></td></tr>
<tr class="memdesc:ga5fb75feef6b30ecd876b92028f15d0ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 CTRL07 register.  <a href="group___d_r_v8305.html#ga5fb75feef6b30ecd876b92028f15d0ea">More...</a><br /></td></tr>
<tr class="separator:ga5fb75feef6b30ecd876b92028f15d0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96b9f87162c5eb060d73e86ffb74c90e"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl08__t__">_DRV_SPI_8305_Ctrl08_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga96b9f87162c5eb060d73e86ffb74c90e">DRV_SPI_8305_Ctrl08_t_</a></td></tr>
<tr class="memdesc:ga96b9f87162c5eb060d73e86ffb74c90e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 CTRL08 register.  <a href="group___d_r_v8305.html#ga96b9f87162c5eb060d73e86ffb74c90e">More...</a><br /></td></tr>
<tr class="separator:ga96b9f87162c5eb060d73e86ffb74c90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ded17f8a41ba658fcc7dda42ede74d3"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl09__t__">_DRV_SPI_8305_Ctrl09_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga7ded17f8a41ba658fcc7dda42ede74d3">DRV_SPI_8305_Ctrl09_t_</a></td></tr>
<tr class="memdesc:ga7ded17f8a41ba658fcc7dda42ede74d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 CTRL09 register.  <a href="group___d_r_v8305.html#ga7ded17f8a41ba658fcc7dda42ede74d3">More...</a><br /></td></tr>
<tr class="separator:ga7ded17f8a41ba658fcc7dda42ede74d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844b79fc11fb3646bf739270f357ea09"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl0_a__t__">_DRV_SPI_8305_Ctrl0A_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga844b79fc11fb3646bf739270f357ea09">DRV_SPI_8305_Ctrl0A_t_</a></td></tr>
<tr class="memdesc:ga844b79fc11fb3646bf739270f357ea09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 CTRL0A register.  <a href="group___d_r_v8305.html#ga844b79fc11fb3646bf739270f357ea09">More...</a><br /></td></tr>
<tr class="separator:ga844b79fc11fb3646bf739270f357ea09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f77865fd541f1b2a8aaca8042ac3d4"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl0_b__t__">_DRV_SPI_8305_Ctrl0B_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga58f77865fd541f1b2a8aaca8042ac3d4">DRV_SPI_8305_Ctrl0B_t_</a></td></tr>
<tr class="memdesc:ga58f77865fd541f1b2a8aaca8042ac3d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 CTRL0B register.  <a href="group___d_r_v8305.html#ga58f77865fd541f1b2a8aaca8042ac3d4">More...</a><br /></td></tr>
<tr class="separator:ga58f77865fd541f1b2a8aaca8042ac3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0887b6233acdc7447bb3e798b643e9bd"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___ctrl0_c__t__">_DRV_SPI_8305_Ctrl0C_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga0887b6233acdc7447bb3e798b643e9bd">DRV_SPI_8305_Ctrl0C_t_</a></td></tr>
<tr class="memdesc:ga0887b6233acdc7447bb3e798b643e9bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 CTRL0C register.  <a href="group___d_r_v8305.html#ga0887b6233acdc7447bb3e798b643e9bd">More...</a><br /></td></tr>
<tr class="separator:ga0887b6233acdc7447bb3e798b643e9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga816289bed93165630d8a239ccbb21f63"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8305.html#struct___d_r_v___s_p_i__8305___vars__t__">_DRV_SPI_8305_Vars_t_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga816289bed93165630d8a239ccbb21f63">DRV_SPI_8305_Vars_t</a></td></tr>
<tr class="memdesc:ga816289bed93165630d8a239ccbb21f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Object for the DRV8305 registers and commands.  <a href="group___d_r_v8305.html#ga816289bed93165630d8a239ccbb21f63">More...</a><br /></td></tr>
<tr class="separator:ga816289bed93165630d8a239ccbb21f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa828793f63bbdb3b8bfc3971cc884609"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8305.html#struct___d_r_v8305___obj__">_DRV8305_Obj_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaa828793f63bbdb3b8bfc3971cc884609">DRV8305_Obj</a></td></tr>
<tr class="memdesc:gaa828793f63bbdb3b8bfc3971cc884609"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8305 object.  <a href="group___d_r_v8305.html#gaa828793f63bbdb3b8bfc3971cc884609">More...</a><br /></td></tr>
<tr class="separator:gaa828793f63bbdb3b8bfc3971cc884609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17210b6480fd97f47c79599901d0bb7e"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___d_r_v8305.html#struct___d_r_v8305___obj__">_DRV8305_Obj_</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a></td></tr>
<tr class="memdesc:ga17210b6480fd97f47c79599901d0bb7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8305 handle.  <a href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">More...</a><br /></td></tr>
<tr class="separator:ga17210b6480fd97f47c79599901d0bb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c73f6044d84c27f917baa7ce74259d2"><td class="memItemLeft" align="right" valign="top">typedef uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga7c73f6044d84c27f917baa7ce74259d2">DRV8305_Word_t</a></td></tr>
<tr class="memdesc:ga7c73f6044d84c27f917baa7ce74259d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the DRV8305 Word type.  <a href="group___d_r_v8305.html#ga7c73f6044d84c27f917baa7ce74259d2">More...</a><br /></td></tr>
<tr class="separator:ga7c73f6044d84c27f917baa7ce74259d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gad17ed68d8e19dc6013995177e92d6b4e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gad17ed68d8e19dc6013995177e92d6b4e">DRV8305_CtrlMode_e</a> { <a class="el" href="group___d_r_v8305.html#ggad17ed68d8e19dc6013995177e92d6b4eaddceec821ec7c51c3403ceed43472a71">CtrlMode_Read</a> = 1 &lt;&lt; 15, 
<a class="el" href="group___d_r_v8305.html#ggad17ed68d8e19dc6013995177e92d6b4ea0bb6fd8e406eeea9f52cce6cafb61885">CtrlMode_Write</a> = 0 &lt;&lt; 15
 }</td></tr>
<tr class="memdesc:gad17ed68d8e19dc6013995177e92d6b4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the R/W modes.  <a href="group___d_r_v8305.html#gad17ed68d8e19dc6013995177e92d6b4e">More...</a><br /></td></tr>
<tr class="separator:gad17ed68d8e19dc6013995177e92d6b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd2259fdf1fe1b5b5513faa14fb73491"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gafd2259fdf1fe1b5b5513faa14fb73491">DRV8305_STATUS01_WarningWatchdog_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#ggafd2259fdf1fe1b5b5513faa14fb73491a6eccca2dda7dced280ffcfe7a8383c75">OTW</a> = (1 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#ggafd2259fdf1fe1b5b5513faa14fb73491ac4d0d37fbfd7e9677d54ce5e64dfdce7">TEMP_FLAG3</a> = (1 &lt;&lt; 1), 
<a class="el" href="group___d_r_v8305.html#ggafd2259fdf1fe1b5b5513faa14fb73491a78d75ea70e933bcd896dd0c739cd655a">TEMP_FLAG2</a> = (1 &lt;&lt; 2), 
<a class="el" href="group___d_r_v8305.html#ggafd2259fdf1fe1b5b5513faa14fb73491a3b58c2937be492561e48a1a498fbbb16">TEMP_FLAG1</a> = (1 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#ggafd2259fdf1fe1b5b5513faa14fb73491ad2d00cdac3960c5691cbef689643ea65">VCPH_UVFL</a> = (1 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#ggafd2259fdf1fe1b5b5513faa14fb73491a41dc1fc91ef27f7874820ae0958ee2f3">VDS_STATUS</a> = (1 &lt;&lt; 5), 
<a class="el" href="group___d_r_v8305.html#ggafd2259fdf1fe1b5b5513faa14fb73491ab8c9f388ce7045ca2642678720ba0a44">PVDD_OVFL</a> = (1 &lt;&lt; 6), 
<a class="el" href="group___d_r_v8305.html#ggafd2259fdf1fe1b5b5513faa14fb73491a06cd2b83f984ef7a9630279a39270036">PVDD_UVFL</a> = (1 &lt;&lt; 7), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#ggafd2259fdf1fe1b5b5513faa14fb73491ab69492bfbef200de00992d429723ba18">TEMP_FLAG4</a> = (1 &lt;&lt; 8), 
<a class="el" href="group___d_r_v8305.html#ggafd2259fdf1fe1b5b5513faa14fb73491a92befa165e1643f9d76e105929918336">STAT01_RSV1</a> = (1 &lt;&lt; 9), 
<a class="el" href="group___d_r_v8305.html#ggafd2259fdf1fe1b5b5513faa14fb73491ab7f3a434cd7c576917ad58613673c571">FAULT</a> = (1 &lt;&lt; 10)
<br />
 }</td></tr>
<tr class="memdesc:gafd2259fdf1fe1b5b5513faa14fb73491"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Status 1 register, warning and watchdog reset.  <a href="group___d_r_v8305.html#gafd2259fdf1fe1b5b5513faa14fb73491">More...</a><br /></td></tr>
<tr class="separator:gafd2259fdf1fe1b5b5513faa14fb73491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36fb2327671bcd49c8ff19b5379a1fac"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga36fb2327671bcd49c8ff19b5379a1fac">DRV8305_STATUS02_OvVdsFaults_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga36fb2327671bcd49c8ff19b5379a1faca42dd9498f29277efe53a9d83e8df6711">SNS_A_OCP</a> = (1 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga36fb2327671bcd49c8ff19b5379a1faca2fbe98b5a1374f0a8c9cb66998a07eb2">SNS_B_OCP</a> = (1 &lt;&lt; 1), 
<a class="el" href="group___d_r_v8305.html#gga36fb2327671bcd49c8ff19b5379a1faca270826d46401926c50d7e33421485527">SNS_C_OCP</a> = (1 &lt;&lt; 2), 
<a class="el" href="group___d_r_v8305.html#gga36fb2327671bcd49c8ff19b5379a1facaf8e45a73de85b5f1920e5580ff2d7d74">STAT02_RSV2</a> = (1 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga36fb2327671bcd49c8ff19b5379a1faca8f1904bfc9766ef370cd4930de35cbe0">STAT02_RSV1</a> = (1 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga36fb2327671bcd49c8ff19b5379a1facae056acd8811f94e09338f2d21aeabab7">FETLC_VDS</a> = (1 &lt;&lt; 5), 
<a class="el" href="group___d_r_v8305.html#gga36fb2327671bcd49c8ff19b5379a1faca353fed2caed06ea6676c5617c9f0f44b">FETHC_VDS</a> = (1 &lt;&lt; 6), 
<a class="el" href="group___d_r_v8305.html#gga36fb2327671bcd49c8ff19b5379a1facab3520f71751de1a9b46bf80ce69482e7">FETLB_VDS</a> = (1 &lt;&lt; 7), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga36fb2327671bcd49c8ff19b5379a1facaec8449162bb99b432ab6b0e8e13f2ff5">FETHB_VDS</a> = (1 &lt;&lt; 8), 
<a class="el" href="group___d_r_v8305.html#gga36fb2327671bcd49c8ff19b5379a1faca4ccda94ea596bda2799f715b4e7c5474">FETLA_VDS</a> = (1 &lt;&lt; 9), 
<a class="el" href="group___d_r_v8305.html#gga36fb2327671bcd49c8ff19b5379a1facabe601fe0388c1c6e376578519cd2689c">FETHA_VDS</a> = (1 &lt;&lt; 10)
<br />
 }</td></tr>
<tr class="memdesc:ga36fb2327671bcd49c8ff19b5379a1fac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Status 2 register, OV/VDS faults.  <a href="group___d_r_v8305.html#ga36fb2327671bcd49c8ff19b5379a1fac">More...</a><br /></td></tr>
<tr class="separator:ga36fb2327671bcd49c8ff19b5379a1fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17f1a49e96c9aa6af6bdfd9fb681541"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaa17f1a49e96c9aa6af6bdfd9fb681541">DRV8305_STATUS03_ICFaults_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#ggaa17f1a49e96c9aa6af6bdfd9fb681541aea9f023b89ac1d270542584cc249cceb">VCPH_OVLO_ABS</a> = (1 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#ggaa17f1a49e96c9aa6af6bdfd9fb681541ac84d0648d8f5a4ba323c2054f1a29f07">VCPH_OVLO</a> = (1 &lt;&lt; 1), 
<a class="el" href="group___d_r_v8305.html#ggaa17f1a49e96c9aa6af6bdfd9fb681541aff37204a6ce887bc22fbbc1fa65aae44">VCPH_UVLO2</a> = (1 &lt;&lt; 2), 
<a class="el" href="group___d_r_v8305.html#ggaa17f1a49e96c9aa6af6bdfd9fb681541a5a63958cc222fd7c18f4043dbb99700b">STAT03_RSV2</a> = (1 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#ggaa17f1a49e96c9aa6af6bdfd9fb681541a3c50c6aab58e3bebe624acfce76e8be3">VCP_LSD_UVLO2</a> = (1 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#ggaa17f1a49e96c9aa6af6bdfd9fb681541aee7ca951dbdc8d017a9cac032eef1a65">AVDD_UVLO</a> = (1 &lt;&lt; 5), 
<a class="el" href="group___d_r_v8305.html#ggaa17f1a49e96c9aa6af6bdfd9fb681541a5eb144272c0e27333212f17e21d26ddf">VREG_UV</a> = (1 &lt;&lt; 6), 
<a class="el" href="group___d_r_v8305.html#ggaa17f1a49e96c9aa6af6bdfd9fb681541a8aa31b4379907553d0b04065d8c0778f">STAT03_RSV1</a> = (1 &lt;&lt; 7), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#ggaa17f1a49e96c9aa6af6bdfd9fb681541af2f01f21e55af6855cf9ae232211e7d0">OTS</a> = (1 &lt;&lt; 8), 
<a class="el" href="group___d_r_v8305.html#ggaa17f1a49e96c9aa6af6bdfd9fb681541a27cf3806e22f3be082f20de4f989c642">WD_FAULT</a> = (1 &lt;&lt; 9), 
<a class="el" href="group___d_r_v8305.html#ggaa17f1a49e96c9aa6af6bdfd9fb681541ae92a933aa2de58a71d19c69f2fa88361">PVDD_UVLO2</a> = (1 &lt;&lt; 10)
<br />
 }</td></tr>
<tr class="memdesc:gaa17f1a49e96c9aa6af6bdfd9fb681541"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Status 3 register, IC faults.  <a href="group___d_r_v8305.html#gaa17f1a49e96c9aa6af6bdfd9fb681541">More...</a><br /></td></tr>
<tr class="separator:gaa17f1a49e96c9aa6af6bdfd9fb681541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae05213119fb6ab25cde09702abcf05a0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gae05213119fb6ab25cde09702abcf05a0">DRV8305_STATUS04_VgsFaults_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#ggae05213119fb6ab25cde09702abcf05a0a965224a96749860712f9e595cd7d9e73">STAT04_RSV5</a> = (1 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#ggae05213119fb6ab25cde09702abcf05a0adabccf3565bcbe7524e5e4a01fd5ba9b">STAT04_RSV4</a> = (1 &lt;&lt; 1), 
<a class="el" href="group___d_r_v8305.html#ggae05213119fb6ab25cde09702abcf05a0ab090aa3fd9e01908fe4f8f8a40b927fe">STAT04_RSV3</a> = (1 &lt;&lt; 2), 
<a class="el" href="group___d_r_v8305.html#ggae05213119fb6ab25cde09702abcf05a0a304703067625cd1f4da6dc8e62daeb09">STAT04_RSV2</a> = (1 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#ggae05213119fb6ab25cde09702abcf05a0aaf0ff3e02c87ca1a0c25379875a1160f">STAT04_RSV1</a> = (1 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#ggae05213119fb6ab25cde09702abcf05a0af6b5a25f0bb492d8fdf6a6638b35210b">FETLC_VGS</a> = (1 &lt;&lt; 5), 
<a class="el" href="group___d_r_v8305.html#ggae05213119fb6ab25cde09702abcf05a0a1237f140642fb9791482afb384ef0290">FETHC_VGS</a> = (1 &lt;&lt; 6), 
<a class="el" href="group___d_r_v8305.html#ggae05213119fb6ab25cde09702abcf05a0a12b7f11558ac08e3c7b5f94007d6449f">FETLB_VGS</a> = (1 &lt;&lt; 7), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#ggae05213119fb6ab25cde09702abcf05a0a0923625aa33976ea97ca4a455ad10717">FETHB_VGS</a> = (1 &lt;&lt; 8), 
<a class="el" href="group___d_r_v8305.html#ggae05213119fb6ab25cde09702abcf05a0a0bdf17b71ae6b68d5602550b1d172964">FETLA_VGS</a> = (1 &lt;&lt; 9), 
<a class="el" href="group___d_r_v8305.html#ggae05213119fb6ab25cde09702abcf05a0aa9b2a54e9161848077cc97646516bc26">FETHA_VGS</a> = (1 &lt;&lt; 10)
<br />
 }</td></tr>
<tr class="memdesc:gae05213119fb6ab25cde09702abcf05a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the Status 4 register, Vgs faults.  <a href="group___d_r_v8305.html#gae05213119fb6ab25cde09702abcf05a0">More...</a><br /></td></tr>
<tr class="separator:gae05213119fb6ab25cde09702abcf05a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0c380cd95a311b472bc2d0e08ece72"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga8c0c380cd95a311b472bc2d0e08ece72">DRV8305_CTRL05_PeakSourCurHS_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga8c0c380cd95a311b472bc2d0e08ece72abb49c6f281846abb850dd746e644060f">ISour_HS_0p010_A</a> = (0 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga8c0c380cd95a311b472bc2d0e08ece72ae61e1f2560d9f4d9fe8c61e68b953404">ISour_HS_0p020_A</a> = (1 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga8c0c380cd95a311b472bc2d0e08ece72aef3d044d4fdbc7f0e7cfaed229bb4145">ISour_HS_0p030_A</a> = (2 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga8c0c380cd95a311b472bc2d0e08ece72abb4f8cea626297e0247395e754a3e451">ISour_HS_0p040_A</a> = (3 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga8c0c380cd95a311b472bc2d0e08ece72a3b91f928d1de5b8a880e0c8b7a079c9c">ISour_HS_0p050_A</a> = (4 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga8c0c380cd95a311b472bc2d0e08ece72aa8eec7cb1395f49b7a1f7ecd94a4384c">ISour_HS_0p060_A</a> = (5 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga8c0c380cd95a311b472bc2d0e08ece72a66f13d239e5861758516726297537e8f">ISour_HS_0p070_A</a> = (6 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga8c0c380cd95a311b472bc2d0e08ece72a55db6a8087767adb9bda640746f6d8f1">ISour_HS_0p125_A</a> = (7 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga8c0c380cd95a311b472bc2d0e08ece72a80036d03081f82c827e37d780d0280fe">ISour_HS_0p250_A</a> = (8 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga8c0c380cd95a311b472bc2d0e08ece72ad03c43d30a95b7fd061f6d69a3f40eea">ISour_HS_0p500_A</a> = (9 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga8c0c380cd95a311b472bc2d0e08ece72afdee4f9d28c5b49e00ad7318d8bd14e2">ISour_HS_0p750_A</a> = (10 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga8c0c380cd95a311b472bc2d0e08ece72a0ac7081d64ef543b0e7e38f45717af4c">ISour_HS_1p000_A</a> = (11 &lt;&lt; 0)
<br />
 }</td></tr>
<tr class="memdesc:ga8c0c380cd95a311b472bc2d0e08ece72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the high side gate drive peak source current.  <a href="group___d_r_v8305.html#ga8c0c380cd95a311b472bc2d0e08ece72">More...</a><br /></td></tr>
<tr class="separator:ga8c0c380cd95a311b472bc2d0e08ece72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797b5bb11a281cf2d554a0bbf88edae1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga797b5bb11a281cf2d554a0bbf88edae1">DRV8305_CTRL05_PeakSinkCurHS_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga797b5bb11a281cf2d554a0bbf88edae1a8291df002d326d980f0d5d7e6091ecd2">ISink_HS_0p020_A</a> = (0 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga797b5bb11a281cf2d554a0bbf88edae1ad3acca6f016e4e148a160f07157c2a97">ISink_HS_0p030_A</a> = (1 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga797b5bb11a281cf2d554a0bbf88edae1a9638cc60d7b0f938ac140c9a7cd6cfcc">ISink_HS_0p040_A</a> = (2 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga797b5bb11a281cf2d554a0bbf88edae1a048819452586b3715f8a8407f8da08f2">ISink_HS_0p050_A</a> = (3 &lt;&lt; 4), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga797b5bb11a281cf2d554a0bbf88edae1aaed66e211883a40db7ba525b402c70c2">ISink_HS_0p060_A</a> = (4 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga797b5bb11a281cf2d554a0bbf88edae1a3203f5ffc8114bd26db08d17ca1b9960">ISink_HS_0p070_A</a> = (5 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga797b5bb11a281cf2d554a0bbf88edae1aa9ef2d803396907499d2f287196d1ead">ISink_HS_0p125_A</a> = (6 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga797b5bb11a281cf2d554a0bbf88edae1a51950221f5bfb9a78462d62327c08634">ISink_HS_0p250_A</a> = (7 &lt;&lt; 4), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga797b5bb11a281cf2d554a0bbf88edae1ae11120059c3cd7fb1cbc9a2ff3f1407d">ISink_HS_0p500_A</a> = (8 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga797b5bb11a281cf2d554a0bbf88edae1a8211ae46b7032e1fb5c3fd82930ea209">ISink_HS_0p750_A</a> = (9 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga797b5bb11a281cf2d554a0bbf88edae1abcf629f6a40dbfe75f645c3308009191">ISink_HS_1p000_A</a> = (10 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga797b5bb11a281cf2d554a0bbf88edae1a5e7249a73adfee5256643f36f361e349">ISink_HS_1p250_A</a> = (11 &lt;&lt; 4)
<br />
 }</td></tr>
<tr class="memdesc:ga797b5bb11a281cf2d554a0bbf88edae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the high side gate drive peak sink current.  <a href="group___d_r_v8305.html#ga797b5bb11a281cf2d554a0bbf88edae1">More...</a><br /></td></tr>
<tr class="separator:ga797b5bb11a281cf2d554a0bbf88edae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d19ff91eb2154f44053efe9c5a2bc8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga90d19ff91eb2154f44053efe9c5a2bc8">DRV8305_CTRL05_PeakSourTime_e</a> { <a class="el" href="group___d_r_v8305.html#gga90d19ff91eb2154f44053efe9c5a2bc8aec60fb6e0b7906a94af7a7731106989d">TSour_250_ns</a> = (0 &lt;&lt; 8), 
<a class="el" href="group___d_r_v8305.html#gga90d19ff91eb2154f44053efe9c5a2bc8af30695ed73327b0eba43540a42242809">TSour_500_ns</a> = (1 &lt;&lt; 8), 
<a class="el" href="group___d_r_v8305.html#gga90d19ff91eb2154f44053efe9c5a2bc8a651a46ad8d96c3a569dd83b048d09df9">TSour_1000_ns</a> = (2 &lt;&lt; 8), 
<a class="el" href="group___d_r_v8305.html#gga90d19ff91eb2154f44053efe9c5a2bc8a19251d8caa3f292ec9083770c7e75fa1">TSour_2000_ns</a> = (3 &lt;&lt; 8)
 }</td></tr>
<tr class="memdesc:ga90d19ff91eb2154f44053efe9c5a2bc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the high side and low side gate drive peak source time.  <a href="group___d_r_v8305.html#ga90d19ff91eb2154f44053efe9c5a2bc8">More...</a><br /></td></tr>
<tr class="separator:ga90d19ff91eb2154f44053efe9c5a2bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga260485c4b2489ee0003b98653cbf4f9c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga260485c4b2489ee0003b98653cbf4f9c">DRV8305_CTRL06_PeakSourCurLS_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga260485c4b2489ee0003b98653cbf4f9caf547c33215fcde60af506b39ba8ae54a">ISour_LS_0p010_A</a> = (0 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga260485c4b2489ee0003b98653cbf4f9caba0e7b19e04f4e82793e53a25e0abac8">ISour_LS_0p020_A</a> = (1 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga260485c4b2489ee0003b98653cbf4f9ca667039233ba3e96f098e1d0a72f99442">ISour_LS_0p030_A</a> = (2 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga260485c4b2489ee0003b98653cbf4f9cac762109827093ea244bbfdf31d28a3e2">ISour_LS_0p040_A</a> = (3 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga260485c4b2489ee0003b98653cbf4f9ca05b180827f3411339f86999e5940b787">ISour_LS_0p050_A</a> = (4 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga260485c4b2489ee0003b98653cbf4f9ca2b1867de5cd6411b30fe2a08bf6a95d7">ISour_LS_0p060_A</a> = (5 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga260485c4b2489ee0003b98653cbf4f9ca6522c6d04950b0f2f3a818df484fb0d3">ISour_LS_0p070_A</a> = (6 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga260485c4b2489ee0003b98653cbf4f9ca9a6ab83f35477a5087766ae9e4b21ab5">ISour_LS_0p125_A</a> = (7 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga260485c4b2489ee0003b98653cbf4f9ca6d72324714c69be035f546c208c9ec6b">ISour_LS_0p250_A</a> = (8 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga260485c4b2489ee0003b98653cbf4f9ca61b406661b16cd02f17ef9abc203e53e">ISour_LS_0p500_A</a> = (9 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga260485c4b2489ee0003b98653cbf4f9ca038f52fd584fa99ce80baf7638d38441">ISour_LS_0p750_A</a> = (10 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga260485c4b2489ee0003b98653cbf4f9ca125db1fb60f0aa75eb8fea71838bdc0c">ISour_LS_1p000_A</a> = (11 &lt;&lt; 0)
<br />
 }</td></tr>
<tr class="memdesc:ga260485c4b2489ee0003b98653cbf4f9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the low side gate drive peak source current.  <a href="group___d_r_v8305.html#ga260485c4b2489ee0003b98653cbf4f9c">More...</a><br /></td></tr>
<tr class="separator:ga260485c4b2489ee0003b98653cbf4f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b539d15e5a181639533c74e714937b2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga7b539d15e5a181639533c74e714937b2">DRV8305_CTRL06_PeakSinkCurLS_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga7b539d15e5a181639533c74e714937b2a617a8cfa62f7ff96d78e888a064b0921">ISink_LS_0p020_A</a> = (0 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga7b539d15e5a181639533c74e714937b2af96d7f4bb46bd31a85bca3274807d9dc">ISink_LS_0p030_A</a> = (1 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga7b539d15e5a181639533c74e714937b2a87a41f1bae3dc50ad33b46cb298383dd">ISink_LS_0p040_A</a> = (2 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga7b539d15e5a181639533c74e714937b2a99f51006b043ba53c243831de6cc84cd">ISink_LS_0p050_A</a> = (3 &lt;&lt; 4), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga7b539d15e5a181639533c74e714937b2a99cb3b54c85cdbd395eaf5cb9a5d6e1a">ISink_LS_0p060_A</a> = (4 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga7b539d15e5a181639533c74e714937b2a4a399c30e9de3adfa1ebccc61da23949">ISink_LS_0p070_A</a> = (5 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga7b539d15e5a181639533c74e714937b2a3a3cf05dd6af6dfba919a24ffe54b44e">ISink_LS_0p125_A</a> = (6 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga7b539d15e5a181639533c74e714937b2abbc0923e4a8549442fdc3744e1db2dd9">ISink_LS_0p250_A</a> = (7 &lt;&lt; 4), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga7b539d15e5a181639533c74e714937b2a2b6438b3e977a67eb8a4f5f5ba205a3e">ISink_LS_0p500_A</a> = (8 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga7b539d15e5a181639533c74e714937b2a2fabe556ac31f9a1efa9a743e298f717">ISink_LS_0p750_A</a> = (9 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga7b539d15e5a181639533c74e714937b2a192d4439e0745eca241e0298a80e5dcb">ISink_LS_1p000_A</a> = (10 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga7b539d15e5a181639533c74e714937b2a89490296db3348438d0994afb11e2d63">ISink_LS_1p250_A</a> = (11 &lt;&lt; 4)
<br />
 }</td></tr>
<tr class="memdesc:ga7b539d15e5a181639533c74e714937b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the low side gate drive peak sink current.  <a href="group___d_r_v8305.html#ga7b539d15e5a181639533c74e714937b2">More...</a><br /></td></tr>
<tr class="separator:ga7b539d15e5a181639533c74e714937b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6f394a598593b7ae3361b77074e96c5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gac6f394a598593b7ae3361b77074e96c5">DRV8305_CTRL06_PeakSinkTime_e</a> { <a class="el" href="group___d_r_v8305.html#ggac6f394a598593b7ae3361b77074e96c5adf3b5a28b934e2fb54e983a22e4db4d2">TSink_250_ns</a> = (0 &lt;&lt; 8), 
<a class="el" href="group___d_r_v8305.html#ggac6f394a598593b7ae3361b77074e96c5a0e78bc3649763cf95a117e1406b2c77e">TSink_500_ns</a> = (1 &lt;&lt; 8), 
<a class="el" href="group___d_r_v8305.html#ggac6f394a598593b7ae3361b77074e96c5aea5d698d53b77beb8bac13fe9022b75b">TSink_1000_ns</a> = (2 &lt;&lt; 8), 
<a class="el" href="group___d_r_v8305.html#ggac6f394a598593b7ae3361b77074e96c5ac7c857b82f57de71b747d61879159eb0">TSink_2000_ns</a> = (3 &lt;&lt; 8)
 }</td></tr>
<tr class="memdesc:gac6f394a598593b7ae3361b77074e96c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the high side and low side gate drive peak sink time.  <a href="group___d_r_v8305.html#gac6f394a598593b7ae3361b77074e96c5">More...</a><br /></td></tr>
<tr class="separator:gac6f394a598593b7ae3361b77074e96c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2b5ba93151e0a6cfe2ed16f9592bc6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga0d2b5ba93151e0a6cfe2ed16f9592bc6">DRV8305_CTRL07_VDSDeglitch_e</a> { <a class="el" href="group___d_r_v8305.html#gga0d2b5ba93151e0a6cfe2ed16f9592bc6a7d89f879cff301d52517133538ece14b">VDSDeg_0_us</a> = (0 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga0d2b5ba93151e0a6cfe2ed16f9592bc6acfb02fac2a35344d57428584b9eb4b08">VDSDeg_2_us</a> = (1 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga0d2b5ba93151e0a6cfe2ed16f9592bc6a7db717377f23535939a9d6e8b8d8edc4">VDSDeg_4_us</a> = (2 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga0d2b5ba93151e0a6cfe2ed16f9592bc6a8396ff1e6b3d44a5eba5189ef5fa96be">VDSDeg_8_us</a> = (3 &lt;&lt; 0)
 }</td></tr>
<tr class="memdesc:ga0d2b5ba93151e0a6cfe2ed16f9592bc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the VDS sense deglitch time.  <a href="group___d_r_v8305.html#ga0d2b5ba93151e0a6cfe2ed16f9592bc6">More...</a><br /></td></tr>
<tr class="separator:ga0d2b5ba93151e0a6cfe2ed16f9592bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5ee1a7097990dfa0608f076937f1b54"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaf5ee1a7097990dfa0608f076937f1b54">DRV8305_CTRL07_VDSBlanking_e</a> { <a class="el" href="group___d_r_v8305.html#ggaf5ee1a7097990dfa0608f076937f1b54a4a9b30311ac1c13fe7e729322c1f3764">VDSBlnk_0_us</a> = (0 &lt;&lt; 2), 
<a class="el" href="group___d_r_v8305.html#ggaf5ee1a7097990dfa0608f076937f1b54ad2f9eba3b214a5f1d581f5346711df35">VDSBlnk_2_us</a> = (1 &lt;&lt; 2), 
<a class="el" href="group___d_r_v8305.html#ggaf5ee1a7097990dfa0608f076937f1b54aa099ec6aae422487556bfe93bb37cf0e">VDSBlnk_4_us</a> = (2 &lt;&lt; 2), 
<a class="el" href="group___d_r_v8305.html#ggaf5ee1a7097990dfa0608f076937f1b54a113ced29dec78147d9c90690b4dc379d">VDSBlnk_8_us</a> = (3 &lt;&lt; 2)
 }</td></tr>
<tr class="memdesc:gaf5ee1a7097990dfa0608f076937f1b54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the VDS sense blanking time.  <a href="group___d_r_v8305.html#gaf5ee1a7097990dfa0608f076937f1b54">More...</a><br /></td></tr>
<tr class="separator:gaf5ee1a7097990dfa0608f076937f1b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98b7388030f07b226aa7d139728dd311"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga98b7388030f07b226aa7d139728dd311">DRV8305_CTRL07_DeadTime_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga98b7388030f07b226aa7d139728dd311a640a1cb775416130dd0b906f6f77dbc8">DeadTime_40_ns</a> = (0 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga98b7388030f07b226aa7d139728dd311abc74297d09c194c326da9e3727175710">DeadTime_60_ns</a> = (1 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga98b7388030f07b226aa7d139728dd311abc83f0cf982d317e909aa6429713f259">DeadTime_100_ns</a> = (2 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga98b7388030f07b226aa7d139728dd311a07153bd31fffb4a688008327db2feedd">DeadTime_500_ns</a> = (3 &lt;&lt; 4), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga98b7388030f07b226aa7d139728dd311a5205a6e0795cda504d7efbb3c891d471">DeadTime_1000_ns</a> = (4 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga98b7388030f07b226aa7d139728dd311a98b59c0e6dcabdd01aea7873fd8c2a84">DeadTime_2000_ns</a> = (5 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga98b7388030f07b226aa7d139728dd311a416cd2e300713a0459f73d682938920e">DeadTime_4000_ns</a> = (6 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga98b7388030f07b226aa7d139728dd311a02dd5888b68f636d790559ba8621e5d0">DeadTime_6000_ns</a> = (7 &lt;&lt; 4)
<br />
 }</td></tr>
<tr class="memdesc:ga98b7388030f07b226aa7d139728dd311"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the driver dead time.  <a href="group___d_r_v8305.html#ga98b7388030f07b226aa7d139728dd311">More...</a><br /></td></tr>
<tr class="separator:ga98b7388030f07b226aa7d139728dd311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d612314ec45a7d34f92d7591c56c3d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gac7d612314ec45a7d34f92d7591c56c3d">DRV8305_CTRL07_PwmMode_e</a> { <a class="el" href="group___d_r_v8305.html#ggac7d612314ec45a7d34f92d7591c56c3da9d439d26781cfcc2481999971c8a4f89">PwmMode_6</a> = (0 &lt;&lt; 7), 
<a class="el" href="group___d_r_v8305.html#ggac7d612314ec45a7d34f92d7591c56c3daea2be7d4d5f517f4b70d08736b6f04b0">PwmMode_3</a> = (1 &lt;&lt; 7), 
<a class="el" href="group___d_r_v8305.html#ggac7d612314ec45a7d34f92d7591c56c3da0aa25c31153554f5fed40d5ff6df3bd2">PwmMode_1</a> = (2 &lt;&lt; 7)
 }</td></tr>
<tr class="memdesc:gac7d612314ec45a7d34f92d7591c56c3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the driver PWM mode.  <a href="group___d_r_v8305.html#gac7d612314ec45a7d34f92d7591c56c3d">More...</a><br /></td></tr>
<tr class="separator:gac7d612314ec45a7d34f92d7591c56c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb23fbd7795bd7e806a93be21de058c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaddb23fbd7795bd7e806a93be21de058c">DRV8305_CTRL07_CommOption_e</a> { <a class="el" href="group___d_r_v8305.html#ggaddb23fbd7795bd7e806a93be21de058ca6ef3aaf78540d3a5170516d32fd2325f">Diod</a> = (0 &lt;&lt; 9), 
<a class="el" href="group___d_r_v8305.html#ggaddb23fbd7795bd7e806a93be21de058ca9ced4a551532a3118f8282fef8a8f398">Actv</a> = (1 &lt;&lt; 9)
 }</td></tr>
<tr class="memdesc:gaddb23fbd7795bd7e806a93be21de058c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the driver commutation mode in 1 input.  <a href="group___d_r_v8305.html#gaddb23fbd7795bd7e806a93be21de058c">More...</a><br /></td></tr>
<tr class="separator:gaddb23fbd7795bd7e806a93be21de058c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40a48fba2a1584871f638b4cc503ac9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gad40a48fba2a1584871f638b4cc503ac9">DRV8305_CTRL09_WatchDelay_e</a> { <a class="el" href="group___d_r_v8305.html#ggad40a48fba2a1584871f638b4cc503ac9acf6cf0090dfb6560ff279639943cb8da">WD_Dly_10_ms</a> = (0 &lt;&lt; 5), 
<a class="el" href="group___d_r_v8305.html#ggad40a48fba2a1584871f638b4cc503ac9a11faf2791351fdef802fc895e169b0e3">WD_Dly_20_ms</a> = (1 &lt;&lt; 5), 
<a class="el" href="group___d_r_v8305.html#ggad40a48fba2a1584871f638b4cc503ac9adf0a295dfae12eb2c725706c17cfc1f9">WD_Dly_50_ms</a> = (2 &lt;&lt; 5), 
<a class="el" href="group___d_r_v8305.html#ggad40a48fba2a1584871f638b4cc503ac9a66a81cf6cc380a25f48d014d672d1eed">WD_Dly_100_ms</a> = (3 &lt;&lt; 5)
 }</td></tr>
<tr class="memdesc:gad40a48fba2a1584871f638b4cc503ac9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the IC's watchdog timer.  <a href="group___d_r_v8305.html#gad40a48fba2a1584871f638b4cc503ac9">More...</a><br /></td></tr>
<tr class="separator:gad40a48fba2a1584871f638b4cc503ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd28f3b2709baf65e5b38254e2f0834a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gafd28f3b2709baf65e5b38254e2f0834a">DRV8305_CTRL0A_CSGain1_e</a> { <a class="el" href="group___d_r_v8305.html#ggafd28f3b2709baf65e5b38254e2f0834aa1da963bdfae813f384bfa729006eb1d6">Gain1_10VpV</a> = (0 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#ggafd28f3b2709baf65e5b38254e2f0834aa3deb2b96400f13d1d073667aeafe8aba">Gain1_20VpV</a> = (1 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#ggafd28f3b2709baf65e5b38254e2f0834aa06479135540a39b19b87a20850209a2d">Gain1_40VpV</a> = (2 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#ggafd28f3b2709baf65e5b38254e2f0834aac74903f9521ff960ea367167d58ea388">Gain1_80VpV</a> = (3 &lt;&lt; 0)
 }</td></tr>
<tr class="memdesc:gafd28f3b2709baf65e5b38254e2f0834a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the gain of shunt amplifier 1.  <a href="group___d_r_v8305.html#gafd28f3b2709baf65e5b38254e2f0834a">More...</a><br /></td></tr>
<tr class="separator:gafd28f3b2709baf65e5b38254e2f0834a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43920e15a9fabb3e8a745d1a240312c0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga43920e15a9fabb3e8a745d1a240312c0">DRV8305_CTRL0A_CSGain2_e</a> { <a class="el" href="group___d_r_v8305.html#gga43920e15a9fabb3e8a745d1a240312c0a9d1d1d900dae8225f9e8cf76cbf29e88">Gain2_10VpV</a> = (0 &lt;&lt; 2), 
<a class="el" href="group___d_r_v8305.html#gga43920e15a9fabb3e8a745d1a240312c0a18f1b69efb12f1d67b64a16a9ca2953d">Gain2_20VpV</a> = (1 &lt;&lt; 2), 
<a class="el" href="group___d_r_v8305.html#gga43920e15a9fabb3e8a745d1a240312c0ae9c58f8d585cefbb0a60396fa08638b7">Gain2_40VpV</a> = (2 &lt;&lt; 2), 
<a class="el" href="group___d_r_v8305.html#gga43920e15a9fabb3e8a745d1a240312c0aebae840809649f3bf2efaa20c421068d">Gain2_80VpV</a> = (3 &lt;&lt; 2)
 }</td></tr>
<tr class="memdesc:ga43920e15a9fabb3e8a745d1a240312c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the gain of shunt amplifier 2.  <a href="group___d_r_v8305.html#ga43920e15a9fabb3e8a745d1a240312c0">More...</a><br /></td></tr>
<tr class="separator:ga43920e15a9fabb3e8a745d1a240312c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga942907e96497059a0a017e96b24f54df"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga942907e96497059a0a017e96b24f54df">DRV8305_CTRL0A_CSGain3_e</a> { <a class="el" href="group___d_r_v8305.html#gga942907e96497059a0a017e96b24f54dfa690605dccbf7f8a14da9ec9cac133a67">Gain3_10VpV</a> = (0 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga942907e96497059a0a017e96b24f54dfaea557a255cc94f8ed62faa1255ce30fc">Gain3_20VpV</a> = (1 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga942907e96497059a0a017e96b24f54dfa07845074d25ce025d2ac136b76a66f1d">Gain3_40VpV</a> = (2 &lt;&lt; 4), 
<a class="el" href="group___d_r_v8305.html#gga942907e96497059a0a017e96b24f54dfa4678817b9820dc856ba68abaed166bfd">Gain3_80VpV</a> = (3 &lt;&lt; 4)
 }</td></tr>
<tr class="memdesc:ga942907e96497059a0a017e96b24f54df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the gain of shunt amplifier 3.  <a href="group___d_r_v8305.html#ga942907e96497059a0a017e96b24f54df">More...</a><br /></td></tr>
<tr class="separator:ga942907e96497059a0a017e96b24f54df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5173bea9bdd576c546f06bc7bc07ba2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gab5173bea9bdd576c546f06bc7bc07ba2">DRV8305_CTRL0A_CSBlank_e</a> { <a class="el" href="group___d_r_v8305.html#ggab5173bea9bdd576c546f06bc7bc07ba2a82864fbcb4c7fafe5c990754789c6ca1">Blank_0p00_us</a> = (0 &lt;&lt; 6), 
<a class="el" href="group___d_r_v8305.html#ggab5173bea9bdd576c546f06bc7bc07ba2a044d7cbba2afcb5a04773718979d5686">Blank_0p50_us</a> = (1 &lt;&lt; 6), 
<a class="el" href="group___d_r_v8305.html#ggab5173bea9bdd576c546f06bc7bc07ba2a840e17d9fd41ce04511dbb300ce21749">Blank_2p50_us</a> = (2 &lt;&lt; 6), 
<a class="el" href="group___d_r_v8305.html#ggab5173bea9bdd576c546f06bc7bc07ba2ae9f7eac7189e8a275d0a7e40ed7c0503">Blank_10p0_us</a> = (3 &lt;&lt; 6)
 }</td></tr>
<tr class="memdesc:gab5173bea9bdd576c546f06bc7bc07ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the blanking time of the shunt amplifiers.  <a href="group___d_r_v8305.html#gab5173bea9bdd576c546f06bc7bc07ba2">More...</a><br /></td></tr>
<tr class="separator:gab5173bea9bdd576c546f06bc7bc07ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6152bc97ae209e57c0c09957eb3660f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gad6152bc97ae209e57c0c09957eb3660f">DRV8305_CTRL0A_DcCalMode_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#ggad6152bc97ae209e57c0c09957eb3660fafff3544ae23d316d2150b61cbad402a5">DcCalMode_Ch1_Load</a> = (0 &lt;&lt; 8), 
<a class="el" href="group___d_r_v8305.html#ggad6152bc97ae209e57c0c09957eb3660fa878e07990be5ed14ad74b4eab4351785">DcCalMode_Ch1_NoLoad</a> = (1 &lt;&lt; 8), 
<a class="el" href="group___d_r_v8305.html#ggad6152bc97ae209e57c0c09957eb3660fac0b08971c2542a1ab54ccf4c1a83a379">DcCalMode_Ch2_Load</a> = (0 &lt;&lt; 9), 
<a class="el" href="group___d_r_v8305.html#ggad6152bc97ae209e57c0c09957eb3660fa1564be46433b53bcfb8531b403933b69">DcCalMode_Ch2_NoLoad</a> = (1 &lt;&lt; 9), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#ggad6152bc97ae209e57c0c09957eb3660fa0dec7a6fe4656a4574f11202805ae981">DcCalMode_Ch3_Load</a> = (0 &lt;&lt; 10), 
<a class="el" href="group___d_r_v8305.html#ggad6152bc97ae209e57c0c09957eb3660facd7cb0a0512deda9f6d416b5a7716278">DcCalMode_Ch3_NoLoad</a> = (1 &lt;&lt; 10)
<br />
 }</td></tr>
<tr class="memdesc:gad6152bc97ae209e57c0c09957eb3660f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the DC calibration modes.  <a href="group___d_r_v8305.html#gad6152bc97ae209e57c0c09957eb3660f">More...</a><br /></td></tr>
<tr class="separator:gad6152bc97ae209e57c0c09957eb3660f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc2a82333163e8225ec394e4cdc8816"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga8dc2a82333163e8225ec394e4cdc8816">DRV8305_CTRL0B_VregUvLevel_e</a> { <a class="el" href="group___d_r_v8305.html#gga8dc2a82333163e8225ec394e4cdc8816a33063aec8978d46a796fdfef0f1aebb6">UvLevel_10</a> = (0 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga8dc2a82333163e8225ec394e4cdc8816aaaa1a27ea6e3dd58bf2ebd48cf64fc8c">UvLevel_20</a> = (1 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga8dc2a82333163e8225ec394e4cdc8816a4c1afa9cd697dbd9d8cfe314c4a00910">UvLevel_30</a> = (2 &lt;&lt; 0)
 }</td></tr>
<tr class="memdesc:ga8dc2a82333163e8225ec394e4cdc8816"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the VREG under voltage level.  <a href="group___d_r_v8305.html#ga8dc2a82333163e8225ec394e4cdc8816">More...</a><br /></td></tr>
<tr class="separator:ga8dc2a82333163e8225ec394e4cdc8816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad09a3ce20f6982dea9603bbaef94550c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gad09a3ce20f6982dea9603bbaef94550c">DRV8305_CTRL0B_SleepDelay_e</a> { <a class="el" href="group___d_r_v8305.html#ggad09a3ce20f6982dea9603bbaef94550ca7232afaba4172b7adbd1fcd8017f8ddd">SleepDly_0_us</a> = (0 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#ggad09a3ce20f6982dea9603bbaef94550ca90ca8b358dc0b0ed1e19fa51dbd03d23">SleepDly_10_us</a> = (1 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#ggad09a3ce20f6982dea9603bbaef94550ca538d7b0a9af96e5eb61e3404a31d1be4">SleepDly_50_us</a> = (2 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#ggad09a3ce20f6982dea9603bbaef94550ca7e8c37b9d7959b32a13373d8b9b84f00">SleepDly_1_ms</a> = (3 &lt;&lt; 3)
 }</td></tr>
<tr class="memdesc:gad09a3ce20f6982dea9603bbaef94550c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the delay to power down VREG after SLEEP.  <a href="group___d_r_v8305.html#gad09a3ce20f6982dea9603bbaef94550c">More...</a><br /></td></tr>
<tr class="separator:gad09a3ce20f6982dea9603bbaef94550c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4014354501cede060f9cb82b2c418aa"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gae4014354501cede060f9cb82b2c418aa">DRV8305_CTRL0B_VrefScaling_e</a> { <a class="el" href="group___d_r_v8305.html#ggae4014354501cede060f9cb82b2c418aaae6062af7c2ca5849b78501b944c5d829">Scaling_k_1</a> = (0 &lt;&lt; 8), 
<a class="el" href="group___d_r_v8305.html#ggae4014354501cede060f9cb82b2c418aaa8ba5af3cf7929b4ae90c8c65dbd40f27">Scaling_k_2</a> = (1 &lt;&lt; 8), 
<a class="el" href="group___d_r_v8305.html#ggae4014354501cede060f9cb82b2c418aaa0fca9135cabb1d54757ba9baad9c27a7">Scaling_k_4</a> = (2 &lt;&lt; 8)
 }</td></tr>
<tr class="memdesc:gae4014354501cede060f9cb82b2c418aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the VREF scaling factor.  <a href="group___d_r_v8305.html#gae4014354501cede060f9cb82b2c418aa">More...</a><br /></td></tr>
<tr class="separator:gae4014354501cede060f9cb82b2c418aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga623ed21d567de671e24375839efc419d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga623ed21d567de671e24375839efc419d">DRV8305_CTRL0C_VDSMode_e</a> { <a class="el" href="group___d_r_v8305.html#gga623ed21d567de671e24375839efc419da8f2216b80445ccd163abc2b2fd110b3d">Latched_Shutdown</a> = (0 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga623ed21d567de671e24375839efc419daa56053ca9167ce22e1c981a7399ff838">Report_Only</a> = (1 &lt;&lt; 0), 
<a class="el" href="group___d_r_v8305.html#gga623ed21d567de671e24375839efc419da02539f8b57d0b256be35b0a9c872ea8b">Disable_VDS</a> = (2 &lt;&lt; 0)
 }</td></tr>
<tr class="memdesc:ga623ed21d567de671e24375839efc419d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the VDS report mode.  <a href="group___d_r_v8305.html#ga623ed21d567de671e24375839efc419d">More...</a><br /></td></tr>
<tr class="separator:ga623ed21d567de671e24375839efc419d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc18f30557d66688ed36c2af7b31961"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga2bc18f30557d66688ed36c2af7b31961">DRV8305_CTRL0C_VDSLevel_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a5aff6a002cf1c112df99764c1c990dd9">VDS_Level_0p060_V</a> = (0 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961ab6cc7c78c68526ef2deff2b5917fc3e6">VDS_Level_0p068_V</a> = (1 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a1933d5b9e210d8167d8a177160e64570">VDS_Level_0p076_V</a> = (2 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a7d962f40c1aad5af3e0d26600fd37392">VDS_Level_0p086_V</a> = (3 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961ad3945f73da4896b723f3fc3713668451">VDS_Level_0p097_V</a> = (4 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961ae7d74ea241f53192d71a4afe6445758b">VDS_Level_0p109_V</a> = (5 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a7bb6a84db98bf9afb29be91b296851dc">VDS_Level_0p123_V</a> = (6 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a0079be8f5917ecd761c2b80fb1b07fa1">VDS_Level_0p138_V</a> = (7 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961afb518d8692cb0c8c46c946f31ed79f44">VDS_Level_0p155_V</a> = (8 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a729dcf41a8ab5bfb9d4beb1b37c1e697">VDS_Level_0p175_V</a> = (9 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a0335d5b7081b4bd37f9d92a4b5496dd8">VDS_Level_0p197_V</a> = (10 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a993302c82844bf4644ca7738d11ea06c">VDS_Level_0p222_V</a> = (11 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961aefa8b7e8023c3d6a72c8fed5463f610d">VDS_Level_0p250_V</a> = (12 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961aef215c37e244ce7a3e395e9e14486d88">VDS_Level_0p282_V</a> = (13 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a800b360895b8a831583c2a63d5c69b39">VDS_Level_0p317_V</a> = (14 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a404ab8395fa1942de3b16261ea6ba3eb">VDS_Level_0p358_V</a> = (15 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a9604e3e5f9b640bb54b77d23570f46ad">VDS_Level_0p403_V</a> = (16 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a8d70abd0c9643d1160f1866fb699f9c8">VDS_Level_0p454_V</a> = (17 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a36d71b6db0e348b92298db8409602215">VDS_Level_0p511_V</a> = (18 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961ab76de5ccb0665b8fb83ab3ecfd8f9b2f">VDS_Level_0p576_V</a> = (19 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a1425c9498c7000606b6397049ea5aa03">VDS_Level_0p648_V</a> = (20 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a59e9015059a37e376d43aa5ed330ee1d">VDS_Level_0p730_V</a> = (21 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a994bab49d9adb0c5567fe8b563ab2e11">VDS_Level_0p822_V</a> = (22 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a1e8c22b73a1bcefa9ac46962a377be6e">VDS_Level_0p926_V</a> = (23 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a241c2c30712d10e4f365a9134ddf3ea1">VDS_Level_1p043_V</a> = (24 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a2ae3df99fe8235b8f18eaa014f2e7b8f">VDS_Level_1p175_V</a> = (25 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a4289c4686580fba94bfba37d03bbfdb2">VDS_Level_1p324_V</a> = (26 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961aaaf8c31aabae00f75fc2514fc168781f">VDS_Level_1p491_V</a> = (27 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a55a34cb81fb0290a661c8bdd046f00a7">VDS_Level_1p679_V</a> = (28 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961ae3b012722963a5bcd9cc14b64b19c278">VDS_Level_1p892_V</a> = (29 &lt;&lt; 3), 
<a class="el" href="group___d_r_v8305.html#gga2bc18f30557d66688ed36c2af7b31961a5503a192f8696f91117ea7715a68339b">VDS_Level_2p131_V</a> = (30 &lt;&lt; 3)
<br />
 }</td></tr>
<tr class="memdesc:ga2bc18f30557d66688ed36c2af7b31961"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the VDS comparator threshold.  <a href="group___d_r_v8305.html#ga2bc18f30557d66688ed36c2af7b31961">More...</a><br /></td></tr>
<tr class="separator:ga2bc18f30557d66688ed36c2af7b31961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ff2a0342b9279ac74ab0373e975c9c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga91ff2a0342b9279ac74ab0373e975c9c">DRV8305_Address_e</a> { <br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga91ff2a0342b9279ac74ab0373e975c9caf810f6ea1fd067268924cde0e0d440c7">Address_Status_1</a> = 1 &lt;&lt; 11, 
<a class="el" href="group___d_r_v8305.html#gga91ff2a0342b9279ac74ab0373e975c9cae8a19ee9b0f0e7ab78e22b8b603e5e1f">Address_Status_2</a> = 2 &lt;&lt; 11, 
<a class="el" href="group___d_r_v8305.html#gga91ff2a0342b9279ac74ab0373e975c9ca53ba9ba5687219a707cbcb69006b7c24">Address_Status_3</a> = 3 &lt;&lt; 11, 
<a class="el" href="group___d_r_v8305.html#gga91ff2a0342b9279ac74ab0373e975c9ca73d177ea30cccf05a04b352003c0c4be">Address_Status_4</a> = 4 &lt;&lt; 11, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga91ff2a0342b9279ac74ab0373e975c9caacd1e732f6fc84f34694168c4f266fd4">Address_Control_5</a> = 5 &lt;&lt; 11, 
<a class="el" href="group___d_r_v8305.html#gga91ff2a0342b9279ac74ab0373e975c9ca17fd9882c7c89951f8a57db50226787a">Address_Control_6</a> = 6 &lt;&lt; 11, 
<a class="el" href="group___d_r_v8305.html#gga91ff2a0342b9279ac74ab0373e975c9ca4acc7ca29ec9f6559c111fe91be099e7">Address_Control_7</a> = 7 &lt;&lt; 11, 
<a class="el" href="group___d_r_v8305.html#gga91ff2a0342b9279ac74ab0373e975c9ca2d88939d743310bd10225f370129554e">Address_Control_8</a> = 8 &lt;&lt; 11, 
<br />
&#160;&#160;<a class="el" href="group___d_r_v8305.html#gga91ff2a0342b9279ac74ab0373e975c9ca9d25d0e554827a7e816bd3dc53bdb33a">Address_Control_9</a> = 9 &lt;&lt; 11, 
<a class="el" href="group___d_r_v8305.html#gga91ff2a0342b9279ac74ab0373e975c9cab26a4b28db435568b015e454734c0de1">Address_Control_A</a> = 10 &lt;&lt; 11, 
<a class="el" href="group___d_r_v8305.html#gga91ff2a0342b9279ac74ab0373e975c9caeb497e6f9383d1610b006e76545afb17">Address_Control_B</a> = 11 &lt;&lt; 11, 
<a class="el" href="group___d_r_v8305.html#gga91ff2a0342b9279ac74ab0373e975c9ca8d9497f8e5c88ff1afe63dd3178da188">Address_Control_C</a> = 12 &lt;&lt; 11
<br />
 }</td></tr>
<tr class="memdesc:ga91ff2a0342b9279ac74ab0373e975c9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the register addresses.  <a href="group___d_r_v8305.html#ga91ff2a0342b9279ac74ab0373e975c9c">More...</a><br /></td></tr>
<tr class="separator:ga91ff2a0342b9279ac74ab0373e975c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66ea0eed0455707d73e4aa069550263b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga66ea0eed0455707d73e4aa069550263b">DRV8305_ShuntAmpNumber_e</a> { <a class="el" href="group___d_r_v8305.html#gga66ea0eed0455707d73e4aa069550263baef2c3dbc93104729a1a0b2c46548d3a8">ShuntAmpNumber_1</a> = 1, 
<a class="el" href="group___d_r_v8305.html#gga66ea0eed0455707d73e4aa069550263ba542829dc43dca792435abe181cedad06">ShuntAmpNumber_2</a> = 2, 
<a class="el" href="group___d_r_v8305.html#gga66ea0eed0455707d73e4aa069550263ba3efffd5bfa02b5e32a94ebce0b2d2096">ShuntAmpNumber_3</a> = 3
 }</td></tr>
<tr class="memdesc:ga66ea0eed0455707d73e4aa069550263b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration for the shunt amplifier number.  <a href="group___d_r_v8305.html#ga66ea0eed0455707d73e4aa069550263b">More...</a><br /></td></tr>
<tr class="separator:ga66ea0eed0455707d73e4aa069550263b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaf6d67eed6a867bbfcc3917cbf076d0aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaf6d67eed6a867bbfcc3917cbf076d0aa">DRV8305_init</a> (void *pMemory, const size_t numBytes)</td></tr>
<tr class="memdesc:gaf6d67eed6a867bbfcc3917cbf076d0aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the DRV8305 object.  <a href="group___d_r_v8305.html#gaf6d67eed6a867bbfcc3917cbf076d0aa">More...</a><br /></td></tr>
<tr class="separator:gaf6d67eed6a867bbfcc3917cbf076d0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc77379919f55abc6d213a59fae93c26"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group___d_r_v8305.html#ga7c73f6044d84c27f917baa7ce74259d2">DRV8305_Word_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gafc77379919f55abc6d213a59fae93c26">DRV8305_buildCtrlWord</a> (const <a class="el" href="group___d_r_v8305.html#gad17ed68d8e19dc6013995177e92d6b4e">DRV8305_CtrlMode_e</a> ctrlMode, const <a class="el" href="group___d_r_v8305.html#ga91ff2a0342b9279ac74ab0373e975c9c">DRV8305_Address_e</a> regAddr, const uint16_t data)</td></tr>
<tr class="memdesc:gafc77379919f55abc6d213a59fae93c26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Builds the control word.  <a href="group___d_r_v8305.html#gafc77379919f55abc6d213a59fae93c26">More...</a><br /></td></tr>
<tr class="separator:gafc77379919f55abc6d213a59fae93c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab397277ecfe713ed37db57419bdf4f62"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gab397277ecfe713ed37db57419bdf4f62">DRV8305_enable</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:gab397277ecfe713ed37db57419bdf4f62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the DRV8305.  <a href="group___d_r_v8305.html#gab397277ecfe713ed37db57419bdf4f62">More...</a><br /></td></tr>
<tr class="separator:gab397277ecfe713ed37db57419bdf4f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae79909c50ed56da56b83e95cfd1dedb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#ga8c0c380cd95a311b472bc2d0e08ece72">DRV8305_CTRL05_PeakSourCurHS_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gae79909c50ed56da56b83e95cfd1dedb8">DRV8305_getPeakSourCurHS</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:gae79909c50ed56da56b83e95cfd1dedb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the high side gate drive peak source current level.  <a href="group___d_r_v8305.html#gae79909c50ed56da56b83e95cfd1dedb8">More...</a><br /></td></tr>
<tr class="separator:gae79909c50ed56da56b83e95cfd1dedb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e50b9cfcbec8900ba75209ececb09b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#ga797b5bb11a281cf2d554a0bbf88edae1">DRV8305_CTRL05_PeakSinkCurHS_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga5e50b9cfcbec8900ba75209ececb09b7">DRV8305_getPeakSinkCurHS</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:ga5e50b9cfcbec8900ba75209ececb09b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the high side gate drive peak sink current level.  <a href="group___d_r_v8305.html#ga5e50b9cfcbec8900ba75209ececb09b7">More...</a><br /></td></tr>
<tr class="separator:ga5e50b9cfcbec8900ba75209ececb09b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6baf99648ed941cee590324670840fc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#ga90d19ff91eb2154f44053efe9c5a2bc8">DRV8305_CTRL05_PeakSourTime_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga6baf99648ed941cee590324670840fc1">DRV8305_getPeakSourTime</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:ga6baf99648ed941cee590324670840fc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the high side and low side gate drive peak source time.  <a href="group___d_r_v8305.html#ga6baf99648ed941cee590324670840fc1">More...</a><br /></td></tr>
<tr class="separator:ga6baf99648ed941cee590324670840fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b0599bab237de87d459b29389d5616"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#ga260485c4b2489ee0003b98653cbf4f9c">DRV8305_CTRL06_PeakSourCurLS_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaf0b0599bab237de87d459b29389d5616">DRV8305_getPeakSourCurLS</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:gaf0b0599bab237de87d459b29389d5616"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the low side gate drive peak source current level.  <a href="group___d_r_v8305.html#gaf0b0599bab237de87d459b29389d5616">More...</a><br /></td></tr>
<tr class="separator:gaf0b0599bab237de87d459b29389d5616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6dc0f61a29f11af0ae42b173eb86e3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#ga7b539d15e5a181639533c74e714937b2">DRV8305_CTRL06_PeakSinkCurLS_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaa6dc0f61a29f11af0ae42b173eb86e3a">DRV8305_getPeakSinkCurLS</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:gaa6dc0f61a29f11af0ae42b173eb86e3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the low side side gate drive peak sink current level.  <a href="group___d_r_v8305.html#gaa6dc0f61a29f11af0ae42b173eb86e3a">More...</a><br /></td></tr>
<tr class="separator:gaa6dc0f61a29f11af0ae42b173eb86e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77bd12f95a03a8b6ba65712ec9892eb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#gac6f394a598593b7ae3361b77074e96c5">DRV8305_CTRL06_PeakSinkTime_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga77bd12f95a03a8b6ba65712ec9892eb7">DRV8305_getPeakSinkTime</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:ga77bd12f95a03a8b6ba65712ec9892eb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the high side and low side gate drive peak sink time.  <a href="group___d_r_v8305.html#ga77bd12f95a03a8b6ba65712ec9892eb7">More...</a><br /></td></tr>
<tr class="separator:ga77bd12f95a03a8b6ba65712ec9892eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b165896f100d0f8c847de58c5f06205"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#ga0d2b5ba93151e0a6cfe2ed16f9592bc6">DRV8305_CTRL07_VDSDeglitch_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga3b165896f100d0f8c847de58c5f06205">DRV8305_getVDSDeglitch</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:ga3b165896f100d0f8c847de58c5f06205"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the VDS sense deglitch time.  <a href="group___d_r_v8305.html#ga3b165896f100d0f8c847de58c5f06205">More...</a><br /></td></tr>
<tr class="separator:ga3b165896f100d0f8c847de58c5f06205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff2519239500ac65faa42e241814c0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#gaf5ee1a7097990dfa0608f076937f1b54">DRV8305_CTRL07_VDSBlanking_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga3ff2519239500ac65faa42e241814c0d">DRV8305_getVDSBlanking</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:ga3ff2519239500ac65faa42e241814c0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the VDS sense blanking time.  <a href="group___d_r_v8305.html#ga3ff2519239500ac65faa42e241814c0d">More...</a><br /></td></tr>
<tr class="separator:ga3ff2519239500ac65faa42e241814c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccbded1308575b36d070edf15acbce2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#ga98b7388030f07b226aa7d139728dd311">DRV8305_CTRL07_DeadTime_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaccbded1308575b36d070edf15acbce2c">DRV8305_getDeadTime</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:gaccbded1308575b36d070edf15acbce2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the driver dead time.  <a href="group___d_r_v8305.html#gaccbded1308575b36d070edf15acbce2c">More...</a><br /></td></tr>
<tr class="separator:gaccbded1308575b36d070edf15acbce2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab365324fb2364ce95a3117b379559f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#gac7d612314ec45a7d34f92d7591c56c3d">DRV8305_CTRL07_PwmMode_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga1ab365324fb2364ce95a3117b379559f">DRV8305_getPwmMode</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:ga1ab365324fb2364ce95a3117b379559f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the driver PWM mode.  <a href="group___d_r_v8305.html#ga1ab365324fb2364ce95a3117b379559f">More...</a><br /></td></tr>
<tr class="separator:ga1ab365324fb2364ce95a3117b379559f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb33efa3113c08506eb731b08e75b2a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#gaddb23fbd7795bd7e806a93be21de058c">DRV8305_CTRL07_CommOption_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gabb33efa3113c08506eb731b08e75b2a7">DRV8305_getCommOption</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:gabb33efa3113c08506eb731b08e75b2a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the driver commutation mode for 1PWM mode.  <a href="group___d_r_v8305.html#gabb33efa3113c08506eb731b08e75b2a7">More...</a><br /></td></tr>
<tr class="separator:gabb33efa3113c08506eb731b08e75b2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a57f6b618f0f3e65b29f614f3da3b06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#gad40a48fba2a1584871f638b4cc503ac9">DRV8305_CTRL09_WatchDelay_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga5a57f6b618f0f3e65b29f614f3da3b06">DRV8305_getWatchDelay</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:ga5a57f6b618f0f3e65b29f614f3da3b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the watchdog timer setting.  <a href="group___d_r_v8305.html#ga5a57f6b618f0f3e65b29f614f3da3b06">More...</a><br /></td></tr>
<tr class="separator:ga5a57f6b618f0f3e65b29f614f3da3b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505b5f71bb4d2eac907b2f2c93ea3684"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#gafd28f3b2709baf65e5b38254e2f0834a">DRV8305_CTRL0A_CSGain1_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga505b5f71bb4d2eac907b2f2c93ea3684">DRV8305_getCSGain1</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:ga505b5f71bb4d2eac907b2f2c93ea3684"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the gain of shunt amplifier 1.  <a href="group___d_r_v8305.html#ga505b5f71bb4d2eac907b2f2c93ea3684">More...</a><br /></td></tr>
<tr class="separator:ga505b5f71bb4d2eac907b2f2c93ea3684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed09caf6d2b0a2972f002abe873c9c80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#ga43920e15a9fabb3e8a745d1a240312c0">DRV8305_CTRL0A_CSGain2_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaed09caf6d2b0a2972f002abe873c9c80">DRV8305_getCSGain2</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:gaed09caf6d2b0a2972f002abe873c9c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the gain of shunt amplifier 2.  <a href="group___d_r_v8305.html#gaed09caf6d2b0a2972f002abe873c9c80">More...</a><br /></td></tr>
<tr class="separator:gaed09caf6d2b0a2972f002abe873c9c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd31255135d2277eb9462b791e080437"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#ga942907e96497059a0a017e96b24f54df">DRV8305_CTRL0A_CSGain3_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gafd31255135d2277eb9462b791e080437">DRV8305_getCSGain3</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:gafd31255135d2277eb9462b791e080437"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the gain of shunt amplifier 3.  <a href="group___d_r_v8305.html#gafd31255135d2277eb9462b791e080437">More...</a><br /></td></tr>
<tr class="separator:gafd31255135d2277eb9462b791e080437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a5478bb8f53554e2017fc50359dddfa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#gab5173bea9bdd576c546f06bc7bc07ba2">DRV8305_CTRL0A_CSBlank_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga1a5478bb8f53554e2017fc50359dddfa">DRV8305_getCSBlank</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:ga1a5478bb8f53554e2017fc50359dddfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the blanking time of the shunt amplifiers.  <a href="group___d_r_v8305.html#ga1a5478bb8f53554e2017fc50359dddfa">More...</a><br /></td></tr>
<tr class="separator:ga1a5478bb8f53554e2017fc50359dddfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948e63541a6862e582f0976a848a7f00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#gad6152bc97ae209e57c0c09957eb3660f">DRV8305_CTRL0A_DcCalMode_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga948e63541a6862e582f0976a848a7f00">DRV8305_getDcCalMode</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#ga66ea0eed0455707d73e4aa069550263b">DRV8305_ShuntAmpNumber_e</a> ampNumber)</td></tr>
<tr class="memdesc:ga948e63541a6862e582f0976a848a7f00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the DC calibration mode.  <a href="group___d_r_v8305.html#ga948e63541a6862e582f0976a848a7f00">More...</a><br /></td></tr>
<tr class="separator:ga948e63541a6862e582f0976a848a7f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b5b3888eb229c1dc5141285cca3fb36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#ga8dc2a82333163e8225ec394e4cdc8816">DRV8305_CTRL0B_VregUvLevel_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga8b5b3888eb229c1dc5141285cca3fb36">DRV8305_getVregUvLevel</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:ga8b5b3888eb229c1dc5141285cca3fb36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the under voltage level of VREF.  <a href="group___d_r_v8305.html#ga8b5b3888eb229c1dc5141285cca3fb36">More...</a><br /></td></tr>
<tr class="separator:ga8b5b3888eb229c1dc5141285cca3fb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52836d1ca7330e4a838c057db1fcded0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#gad09a3ce20f6982dea9603bbaef94550c">DRV8305_CTRL0B_SleepDelay_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga52836d1ca7330e4a838c057db1fcded0">DRV8305_getSleepDelay</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:ga52836d1ca7330e4a838c057db1fcded0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the delay time to power down VREF after SLEEP.  <a href="group___d_r_v8305.html#ga52836d1ca7330e4a838c057db1fcded0">More...</a><br /></td></tr>
<tr class="separator:ga52836d1ca7330e4a838c057db1fcded0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac59a7982e4f10102e1b98b41e389d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#gae4014354501cede060f9cb82b2c418aa">DRV8305_CTRL0B_VrefScaling_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga1ac59a7982e4f10102e1b98b41e389d0">DRV8305_getVrefScaling</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:ga1ac59a7982e4f10102e1b98b41e389d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the VREF scaling factor.  <a href="group___d_r_v8305.html#ga1ac59a7982e4f10102e1b98b41e389d0">More...</a><br /></td></tr>
<tr class="separator:ga1ac59a7982e4f10102e1b98b41e389d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f9544bcbc8a060ab007ebc4f79b0c57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#ga623ed21d567de671e24375839efc419d">DRV8305_CTRL0C_VDSMode_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga2f9544bcbc8a060ab007ebc4f79b0c57">DRV8305_getVDSMode</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:ga2f9544bcbc8a060ab007ebc4f79b0c57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the VDS protection mode.  <a href="group___d_r_v8305.html#ga2f9544bcbc8a060ab007ebc4f79b0c57">More...</a><br /></td></tr>
<tr class="separator:ga2f9544bcbc8a060ab007ebc4f79b0c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9faee4b30548062fdeb7c7880db6d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___d_r_v8305.html#ga2bc18f30557d66688ed36c2af7b31961">DRV8305_CTRL0C_VDSLevel_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga4f9faee4b30548062fdeb7c7880db6d3">DRV8305_getVDSLevel</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:ga4f9faee4b30548062fdeb7c7880db6d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the VDS OC level.  <a href="group___d_r_v8305.html#ga4f9faee4b30548062fdeb7c7880db6d3">More...</a><br /></td></tr>
<tr class="separator:ga4f9faee4b30548062fdeb7c7880db6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14c23f05ca6285c9d4e4d3afbb0917e4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga14c23f05ca6285c9d4e4d3afbb0917e4">DRV8305_setSpiHandle</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, <a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:ga14c23f05ca6285c9d4e4d3afbb0917e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the SPI handle in the DRV8305.  <a href="group___d_r_v8305.html#ga14c23f05ca6285c9d4e4d3afbb0917e4">More...</a><br /></td></tr>
<tr class="separator:ga14c23f05ca6285c9d4e4d3afbb0917e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a681b067416a7abf812fdcb796da1b8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga7a681b067416a7abf812fdcb796da1b8">DRV8305_setGpioHandle</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, <a class="el" href="group___g_p_i_o.html#ga4ce21aa843233d09532e2fe213122e45">GPIO_Handle</a> gpioHandle)</td></tr>
<tr class="memdesc:ga7a681b067416a7abf812fdcb796da1b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the GPIO handle in the DRV8305.  <a href="group___d_r_v8305.html#ga7a681b067416a7abf812fdcb796da1b8">More...</a><br /></td></tr>
<tr class="separator:ga7a681b067416a7abf812fdcb796da1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a76c7aa77218a9db9101e6bf02e5219"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga8a76c7aa77218a9db9101e6bf02e5219">DRV8305_setGpioNumber</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, <a class="el" href="group___g_p_i_o.html#ga6151b65c0d85ebb58fa6deab7bc27891">GPIO_Number_e</a> gpioNumber)</td></tr>
<tr class="memdesc:ga8a76c7aa77218a9db9101e6bf02e5219"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the GPIO number in the DRV8305.  <a href="group___d_r_v8305.html#ga8a76c7aa77218a9db9101e6bf02e5219">More...</a><br /></td></tr>
<tr class="separator:ga8a76c7aa77218a9db9101e6bf02e5219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ae0a09631a7f0f40dd5561a116236e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga25ae0a09631a7f0f40dd5561a116236e">DRV8305_setPeakSourCurHS</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#ga8c0c380cd95a311b472bc2d0e08ece72">DRV8305_CTRL05_PeakSourCurHS_e</a> level)</td></tr>
<tr class="memdesc:ga25ae0a09631a7f0f40dd5561a116236e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the high side gate drive peak source current level.  <a href="group___d_r_v8305.html#ga25ae0a09631a7f0f40dd5561a116236e">More...</a><br /></td></tr>
<tr class="separator:ga25ae0a09631a7f0f40dd5561a116236e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ed5ade90a66b41ee3f473b1fb404b1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga86ed5ade90a66b41ee3f473b1fb404b1">DRV8305_setPeakSinkCurHS</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#ga797b5bb11a281cf2d554a0bbf88edae1">DRV8305_CTRL05_PeakSinkCurHS_e</a> level)</td></tr>
<tr class="memdesc:ga86ed5ade90a66b41ee3f473b1fb404b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the high side gate drive peak sink current level.  <a href="group___d_r_v8305.html#ga86ed5ade90a66b41ee3f473b1fb404b1">More...</a><br /></td></tr>
<tr class="separator:ga86ed5ade90a66b41ee3f473b1fb404b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2849cf63e1e2d3741d2f3eedf89ac1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gabb2849cf63e1e2d3741d2f3eedf89ac1">DRV8305_setPeakSourTime</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#ga90d19ff91eb2154f44053efe9c5a2bc8">DRV8305_CTRL05_PeakSourTime_e</a> time)</td></tr>
<tr class="memdesc:gabb2849cf63e1e2d3741d2f3eedf89ac1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the high side and low side gate drive peak source time.  <a href="group___d_r_v8305.html#gabb2849cf63e1e2d3741d2f3eedf89ac1">More...</a><br /></td></tr>
<tr class="separator:gabb2849cf63e1e2d3741d2f3eedf89ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ccdddd789372e6c00c0cb51821ef0f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga51ccdddd789372e6c00c0cb51821ef0f">DRV8305_setPeakSourCurLS</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#ga260485c4b2489ee0003b98653cbf4f9c">DRV8305_CTRL06_PeakSourCurLS_e</a> level)</td></tr>
<tr class="memdesc:ga51ccdddd789372e6c00c0cb51821ef0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the the low side gate drive peak source current level.  <a href="group___d_r_v8305.html#ga51ccdddd789372e6c00c0cb51821ef0f">More...</a><br /></td></tr>
<tr class="separator:ga51ccdddd789372e6c00c0cb51821ef0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541b97f6ed45e9e87d26bde42014cc28"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga541b97f6ed45e9e87d26bde42014cc28">DRV8305_setPeakSinkCurLS</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#ga7b539d15e5a181639533c74e714937b2">DRV8305_CTRL06_PeakSinkCurLS_e</a> level)</td></tr>
<tr class="memdesc:ga541b97f6ed45e9e87d26bde42014cc28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the low side side gate drive peak sink current level.  <a href="group___d_r_v8305.html#ga541b97f6ed45e9e87d26bde42014cc28">More...</a><br /></td></tr>
<tr class="separator:ga541b97f6ed45e9e87d26bde42014cc28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga471c25d09e7eaa8064b08da825ab6537"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga471c25d09e7eaa8064b08da825ab6537">DRV8305_setPeakSinkTime</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#gac6f394a598593b7ae3361b77074e96c5">DRV8305_CTRL06_PeakSinkTime_e</a> time)</td></tr>
<tr class="memdesc:ga471c25d09e7eaa8064b08da825ab6537"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the high side and low side gate drive peak sink time.  <a href="group___d_r_v8305.html#ga471c25d09e7eaa8064b08da825ab6537">More...</a><br /></td></tr>
<tr class="separator:ga471c25d09e7eaa8064b08da825ab6537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b11c9445c03c505a02e956aac097add"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga8b11c9445c03c505a02e956aac097add">DRV8305_setVDSDeglitch</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#ga0d2b5ba93151e0a6cfe2ed16f9592bc6">DRV8305_CTRL07_VDSDeglitch_e</a> time)</td></tr>
<tr class="memdesc:ga8b11c9445c03c505a02e956aac097add"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the VDS sense deglitch time.  <a href="group___d_r_v8305.html#ga8b11c9445c03c505a02e956aac097add">More...</a><br /></td></tr>
<tr class="separator:ga8b11c9445c03c505a02e956aac097add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb8120ebd2db45d67ea34b372299c45"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga7cb8120ebd2db45d67ea34b372299c45">DRV8305_setVDSBlanking</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#gaf5ee1a7097990dfa0608f076937f1b54">DRV8305_CTRL07_VDSBlanking_e</a> time)</td></tr>
<tr class="memdesc:ga7cb8120ebd2db45d67ea34b372299c45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the VDS sense blanking time.  <a href="group___d_r_v8305.html#ga7cb8120ebd2db45d67ea34b372299c45">More...</a><br /></td></tr>
<tr class="separator:ga7cb8120ebd2db45d67ea34b372299c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef332e877face6bd8ca8ce6db2eea8a4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaef332e877face6bd8ca8ce6db2eea8a4">DRV8305_setDeadTime</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#ga98b7388030f07b226aa7d139728dd311">DRV8305_CTRL07_DeadTime_e</a> time)</td></tr>
<tr class="memdesc:gaef332e877face6bd8ca8ce6db2eea8a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the driver dead time.  <a href="group___d_r_v8305.html#gaef332e877face6bd8ca8ce6db2eea8a4">More...</a><br /></td></tr>
<tr class="separator:gaef332e877face6bd8ca8ce6db2eea8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0eaad2b7ceedf27475bab8a0fd74d0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga9a0eaad2b7ceedf27475bab8a0fd74d0">DRV8305_setPwmMode</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#gac7d612314ec45a7d34f92d7591c56c3d">DRV8305_CTRL07_PwmMode_e</a> mode)</td></tr>
<tr class="memdesc:ga9a0eaad2b7ceedf27475bab8a0fd74d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the driver PWM mode.  <a href="group___d_r_v8305.html#ga9a0eaad2b7ceedf27475bab8a0fd74d0">More...</a><br /></td></tr>
<tr class="separator:ga9a0eaad2b7ceedf27475bab8a0fd74d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46ac5fe75d16295e54e557cdef90e70b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga46ac5fe75d16295e54e557cdef90e70b">DRV8305_setCommOption</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#gaddb23fbd7795bd7e806a93be21de058c">DRV8305_CTRL07_CommOption_e</a> mode)</td></tr>
<tr class="memdesc:ga46ac5fe75d16295e54e557cdef90e70b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the driver commutation mode for 1PWM mode.  <a href="group___d_r_v8305.html#ga46ac5fe75d16295e54e557cdef90e70b">More...</a><br /></td></tr>
<tr class="separator:ga46ac5fe75d16295e54e557cdef90e70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacda603b39faf89b0b0d7e8557aa35ee4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gacda603b39faf89b0b0d7e8557aa35ee4">DRV8305_setWatchDelay</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#gad40a48fba2a1584871f638b4cc503ac9">DRV8305_CTRL09_WatchDelay_e</a> time)</td></tr>
<tr class="memdesc:gacda603b39faf89b0b0d7e8557aa35ee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the watchdog timer setting.  <a href="group___d_r_v8305.html#gacda603b39faf89b0b0d7e8557aa35ee4">More...</a><br /></td></tr>
<tr class="separator:gacda603b39faf89b0b0d7e8557aa35ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f9d0cb3cd4160e293a5530b0e2bb5c9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga6f9d0cb3cd4160e293a5530b0e2bb5c9">DRV8305_setCSGain1</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#gafd28f3b2709baf65e5b38254e2f0834a">DRV8305_CTRL0A_CSGain1_e</a> gain)</td></tr>
<tr class="memdesc:ga6f9d0cb3cd4160e293a5530b0e2bb5c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the gain of shunt amplifier 1.  <a href="group___d_r_v8305.html#ga6f9d0cb3cd4160e293a5530b0e2bb5c9">More...</a><br /></td></tr>
<tr class="separator:ga6f9d0cb3cd4160e293a5530b0e2bb5c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae33b7d986fdc8b02375d0c0618c9052d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gae33b7d986fdc8b02375d0c0618c9052d">DRV8305_setCSGain2</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#ga43920e15a9fabb3e8a745d1a240312c0">DRV8305_CTRL0A_CSGain2_e</a> gain)</td></tr>
<tr class="memdesc:gae33b7d986fdc8b02375d0c0618c9052d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the gain of shunt amplifier 2.  <a href="group___d_r_v8305.html#gae33b7d986fdc8b02375d0c0618c9052d">More...</a><br /></td></tr>
<tr class="separator:gae33b7d986fdc8b02375d0c0618c9052d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe80e1532fdca59bd48c979261faf1b2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gabe80e1532fdca59bd48c979261faf1b2">DRV8305_setCSGain3</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#ga942907e96497059a0a017e96b24f54df">DRV8305_CTRL0A_CSGain3_e</a> gain)</td></tr>
<tr class="memdesc:gabe80e1532fdca59bd48c979261faf1b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the gain of shunt amplifier 3.  <a href="group___d_r_v8305.html#gabe80e1532fdca59bd48c979261faf1b2">More...</a><br /></td></tr>
<tr class="separator:gabe80e1532fdca59bd48c979261faf1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9761b39be90655b6a7e336f17e8d1045"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga9761b39be90655b6a7e336f17e8d1045">DRV8305_setCSBlank</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#gab5173bea9bdd576c546f06bc7bc07ba2">DRV8305_CTRL0A_CSBlank_e</a> time)</td></tr>
<tr class="memdesc:ga9761b39be90655b6a7e336f17e8d1045"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the blanking time of the shunt amplifiers.  <a href="group___d_r_v8305.html#ga9761b39be90655b6a7e336f17e8d1045">More...</a><br /></td></tr>
<tr class="separator:ga9761b39be90655b6a7e336f17e8d1045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134b1355cc2c6a7d6a900c59d6256a54"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga134b1355cc2c6a7d6a900c59d6256a54">DRV8305_setDcCalMode</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#ga66ea0eed0455707d73e4aa069550263b">DRV8305_ShuntAmpNumber_e</a> ampNumber, const <a class="el" href="group___d_r_v8305.html#gad6152bc97ae209e57c0c09957eb3660f">DRV8305_CTRL0A_DcCalMode_e</a> mode)</td></tr>
<tr class="memdesc:ga134b1355cc2c6a7d6a900c59d6256a54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the DC calibration mode.  <a href="group___d_r_v8305.html#ga134b1355cc2c6a7d6a900c59d6256a54">More...</a><br /></td></tr>
<tr class="separator:ga134b1355cc2c6a7d6a900c59d6256a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24007cd6d7ee641f8f2df37afcc87858"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga24007cd6d7ee641f8f2df37afcc87858">DRV8305_setVregUvLevel</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#ga8dc2a82333163e8225ec394e4cdc8816">DRV8305_CTRL0B_VregUvLevel_e</a> level)</td></tr>
<tr class="memdesc:ga24007cd6d7ee641f8f2df37afcc87858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the under voltage level of VREF.  <a href="group___d_r_v8305.html#ga24007cd6d7ee641f8f2df37afcc87858">More...</a><br /></td></tr>
<tr class="separator:ga24007cd6d7ee641f8f2df37afcc87858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a3dd04779a36e579e808539097a48e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga27a3dd04779a36e579e808539097a48e">DRV8305_setSleepDelay</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#gad09a3ce20f6982dea9603bbaef94550c">DRV8305_CTRL0B_SleepDelay_e</a> time)</td></tr>
<tr class="memdesc:ga27a3dd04779a36e579e808539097a48e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the delay time to power down VREF after SLEEP.  <a href="group___d_r_v8305.html#ga27a3dd04779a36e579e808539097a48e">More...</a><br /></td></tr>
<tr class="separator:ga27a3dd04779a36e579e808539097a48e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e387498cb7072162bfae7f83ebca238"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga5e387498cb7072162bfae7f83ebca238">DRV8305_setVrefScaling</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#gae4014354501cede060f9cb82b2c418aa">DRV8305_CTRL0B_VrefScaling_e</a> mode)</td></tr>
<tr class="memdesc:ga5e387498cb7072162bfae7f83ebca238"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the VREF scaling factor.  <a href="group___d_r_v8305.html#ga5e387498cb7072162bfae7f83ebca238">More...</a><br /></td></tr>
<tr class="separator:ga5e387498cb7072162bfae7f83ebca238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae79a20b5f02948275b4c302e17b6aba"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaae79a20b5f02948275b4c302e17b6aba">DRV8305_setVDSMode</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#ga623ed21d567de671e24375839efc419d">DRV8305_CTRL0C_VDSMode_e</a> mode)</td></tr>
<tr class="memdesc:gaae79a20b5f02948275b4c302e17b6aba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the VDS protection mode.  <a href="group___d_r_v8305.html#gaae79a20b5f02948275b4c302e17b6aba">More...</a><br /></td></tr>
<tr class="separator:gaae79a20b5f02948275b4c302e17b6aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga555253f85919fb817a53dd50dee593df"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga555253f85919fb817a53dd50dee593df">DRV8305_setVDSLevel</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#ga2bc18f30557d66688ed36c2af7b31961">DRV8305_CTRL0C_VDSLevel_e</a> level)</td></tr>
<tr class="memdesc:ga555253f85919fb817a53dd50dee593df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the VDS OC level.  <a href="group___d_r_v8305.html#ga555253f85919fb817a53dd50dee593df">More...</a><br /></td></tr>
<tr class="separator:ga555253f85919fb817a53dd50dee593df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454192d9ba67b1c9448bfb082daa4890"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga454192d9ba67b1c9448bfb082daa4890">DRV8305_isFault</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:ga454192d9ba67b1c9448bfb082daa4890"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines if DRV8305 fault has occurred.  <a href="group___d_r_v8305.html#ga454192d9ba67b1c9448bfb082daa4890">More...</a><br /></td></tr>
<tr class="separator:ga454192d9ba67b1c9448bfb082daa4890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284b64c371a30d245c8c22aa94ca6211"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga284b64c371a30d245c8c22aa94ca6211">DRV8305_reset</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:ga284b64c371a30d245c8c22aa94ca6211"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the DRV8305.  <a href="group___d_r_v8305.html#ga284b64c371a30d245c8c22aa94ca6211">More...</a><br /></td></tr>
<tr class="separator:ga284b64c371a30d245c8c22aa94ca6211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6220feb6370e548447e4e6fb047b623d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga6220feb6370e548447e4e6fb047b623d">DRV8305_resetEnableTimeout</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:ga6220feb6370e548447e4e6fb047b623d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the enable timeout flag.  <a href="group___d_r_v8305.html#ga6220feb6370e548447e4e6fb047b623d">More...</a><br /></td></tr>
<tr class="separator:ga6220feb6370e548447e4e6fb047b623d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4452db457a48192ee8103a5715e6bd59"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga4452db457a48192ee8103a5715e6bd59">DRV8305_resetRxTimeout</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle)</td></tr>
<tr class="memdesc:ga4452db457a48192ee8103a5715e6bd59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the RX fifo timeout flag.  <a href="group___d_r_v8305.html#ga4452db457a48192ee8103a5715e6bd59">More...</a><br /></td></tr>
<tr class="separator:ga4452db457a48192ee8103a5715e6bd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e5249fde35d2c76bdcf94b7b9c72a4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga09e5249fde35d2c76bdcf94b7b9c72a4">DRV8305_setupSpi</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, <a class="el" href="group___d_r_v8305.html#ga816289bed93165630d8a239ccbb21f63">DRV_SPI_8305_Vars_t</a> *Spi_8305_Vars)</td></tr>
<tr class="memdesc:ga09e5249fde35d2c76bdcf94b7b9c72a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the interface to all 8305 SPI variables.  <a href="group___d_r_v8305.html#ga09e5249fde35d2c76bdcf94b7b9c72a4">More...</a><br /></td></tr>
<tr class="separator:ga09e5249fde35d2c76bdcf94b7b9c72a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a39a17bcc8f1e14a62c7ad431403626"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga2a39a17bcc8f1e14a62c7ad431403626">DRV8305_readSpi</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#ga91ff2a0342b9279ac74ab0373e975c9c">DRV8305_Address_e</a> regAddr)</td></tr>
<tr class="memdesc:ga2a39a17bcc8f1e14a62c7ad431403626"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads data from the DRV8305 register.  <a href="group___d_r_v8305.html#ga2a39a17bcc8f1e14a62c7ad431403626">More...</a><br /></td></tr>
<tr class="separator:ga2a39a17bcc8f1e14a62c7ad431403626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f822b3e31c874e80f26f8a0457eee2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga01f822b3e31c874e80f26f8a0457eee2">DRV8305_writeSpi</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, const <a class="el" href="group___d_r_v8305.html#ga91ff2a0342b9279ac74ab0373e975c9c">DRV8305_Address_e</a> regAddr, const uint16_t data)</td></tr>
<tr class="memdesc:ga01f822b3e31c874e80f26f8a0457eee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data to the DRV8305 register.  <a href="group___d_r_v8305.html#ga01f822b3e31c874e80f26f8a0457eee2">More...</a><br /></td></tr>
<tr class="separator:ga01f822b3e31c874e80f26f8a0457eee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c2cc25d15a6d54d79168db45100e35"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#ga94c2cc25d15a6d54d79168db45100e35">DRV8305_writeData</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, <a class="el" href="group___d_r_v8305.html#ga816289bed93165630d8a239ccbb21f63">DRV_SPI_8305_Vars_t</a> *Spi_8305_Vars)</td></tr>
<tr class="memdesc:ga94c2cc25d15a6d54d79168db45100e35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to the DRV8305 SPI registers.  <a href="group___d_r_v8305.html#ga94c2cc25d15a6d54d79168db45100e35">More...</a><br /></td></tr>
<tr class="separator:ga94c2cc25d15a6d54d79168db45100e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba753e7e2fec38b8bdd83d81b9fdd282"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_r_v8305.html#gaba753e7e2fec38b8bdd83d81b9fdd282">DRV8305_readData</a> (<a class="el" href="group___d_r_v8305.html#ga17210b6480fd97f47c79599901d0bb7e">DRV8305_Handle</a> handle, <a class="el" href="group___d_r_v8305.html#ga816289bed93165630d8a239ccbb21f63">DRV_SPI_8305_Vars_t</a> *Spi_8305_Vars)</td></tr>
<tr class="memdesc:gaba753e7e2fec38b8bdd83d81b9fdd282"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read from the DRV8305 SPI registers.  <a href="group___d_r_v8305.html#gaba753e7e2fec38b8bdd83d81b9fdd282">More...</a><br /></td></tr>
<tr class="separator:gaba753e7e2fec38b8bdd83d81b9fdd282"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Contains public interface to various functions related to the DRV8305 object. </p>
<p>(C) Copyright 2015, Texas Instruments, Inc. </p>

<p>Definition in file <a class="el" href="drv8305_8h_source.html">drv8305.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Sep 8 2015 14:14:54 for MotorWare f2802x Driver API Documentation by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
