--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 261426 paths analyzed, 1515 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.446ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_1 (SLICE_X12Y22.G2), 8863 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/alien_boss_y_reg_2 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.446ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/alien_boss_y_reg_2 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.567   graph_unit/alien_boss_y_reg<3>
                                                       graph_unit/alien_boss_y_reg_2
    SLICE_X10Y1.F2       net (fanout=14)       1.802   graph_unit/alien_boss_y_reg<2>
    SLICE_X10Y1.X        Tilo                  0.660   graph_unit/Msub_rom_addr_alien_boss_cy<1>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X9Y1.G2        net (fanout=2)        0.400   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X9Y1.Y         Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00004
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X6Y0.F1        net (fanout=11)       1.504   graph_unit/rom_addr_alien_boss<2>
    SLICE_X6Y0.X         Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00009
                                                       graph_unit/Mrom_rom_data_alien_boss_rom00009
    SLICE_X6Y2.G1        net (fanout=1)        0.358   graph_unit/Mrom_rom_data_alien_boss_rom00009
    SLICE_X6Y2.X         Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y9.F2        net (fanout=1)        1.138   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y9.X         Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X3Y11.F4       net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X3Y11.X        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X12Y25.F2      net (fanout=5)        1.747   graph_unit/rd_alien_boss_on
    SLICE_X12Y25.X       Tilo                  0.660   N250
                                                       rgb_next<1>19_SW0
    SLICE_X14Y22.G3      net (fanout=1)        0.300   N250
    SLICE_X14Y22.Y       Tilo                  0.660   rgb_next<1>41
                                                       rgb_next<1>19
    SLICE_X14Y22.F4      net (fanout=1)        0.020   rgb_next<1>19/O
    SLICE_X14Y22.X       Tilo                  0.660   rgb_next<1>41
                                                       rgb_next<1>41
    SLICE_X12Y22.G2      net (fanout=1)        0.377   rgb_next<1>41
    SLICE_X12Y22.CLK     Tgck                  0.776   rgb_reg<2>
                                                       rgb_next<1>63
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     15.446ns (7.527ns logic, 7.919ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/alien_boss_y_reg_2 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.363ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/alien_boss_y_reg_2 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.567   graph_unit/alien_boss_y_reg<3>
                                                       graph_unit/alien_boss_y_reg_2
    SLICE_X10Y1.F2       net (fanout=14)       1.802   graph_unit/alien_boss_y_reg<2>
    SLICE_X10Y1.X        Tilo                  0.660   graph_unit/Msub_rom_addr_alien_boss_cy<1>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X9Y1.G2        net (fanout=2)        0.400   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X9Y1.Y         Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00004
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X6Y1.G1        net (fanout=11)       1.509   graph_unit/rom_addr_alien_boss<2>
    SLICE_X6Y1.Y         Tilo                  0.660   N114
                                                       graph_unit/Mrom_rom_data_alien_boss_rom000081
    SLICE_X6Y2.G3        net (fanout=1)        0.270   graph_unit/Mrom_rom_data_alien_boss_rom00008
    SLICE_X6Y2.X         Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y9.F2        net (fanout=1)        1.138   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y9.X         Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X3Y11.F4       net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X3Y11.X        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X12Y25.F2      net (fanout=5)        1.747   graph_unit/rd_alien_boss_on
    SLICE_X12Y25.X       Tilo                  0.660   N250
                                                       rgb_next<1>19_SW0
    SLICE_X14Y22.G3      net (fanout=1)        0.300   N250
    SLICE_X14Y22.Y       Tilo                  0.660   rgb_next<1>41
                                                       rgb_next<1>19
    SLICE_X14Y22.F4      net (fanout=1)        0.020   rgb_next<1>19/O
    SLICE_X14Y22.X       Tilo                  0.660   rgb_next<1>41
                                                       rgb_next<1>41
    SLICE_X12Y22.G2      net (fanout=1)        0.377   rgb_next<1>41
    SLICE_X12Y22.CLK     Tgck                  0.776   rgb_reg<2>
                                                       rgb_next<1>63
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     15.363ns (7.527ns logic, 7.836ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/alien_boss_y_reg_2 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.304ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/alien_boss_y_reg_2 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.567   graph_unit/alien_boss_y_reg<3>
                                                       graph_unit/alien_boss_y_reg_2
    SLICE_X10Y1.F2       net (fanout=14)       1.802   graph_unit/alien_boss_y_reg<2>
    SLICE_X10Y1.X        Tilo                  0.660   graph_unit/Msub_rom_addr_alien_boss_cy<1>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X9Y1.G2        net (fanout=2)        0.400   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X9Y1.Y         Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00004
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X7Y1.F4        net (fanout=11)       1.421   graph_unit/rom_addr_alien_boss<2>
    SLICE_X7Y1.X         Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom000010
                                                       graph_unit/Mrom_rom_data_alien_boss_rom0000101
    SLICE_X6Y2.F2        net (fanout=1)        0.347   graph_unit/Mrom_rom_data_alien_boss_rom000010
    SLICE_X6Y2.X         Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y9.F2        net (fanout=1)        1.138   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y9.X         Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X3Y11.F4       net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X3Y11.X        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X12Y25.F2      net (fanout=5)        1.747   graph_unit/rd_alien_boss_on
    SLICE_X12Y25.X       Tilo                  0.660   N250
                                                       rgb_next<1>19_SW0
    SLICE_X14Y22.G3      net (fanout=1)        0.300   N250
    SLICE_X14Y22.Y       Tilo                  0.660   rgb_next<1>41
                                                       rgb_next<1>19
    SLICE_X14Y22.F4      net (fanout=1)        0.020   rgb_next<1>19/O
    SLICE_X14Y22.X       Tilo                  0.660   rgb_next<1>41
                                                       rgb_next<1>41
    SLICE_X12Y22.G2      net (fanout=1)        0.377   rgb_next<1>41
    SLICE_X12Y22.CLK     Tgck                  0.776   rgb_reg<2>
                                                       rgb_next<1>63
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     15.304ns (7.479ns logic, 7.825ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_x_reg_3 (SLICE_X17Y25.F1), 2949 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/alien_boss_y_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.346ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/alien_boss_y_reg_2 to graph_unit/ship_x_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.567   graph_unit/alien_boss_y_reg<3>
                                                       graph_unit/alien_boss_y_reg_2
    SLICE_X10Y1.F2       net (fanout=14)       1.802   graph_unit/alien_boss_y_reg<2>
    SLICE_X10Y1.X        Tilo                  0.660   graph_unit/Msub_rom_addr_alien_boss_cy<1>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X9Y1.G2        net (fanout=2)        0.400   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X9Y1.Y         Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00004
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X6Y0.F1        net (fanout=11)       1.504   graph_unit/rom_addr_alien_boss<2>
    SLICE_X6Y0.X         Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00009
                                                       graph_unit/Mrom_rom_data_alien_boss_rom00009
    SLICE_X6Y2.G1        net (fanout=1)        0.358   graph_unit/Mrom_rom_data_alien_boss_rom00009
    SLICE_X6Y2.X         Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y9.F2        net (fanout=1)        1.138   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y9.X         Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X3Y11.F4       net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X3Y11.X        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y24.G2      net (fanout=5)        1.500   graph_unit/rd_alien_boss_on
    SLICE_X16Y24.Y       Tilo                  0.660   graph_unit/N38
                                                       graph_unit/ship_x_reg_or0001
    SLICE_X16Y27.G1      net (fanout=13)       0.396   graph_unit/ship_x_reg_or0001
    SLICE_X16Y27.Y       Tilo                  0.660   graph_unit/N127
                                                       graph_unit/ship_x_reg_mux0000<5>14
    SLICE_X16Y27.F3      net (fanout=6)        0.072   graph_unit/N32
    SLICE_X16Y27.X       Tilo                  0.660   graph_unit/N127
                                                       graph_unit/ship_x_reg_mux0000<0>31
    SLICE_X17Y25.F1      net (fanout=3)        0.424   graph_unit/N127
    SLICE_X17Y25.CLK     Tfck                  0.728   graph_unit/ship_x_reg<3>
                                                       graph_unit/ship_x_reg_mux0000<6>10
                                                       graph_unit/ship_x_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     15.346ns (7.479ns logic, 7.867ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/alien_boss_y_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.263ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/alien_boss_y_reg_2 to graph_unit/ship_x_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.567   graph_unit/alien_boss_y_reg<3>
                                                       graph_unit/alien_boss_y_reg_2
    SLICE_X10Y1.F2       net (fanout=14)       1.802   graph_unit/alien_boss_y_reg<2>
    SLICE_X10Y1.X        Tilo                  0.660   graph_unit/Msub_rom_addr_alien_boss_cy<1>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X9Y1.G2        net (fanout=2)        0.400   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X9Y1.Y         Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00004
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X6Y1.G1        net (fanout=11)       1.509   graph_unit/rom_addr_alien_boss<2>
    SLICE_X6Y1.Y         Tilo                  0.660   N114
                                                       graph_unit/Mrom_rom_data_alien_boss_rom000081
    SLICE_X6Y2.G3        net (fanout=1)        0.270   graph_unit/Mrom_rom_data_alien_boss_rom00008
    SLICE_X6Y2.X         Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y9.F2        net (fanout=1)        1.138   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y9.X         Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X3Y11.F4       net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X3Y11.X        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y24.G2      net (fanout=5)        1.500   graph_unit/rd_alien_boss_on
    SLICE_X16Y24.Y       Tilo                  0.660   graph_unit/N38
                                                       graph_unit/ship_x_reg_or0001
    SLICE_X16Y27.G1      net (fanout=13)       0.396   graph_unit/ship_x_reg_or0001
    SLICE_X16Y27.Y       Tilo                  0.660   graph_unit/N127
                                                       graph_unit/ship_x_reg_mux0000<5>14
    SLICE_X16Y27.F3      net (fanout=6)        0.072   graph_unit/N32
    SLICE_X16Y27.X       Tilo                  0.660   graph_unit/N127
                                                       graph_unit/ship_x_reg_mux0000<0>31
    SLICE_X17Y25.F1      net (fanout=3)        0.424   graph_unit/N127
    SLICE_X17Y25.CLK     Tfck                  0.728   graph_unit/ship_x_reg<3>
                                                       graph_unit/ship_x_reg_mux0000<6>10
                                                       graph_unit/ship_x_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     15.263ns (7.479ns logic, 7.784ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/alien_boss_y_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.204ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/alien_boss_y_reg_2 to graph_unit/ship_x_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.567   graph_unit/alien_boss_y_reg<3>
                                                       graph_unit/alien_boss_y_reg_2
    SLICE_X10Y1.F2       net (fanout=14)       1.802   graph_unit/alien_boss_y_reg<2>
    SLICE_X10Y1.X        Tilo                  0.660   graph_unit/Msub_rom_addr_alien_boss_cy<1>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X9Y1.G2        net (fanout=2)        0.400   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X9Y1.Y         Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00004
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X7Y1.F4        net (fanout=11)       1.421   graph_unit/rom_addr_alien_boss<2>
    SLICE_X7Y1.X         Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom000010
                                                       graph_unit/Mrom_rom_data_alien_boss_rom0000101
    SLICE_X6Y2.F2        net (fanout=1)        0.347   graph_unit/Mrom_rom_data_alien_boss_rom000010
    SLICE_X6Y2.X         Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y9.F2        net (fanout=1)        1.138   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y9.X         Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X3Y11.F4       net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X3Y11.X        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y24.G2      net (fanout=5)        1.500   graph_unit/rd_alien_boss_on
    SLICE_X16Y24.Y       Tilo                  0.660   graph_unit/N38
                                                       graph_unit/ship_x_reg_or0001
    SLICE_X16Y27.G1      net (fanout=13)       0.396   graph_unit/ship_x_reg_or0001
    SLICE_X16Y27.Y       Tilo                  0.660   graph_unit/N127
                                                       graph_unit/ship_x_reg_mux0000<5>14
    SLICE_X16Y27.F3      net (fanout=6)        0.072   graph_unit/N32
    SLICE_X16Y27.X       Tilo                  0.660   graph_unit/N127
                                                       graph_unit/ship_x_reg_mux0000<0>31
    SLICE_X17Y25.F1      net (fanout=3)        0.424   graph_unit/N127
    SLICE_X17Y25.CLK     Tfck                  0.728   graph_unit/ship_x_reg<3>
                                                       graph_unit/ship_x_reg_mux0000<6>10
                                                       graph_unit/ship_x_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     15.204ns (7.431ns logic, 7.773ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_x_reg_3 (SLICE_X17Y25.F4), 5883 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/alien_boss_y_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.312ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/alien_boss_y_reg_2 to graph_unit/ship_x_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.567   graph_unit/alien_boss_y_reg<3>
                                                       graph_unit/alien_boss_y_reg_2
    SLICE_X10Y1.F2       net (fanout=14)       1.802   graph_unit/alien_boss_y_reg<2>
    SLICE_X10Y1.X        Tilo                  0.660   graph_unit/Msub_rom_addr_alien_boss_cy<1>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X9Y1.G2        net (fanout=2)        0.400   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X9Y1.Y         Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00004
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X6Y0.F1        net (fanout=11)       1.504   graph_unit/rom_addr_alien_boss<2>
    SLICE_X6Y0.X         Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00009
                                                       graph_unit/Mrom_rom_data_alien_boss_rom00009
    SLICE_X6Y2.G1        net (fanout=1)        0.358   graph_unit/Mrom_rom_data_alien_boss_rom00009
    SLICE_X6Y2.X         Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y9.F2        net (fanout=1)        1.138   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y9.X         Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X3Y11.F4       net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X3Y11.X        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y24.G2      net (fanout=5)        1.500   graph_unit/rd_alien_boss_on
    SLICE_X16Y24.Y       Tilo                  0.660   graph_unit/N38
                                                       graph_unit/ship_x_reg_or0001
    SLICE_X16Y27.G1      net (fanout=13)       0.396   graph_unit/ship_x_reg_or0001
    SLICE_X16Y27.Y       Tilo                  0.660   graph_unit/N127
                                                       graph_unit/ship_x_reg_mux0000<5>14
    SLICE_X17Y25.G2      net (fanout=6)        0.490   graph_unit/N32
    SLICE_X17Y25.Y       Tilo                  0.612   graph_unit/ship_x_reg<3>
                                                       graph_unit/ship_x_reg_mux0000<6>6
    SLICE_X17Y25.F4      net (fanout=1)        0.020   graph_unit/ship_x_reg_mux0000<6>6/O
    SLICE_X17Y25.CLK     Tfck                  0.728   graph_unit/ship_x_reg<3>
                                                       graph_unit/ship_x_reg_mux0000<6>10
                                                       graph_unit/ship_x_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     15.312ns (7.431ns logic, 7.881ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/alien_boss_y_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.229ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/alien_boss_y_reg_2 to graph_unit/ship_x_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.567   graph_unit/alien_boss_y_reg<3>
                                                       graph_unit/alien_boss_y_reg_2
    SLICE_X10Y1.F2       net (fanout=14)       1.802   graph_unit/alien_boss_y_reg<2>
    SLICE_X10Y1.X        Tilo                  0.660   graph_unit/Msub_rom_addr_alien_boss_cy<1>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X9Y1.G2        net (fanout=2)        0.400   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X9Y1.Y         Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00004
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X6Y1.G1        net (fanout=11)       1.509   graph_unit/rom_addr_alien_boss<2>
    SLICE_X6Y1.Y         Tilo                  0.660   N114
                                                       graph_unit/Mrom_rom_data_alien_boss_rom000081
    SLICE_X6Y2.G3        net (fanout=1)        0.270   graph_unit/Mrom_rom_data_alien_boss_rom00008
    SLICE_X6Y2.X         Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y9.F2        net (fanout=1)        1.138   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y9.X         Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X3Y11.F4       net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X3Y11.X        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y24.G2      net (fanout=5)        1.500   graph_unit/rd_alien_boss_on
    SLICE_X16Y24.Y       Tilo                  0.660   graph_unit/N38
                                                       graph_unit/ship_x_reg_or0001
    SLICE_X16Y27.G1      net (fanout=13)       0.396   graph_unit/ship_x_reg_or0001
    SLICE_X16Y27.Y       Tilo                  0.660   graph_unit/N127
                                                       graph_unit/ship_x_reg_mux0000<5>14
    SLICE_X17Y25.G2      net (fanout=6)        0.490   graph_unit/N32
    SLICE_X17Y25.Y       Tilo                  0.612   graph_unit/ship_x_reg<3>
                                                       graph_unit/ship_x_reg_mux0000<6>6
    SLICE_X17Y25.F4      net (fanout=1)        0.020   graph_unit/ship_x_reg_mux0000<6>6/O
    SLICE_X17Y25.CLK     Tfck                  0.728   graph_unit/ship_x_reg<3>
                                                       graph_unit/ship_x_reg_mux0000<6>10
                                                       graph_unit/ship_x_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     15.229ns (7.431ns logic, 7.798ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/alien_boss_y_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.170ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/alien_boss_y_reg_2 to graph_unit/ship_x_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.567   graph_unit/alien_boss_y_reg<3>
                                                       graph_unit/alien_boss_y_reg_2
    SLICE_X10Y1.F2       net (fanout=14)       1.802   graph_unit/alien_boss_y_reg<2>
    SLICE_X10Y1.X        Tilo                  0.660   graph_unit/Msub_rom_addr_alien_boss_cy<1>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X9Y1.G2        net (fanout=2)        0.400   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X9Y1.Y         Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00004
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X7Y1.F4        net (fanout=11)       1.421   graph_unit/rom_addr_alien_boss<2>
    SLICE_X7Y1.X         Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom000010
                                                       graph_unit/Mrom_rom_data_alien_boss_rom0000101
    SLICE_X6Y2.F2        net (fanout=1)        0.347   graph_unit/Mrom_rom_data_alien_boss_rom000010
    SLICE_X6Y2.X         Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_6_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y9.F2        net (fanout=1)        1.138   graph_unit/Mmux_rom_bit_alien_boss_6_f5
    SLICE_X2Y9.X         Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_3
                                                       graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X3Y11.F4       net (fanout=1)        0.273   graph_unit/Mmux_rom_bit_alien_boss_3
    SLICE_X3Y11.X        Tilo                  0.612   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X16Y24.G2      net (fanout=5)        1.500   graph_unit/rd_alien_boss_on
    SLICE_X16Y24.Y       Tilo                  0.660   graph_unit/N38
                                                       graph_unit/ship_x_reg_or0001
    SLICE_X16Y27.G1      net (fanout=13)       0.396   graph_unit/ship_x_reg_or0001
    SLICE_X16Y27.Y       Tilo                  0.660   graph_unit/N127
                                                       graph_unit/ship_x_reg_mux0000<5>14
    SLICE_X17Y25.G2      net (fanout=6)        0.490   graph_unit/N32
    SLICE_X17Y25.Y       Tilo                  0.612   graph_unit/ship_x_reg<3>
                                                       graph_unit/ship_x_reg_mux0000<6>6
    SLICE_X17Y25.F4      net (fanout=1)        0.020   graph_unit/ship_x_reg_mux0000<6>6/O
    SLICE_X17Y25.CLK     Tfck                  0.728   graph_unit/ship_x_reg<3>
                                                       graph_unit/ship_x_reg_mux0000<6>10
                                                       graph_unit/ship_x_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     15.170ns (7.383ns logic, 7.787ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_5 (SLICE_X11Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_5 (FF)
  Destination:          keyboard_unit/ps2_code_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_5 to keyboard_unit/ps2_code_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.XQ      Tcko                  0.411   keyboard_unit/ps2_code_next<5>
                                                       keyboard_unit/ps2_code_next_5
    SLICE_X11Y43.BX      net (fanout=1)        0.317   keyboard_unit/ps2_code_next<5>
    SLICE_X11Y43.CLK     Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<5>
                                                       keyboard_unit/ps2_code_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.491ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_4 (SLICE_X11Y43.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_4 (FF)
  Destination:          keyboard_unit/ps2_code_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_4 to keyboard_unit/ps2_code_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.YQ      Tcko                  0.409   keyboard_unit/ps2_code_next<5>
                                                       keyboard_unit/ps2_code_next_4
    SLICE_X11Y43.BY      net (fanout=1)        0.330   keyboard_unit/ps2_code_next<4>
    SLICE_X11Y43.CLK     Tckdi       (-Th)    -0.117   keyboard_unit/ps2_code_reg<5>
                                                       keyboard_unit/ps2_code_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.526ns logic, 0.330ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/debounce_ps2_data/flipflops_1 (SLICE_X0Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.903ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/debounce_ps2_data/flipflops_0 (FF)
  Destination:          keyboard_unit/debounce_ps2_data/flipflops_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.903ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/debounce_ps2_data/flipflops_0 to keyboard_unit/debounce_ps2_data/flipflops_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y32.YQ       Tcko                  0.454   keyboard_unit/debounce_ps2_data/flipflops<1>
                                                       keyboard_unit/debounce_ps2_data/flipflops_0
    SLICE_X0Y32.BX       net (fanout=3)        0.333   keyboard_unit/debounce_ps2_data/flipflops<0>
    SLICE_X0Y32.CLK      Tckdi       (-Th)    -0.116   keyboard_unit/debounce_ps2_data/flipflops<1>
                                                       keyboard_unit/debounce_ps2_data/flipflops_1
    -------------------------------------------------  ---------------------------
    Total                                      0.903ns (0.570ns logic, 0.333ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: counter_unit/dig0_reg<3>/SR
  Logical resource: counter_unit/dig0_reg_3/SR
  Location pin: SLICE_X8Y2.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: counter_unit/dig0_reg<3>/SR
  Logical resource: counter_unit/dig0_reg_3/SR
  Location pin: SLICE_X8Y2.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: counter_unit/dig0_reg<1>/SR
  Logical resource: counter_unit/dig0_reg_1/SR
  Location pin: SLICE_X8Y3.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   15.446|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 261426 paths, 0 nets, and 5669 connections

Design statistics:
   Minimum period:  15.446ns{1}   (Maximum frequency:  64.742MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 23 22:18:58 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 359 MB



