;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB 401, <-1
	ADD 12, @10
	CMP 240, @0
	SUB 0, @2
	SUB 0, @2
	ADD 10, 0
	SUB #272, @200
	DJN 721, 0
	SUB @121, 103
	SUB @124, 106
	SUB 30, -200
	SUB @127, @105
	SUB #172, @201
	SUB #-112, @200
	ADD #270, <0
	SPL 0, <332
	SUB 401, <-1
	SUB 300, 0
	SUB 210, @0
	CMP 3, 500
	SUB 30, @69
	MOV #-7, -20
	SPL 0, <332
	DAT <-7, #-20
	SUB 30, -200
	SUB @121, @103
	SUB 121, 101
	SUB @121, @103
	SUB #12, @0
	ADD 62, @-10
	SUB 30, -200
	ADD 62, @-10
	ADD @-3, 0
	SPL 621, #109
	CMP -207, <-120
	MOV #172, @200
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SUB @-3, 0
	ADD @-127, 100
	ADD @-127, 100
	SUB @-3, 0
	SUB @-3, 0
	SUB @-3, 0
	CMP -207, <-120
	CMP -207, <-120
