<profile>

<section name = "Vitis HLS Report for 'sss_corr'" level="0">
<item name = "Date">Thu Jun  2 15:34:42 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu28dr-ffvg1517-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">16.00 ns, 21.088 ns, 4.32 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">476, 91869, 10.038 us, 1.937 ms, 477, 91870, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_get_sss_id_fu_298">get_sss_id, 1, 91394, 21.088 ns, 1.927 ms, 1, 91394, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_13_1">128, 128, 1, 1, 1, 128, yes</column>
<column name="- VITIS_LOOP_164_1">342, 342, 9, 2, 1, 168, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 222, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">242, 8, 3326, 8073, -</column>
<column name="Memory">4, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 291, -</column>
<column name="Register">-, -, 704, 32, -</column>
<specialColumn name="Available">2160, 4272, 850560, 425280, 80</specialColumn>
<specialColumn name="Utilization (%)">11, ~0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_r_s_axi_U">control_r_s_axi, 0, 0, 170, 296, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 36, 40, 0</column>
<column name="grp_get_sss_id_fu_298">get_sss_id, 240, 8, 2608, 7157, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 512, 580, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="IN_real_U">IN_real, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="IN_imag_U">IN_real, 1, 0, 0, 0, 128, 32, 1, 4096</column>
<column name="OUT_1_U">OUT_1, 1, 0, 0, 0, 168, 32, 1, 5376</column>
<column name="OUT_2_U">OUT_1, 1, 0, 0, 0, 168, 32, 1, 5376</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln13_fu_325_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln164_fu_385_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln166_fu_407_p2">+, 0, 0, 70, 63, 63</column>
<column name="add_ln167_fu_422_p2">+, 0, 0, 70, 63, 63</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp1_stage1_iter3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_507">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_568">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_830">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_834">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln13_fu_331_p2">icmp, 0, 0, 11, 8, 9</column>
<column name="icmp_ln164_fu_391_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="ap_block_pp1_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="IN_I_TDATA_blk_n">9, 2, 1, 2</column>
<column name="IN_R_TDATA_blk_n">9, 2, 1, 2</column>
<column name="IN_imag_address0">14, 3, 7, 21</column>
<column name="IN_imag_ce0">14, 3, 1, 3</column>
<column name="IN_real_address0">14, 3, 7, 21</column>
<column name="IN_real_ce0">14, 3, 1, 3</column>
<column name="OUT_1_address0">14, 3, 8, 24</column>
<column name="OUT_1_ce0">14, 3, 1, 3</column>
<column name="OUT_1_we0">9, 2, 1, 2</column>
<column name="OUT_2_address0">14, 3, 8, 24</column>
<column name="OUT_2_ce0">14, 3, 1, 3</column>
<column name="OUT_2_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">43, 8, 1, 8</column>
<column name="ap_enable_reg_pp1_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_1_phi_fu_291_p4">9, 2, 8, 16</column>
<column name="gmem_AWADDR">14, 3, 64, 192</column>
<column name="gmem_WDATA">14, 3, 32, 96</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="i_1_reg_287">9, 2, 8, 16</column>
<column name="i_reg_276">9, 2, 8, 16</column>
<column name="pss_id_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="OUT1_read_reg_450">64, 0, 64, 0</column>
<column name="OUT2_read_reg_445">64, 0, 64, 0</column>
<column name="OUT_1_load_reg_519">32, 0, 32, 0</column>
<column name="OUT_2_load_reg_524">32, 0, 32, 0</column>
<column name="add_ln164_reg_488">8, 0, 8, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter4">1, 0, 1, 0</column>
<column name="gmem_addr_1_reg_513">64, 0, 64, 0</column>
<column name="gmem_addr_reg_502">64, 0, 64, 0</column>
<column name="grp_get_sss_id_fu_298_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_reg_287">8, 0, 8, 0</column>
<column name="i_reg_276">8, 0, 8, 0</column>
<column name="icmp_ln164_reg_493">1, 0, 1, 0</column>
<column name="sext_ln164_1_reg_483">63, 0, 63, 0</column>
<column name="sext_ln164_reg_478">63, 0, 63, 0</column>
<column name="temp_data_reg_455">32, 0, 32, 0</column>
<column name="trunc_ln164_1_reg_473">62, 0, 62, 0</column>
<column name="trunc_ln_reg_468">62, 0, 62, 0</column>
<column name="icmp_ln164_reg_493">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_r_AWVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWADDR">in, 6, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WDATA">in, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WSTRB">in, 4, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARADDR">in, 6, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RDATA">out, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RRESP">out, 2, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BRESP">out, 2, s_axi, control_r, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sss_corr, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sss_corr, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, sss_corr, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="IN_R_TDATA">in, 32, axis, IN_R_V_data_V, pointer</column>
<column name="IN_R_TVALID">in, 1, axis, IN_R_V_last_V, pointer</column>
<column name="IN_R_TREADY">out, 1, axis, IN_R_V_last_V, pointer</column>
<column name="IN_R_TLAST">in, 1, axis, IN_R_V_last_V, pointer</column>
<column name="IN_R_TKEEP">in, 4, axis, IN_R_V_keep_V, pointer</column>
<column name="IN_R_TSTRB">in, 4, axis, IN_R_V_strb_V, pointer</column>
<column name="IN_I_TDATA">in, 32, axis, IN_I_V_data_V, pointer</column>
<column name="IN_I_TVALID">in, 1, axis, IN_I_V_last_V, pointer</column>
<column name="IN_I_TREADY">out, 1, axis, IN_I_V_last_V, pointer</column>
<column name="IN_I_TLAST">in, 1, axis, IN_I_V_last_V, pointer</column>
<column name="IN_I_TKEEP">in, 4, axis, IN_I_V_keep_V, pointer</column>
<column name="IN_I_TSTRB">in, 4, axis, IN_I_V_strb_V, pointer</column>
<column name="pss_id_TDATA">in, 32, axis, pss_id_V_data_V, pointer</column>
<column name="pss_id_TVALID">in, 1, axis, pss_id_V_last_V, pointer</column>
<column name="pss_id_TREADY">out, 1, axis, pss_id_V_last_V, pointer</column>
<column name="pss_id_TLAST">in, 1, axis, pss_id_V_last_V, pointer</column>
<column name="pss_id_TKEEP">in, 4, axis, pss_id_V_keep_V, pointer</column>
<column name="pss_id_TSTRB">in, 4, axis, pss_id_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
