INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:09:25 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 buffer43/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Destination:            buffer34/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.700ns  (clk rise@13.700ns - clk rise@0.000ns)
  Data Path Delay:        7.317ns  (logic 1.288ns (17.603%)  route 6.029ns (82.397%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.183 - 13.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=842, unset)          0.508     0.508    buffer43/clk
                         FDSE                                         r  buffer43/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer43/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.627     1.361    cmpi1/buffer43_outs[2]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.292     1.653 r  cmpi1/out0_valid_INST_0_i_1/CO[3]
                         net (fo=22, unplaced)        0.650     2.303    buffer43/control/dataReg_reg[0][0]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.346 f  buffer43/control/dataReg[5]_i_4__0/O
                         net (fo=15, unplaced)        0.297     2.643    buffer4/control/transmitValue_reg
                         LUT6 (Prop_lut6_I2_O)        0.043     2.686 f  buffer4/control/dataReg[1]_i_2/O
                         net (fo=7, unplaced)         0.412     3.098    buffer43/control/dataReg_reg[4]
                         LUT4 (Prop_lut4_I1_O)        0.049     3.147 r  buffer43/control/dataReg[4]_i_2/O
                         net (fo=2, unplaced)         0.255     3.402    buffer43/control/dataReg[4]_i_2_n_0
                         LUT2 (Prop_lut2_I0_O)        0.043     3.445 r  buffer43/control/dataReg[6]_i_5/O
                         net (fo=2, unplaced)         0.255     3.700    buffer43/control/dataReg[6]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.743 f  buffer43/control/dataReg[5]_i_1__6/O
                         net (fo=4, unplaced)         0.268     4.011    buffer13/control/D[5]
                         LUT5 (Prop_lut5_I2_O)        0.045     4.056 r  buffer13/control/out0_valid_INST_0_i_16/O
                         net (fo=1, unplaced)         0.000     4.056    cmpi2/DI[1]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.203     4.259 f  cmpi2/out0_valid_INST_0_i_12/CO[3]
                         net (fo=33, unplaced)        0.660     4.919    buffer23/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     4.962 f  buffer23/fifo/ctrlEnd_ready_i_5/O
                         net (fo=5, unplaced)         0.272     5.234    control_merge2/tehb/control/transmitValue_reg_11
                         LUT6 (Prop_lut6_I1_O)        0.043     5.277 r  control_merge2/tehb/control/fullReg_i_2__13/O
                         net (fo=25, unplaced)        0.442     5.719    fork18/control/generateBlocks[4].regblock/dataReg_reg[0]
                         LUT4 (Prop_lut4_I1_O)        0.043     5.762 f  fork18/control/generateBlocks[4].regblock/fullReg_i_2__1/O
                         net (fo=72, unplaced)        0.335     6.097    fork24/control/generateBlocks[7].regblock/p_1_in
                         LUT3 (Prop_lut3_I1_O)        0.043     6.140 f  fork24/control/generateBlocks[7].regblock/transmitValue_i_2__5/O
                         net (fo=2, unplaced)         0.255     6.395    fork24/control/generateBlocks[7].regblock/buffer35_outs_valid
                         LUT6 (Prop_lut6_I5_O)        0.043     6.438 r  fork24/control/generateBlocks[7].regblock/fullReg_i_3__1/O
                         net (fo=1, unplaced)         0.705     7.143    fork24/control/generateBlocks[7].regblock/fullReg_i_3__1_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     7.186 r  fork24/control/generateBlocks[7].regblock/fullReg_i_2__2/O
                         net (fo=7, unplaced)         0.279     7.465    buffer31/fifo/anyBlockStop
                         LUT4 (Prop_lut4_I2_O)        0.043     7.508 r  buffer31/fifo/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     7.825    buffer34/E[0]
                         FDRE                                         r  buffer34/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.700    13.700 r  
                                                      0.000    13.700 r  clk (IN)
                         net (fo=842, unset)          0.483    14.183    buffer34/clk
                         FDRE                                         r  buffer34/dataReg_reg[0]/C
                         clock pessimism              0.000    14.183    
                         clock uncertainty           -0.035    14.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    13.955    buffer34/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                  6.130    




