#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Jan 29 06:41:26 2016
# Process ID: 21802
# Current directory: /home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.runs/impl_1
# Command line: vivado -log top_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace
# Log file: /home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.runs/impl_1/top_wrapper.vdi
# Journal file: /home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_rst_processing_system7_0_100M_0/top_rst_processing_system7_0_100M_0_board.xdc] for cell 'top_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_rst_processing_system7_0_100M_0/top_rst_processing_system7_0_100M_0_board.xdc] for cell 'top_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_rst_processing_system7_0_100M_0/top_rst_processing_system7_0_100M_0.xdc] for cell 'top_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_rst_processing_system7_0_100M_0/top_rst_processing_system7_0_100M_0.xdc] for cell 'top_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_zed_channel_0_0/ip/zed_channel_hgc_zed_ip_channel_0_0/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/constrs_1/new/hgc_zed_ip.xdc] for cell 'top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0'
Finished Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_zed_channel_0_0/ip/zed_channel_hgc_zed_ip_channel_0_0/hgc_zed_ip_v1_0_project/hgc_zed_ip_v1_0_project.srcs/constrs_1/new/hgc_zed_ip.xdc] for cell 'top_i/zed_channel_0/U0/hgc_zed_ip_channel_0/U0'
Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_zed_channel_0_0/ip/zed_channel_selectio_wiz_0_0/zed_channel_selectio_wiz_0_0.xdc] for cell 'top_i/zed_channel_0/U0/selectio_serializer/inst'
Finished Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_zed_channel_0_0/ip/zed_channel_selectio_wiz_0_0/zed_channel_selectio_wiz_0_0.xdc] for cell 'top_i/zed_channel_0/U0/selectio_serializer/inst'
Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_zed_channel_0_0/ip/zed_channel_selectio_wiz_0_1/zed_channel_selectio_wiz_0_1.xdc] for cell 'top_i/zed_channel_0/U0/selectio_deserializer/inst'
Finished Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_zed_channel_0_0/ip/zed_channel_selectio_wiz_0_1/zed_channel_selectio_wiz_0_1.xdc] for cell 'top_i/zed_channel_0/U0/selectio_deserializer/inst'
Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_zed_channel_0_0/zed_channel_ooc.xdc] for cell 'top_i/zed_channel_0/U0'
WARNING: [Constraints 18-619] A clock with name 'CLK_40' already exists, overwriting the previous clock with the same name. [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_zed_channel_0_0/zed_channel_ooc.xdc:11]
Finished Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_zed_channel_0_0/zed_channel_ooc.xdc] for cell 'top_i/zed_channel_0/U0'
Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_board.xdc] for cell 'top_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_board.xdc] for cell 'top_i/clk_wiz_0/inst'
Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.xdc] for cell 'top_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/sources_1/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.xdc] for cell 'top_i/clk_wiz_0/inst'
Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [/home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.srcs/constrs_1/new/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  ROM256X1 => ROM256X1 (LUT6, LUT6, LUT6, LUT6, MUXF7, MUXF7, MUXF8): 5 instances

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1202.598 ; gain = 287.109 ; free physical = 561 ; free virtual = 6838
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1247.617 ; gain = 37.016 ; free physical = 556 ; free virtual = 6833
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1a6f9a739

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded BUFGCE cells
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a0d04b14

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1651.109 ; gain = 0.000 ; free physical = 228 ; free virtual = 6497

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 47 cells.
Phase 2 Constant Propagation | Checksum: 1630e8bb7

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1651.109 ; gain = 0.000 ; free physical = 227 ; free virtual = 6496

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 419 unconnected nets.
INFO: [Opt 31-11] Eliminated 406 unconnected cells.
Phase 3 Sweep | Checksum: 17a3f12bb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1651.109 ; gain = 0.000 ; free physical = 227 ; free virtual = 6495

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.109 ; gain = 0.000 ; free physical = 227 ; free virtual = 6495
Ending Logic Optimization Task | Checksum: 17a3f12bb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1651.109 ; gain = 0.000 ; free physical = 227 ; free virtual = 6495

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 4
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: 10e4007fb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 207 ; free virtual = 6441
Ending Power Optimization Task | Checksum: 10e4007fb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1847.152 ; gain = 196.043 ; free physical = 207 ; free virtual = 6441
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1847.152 ; gain = 644.555 ; free physical = 207 ; free virtual = 6441
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 205 ; free virtual = 6442
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.runs/impl_1/top_wrapper_drc_opted.rpt.
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file zed_channel.hwdef does not exist for instance top_i/zed_channel_0/U0
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 196 ; free virtual = 6431
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 195 ; free virtual = 6431

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 4ae51e2c

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 195 ; free virtual = 6431
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 4ae51e2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 194 ; free virtual = 6430

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 4ae51e2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 194 ; free virtual = 6430

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: d2d2e9b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 194 ; free virtual = 6430
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15364629c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 194 ; free virtual = 6430

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 222e22acd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 194 ; free virtual = 6430
Phase 1.2.1 Place Init Design | Checksum: 1fda3d813

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 187 ; free virtual = 6422
Phase 1.2 Build Placer Netlist Model | Checksum: 1fda3d813

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 187 ; free virtual = 6422

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1fda3d813

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 187 ; free virtual = 6422
Phase 1.3 Constrain Clocks/Macros | Checksum: 1fda3d813

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 187 ; free virtual = 6422
Phase 1 Placer Initialization | Checksum: 1fda3d813

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 187 ; free virtual = 6422

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 155209369

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 209 ; free virtual = 6420

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 155209369

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 209 ; free virtual = 6420

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 112680863

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1898d0b90

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1898d0b90

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: e4fd1f3b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: e4fd1f3b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: dbfd5efa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: dbfd5efa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: dbfd5efa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: dbfd5efa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419
Phase 3.7 Small Shape Detail Placement | Checksum: dbfd5efa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 18d0aa9c3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419
Phase 3 Detail Placement | Checksum: 18d0aa9c3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 158f814f0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 158f814f0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 158f814f0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 22857bcd2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 22857bcd2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 22857bcd2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=18.767. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1b68fe044

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419
Phase 4.1.3 Post Placement Optimization | Checksum: 1b68fe044

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419
Phase 4.1 Post Commit Optimization | Checksum: 1b68fe044

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1b68fe044

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1b68fe044

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1b68fe044

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419
Phase 4.4 Placer Reporting | Checksum: 1b68fe044

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 18f2c0814

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18f2c0814

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419
Ending Placer Task | Checksum: 10b5fb200

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 208 ; free virtual = 6419
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 204 ; free virtual = 6419
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 205 ; free virtual = 6417
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 205 ; free virtual = 6417
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 205 ; free virtual = 6417
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: b9d86bca ConstDB: 0 ShapeSum: 51874636 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 122b76dc9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 220 ; free virtual = 6338

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 122b76dc9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 222 ; free virtual = 6340

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 122b76dc9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 223 ; free virtual = 6326
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 197ca4d25

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 194 ; free virtual = 6296
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.727 | TNS=0.000  | WHS=-0.919 | THS=-109.414|

Phase 2 Router Initialization | Checksum: 11ce9ac5c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 193 ; free virtual = 6296

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 200ad99eb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 193 ; free virtual = 6296

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 29a94b029

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 193 ; free virtual = 6295
INFO: [Route 35-416] Intermediate Timing Summary | WNS=17.942 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 273b27f12

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 193 ; free virtual = 6295
Phase 4 Rip-up And Reroute | Checksum: 273b27f12

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 193 ; free virtual = 6295

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 245c01620

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 193 ; free virtual = 6295
INFO: [Route 35-416] Intermediate Timing Summary | WNS=17.987 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 245c01620

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 193 ; free virtual = 6295

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 245c01620

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 193 ; free virtual = 6295
Phase 5 Delay and Skew Optimization | Checksum: 245c01620

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 193 ; free virtual = 6295

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1a2cc27f3

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 193 ; free virtual = 6295
INFO: [Route 35-416] Intermediate Timing Summary | WNS=17.987 | TNS=0.000  | WHS=0.065  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1c8c2c797

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 193 ; free virtual = 6295

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.334524 %
  Global Horizontal Routing Utilization  = 0.371197 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1cba0ff9a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 193 ; free virtual = 6296

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cba0ff9a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 193 ; free virtual = 6296

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17fbb2fb1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 192 ; free virtual = 6295

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=17.987 | TNS=0.000  | WHS=0.065  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17fbb2fb1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 192 ; free virtual = 6295
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 192 ; free virtual = 6295

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 192 ; free virtual = 6295
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1847.152 ; gain = 0.000 ; free physical = 187 ; free virtual = 6295
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jlow/Work/Vivado/testbeam_7a/HGC_ZED_0/hgc_zed/hgc_zed.runs/impl_1/top_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Jan 29 06:42:32 2016...
